Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  5 09:43:19 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    252         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (252)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (526)
5. checking no_input_delay (7)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (252)
--------------------------
 There are 250 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (526)
--------------------------------------------------
 There are 526 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.763        0.000                      0                   49        0.172        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.763        0.000                      0                   48        0.172        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.858        0.000                      0                    1        0.506        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.766ns (25.591%)  route 2.227ns (74.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           1.106     6.710    MPG_instance/s_cnt_out_reg[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.633     7.467    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.488     8.079    MPG_instance/s_en_in
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDRE (Setup_fdre_C_CE)      -0.169    14.842    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.766ns (25.591%)  route 2.227ns (74.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           1.106     6.710    MPG_instance/s_cnt_out_reg[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.633     7.467    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.488     8.079    MPG_instance/s_en_in
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDRE (Setup_fdre_C_CE)      -0.169    14.842    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.766ns (25.591%)  route 2.227ns (74.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           1.106     6.710    MPG_instance/s_cnt_out_reg[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.633     7.467    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.488     8.079    MPG_instance/s_en_in
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDRE (Setup_fdre_C_CE)      -0.169    14.842    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.766ns (25.591%)  route 2.227ns (74.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           1.106     6.710    MPG_instance/s_cnt_out_reg[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.633     7.467    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.488     8.079    MPG_instance/s_en_in
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDRE (Setup_fdre_C_CE)      -0.169    14.842    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.766ns (26.824%)  route 2.090ns (73.176%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           1.106     6.710    MPG_instance/s_cnt_out_reg[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  MPG_instance/s_dff1_out[4]_i_3/O
                         net (fo=1, routed)           0.633     7.467    MPG_instance/s_dff1_out[4]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.350     7.941    MPG_instance/s_en_in
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    14.806    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.627     5.148    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.295    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.952 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.509 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.509    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.627     5.148    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.295    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.952 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.501 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.501    SSD_instance/s_cnt_out_reg[12]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    SSD_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.732ns (73.663%)  route 0.619ns (26.337%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.619     6.223    MPG_instance/s_cnt_out_reg[1]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.880 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.880    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.437 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.437    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_6
    SLICE_X10Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.448    14.789    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.109    15.136    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.724ns (73.573%)  route 0.619ns (26.427%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.619     6.223    MPG_instance/s_cnt_out_reg[1]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.880 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.880    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.429 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.429    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X10Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.448    14.789    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.109    15.136    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.627     5.148    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.295    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.952 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    SSD_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    SSD_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff1_out_reg[4]/Q
                         net (fo=1, routed)           0.113     1.722    MPG_instance/s_dff1_out[4]
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.070     1.550    MPG_instance/s_dff2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff1_out_reg[1]/Q
                         net (fo=1, routed)           0.117     1.726    MPG_instance/s_dff1_out[1]
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.066     1.546    MPG_instance/s_dff2_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.474%)  route 0.169ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff1_out_reg[0]/Q
                         net (fo=1, routed)           0.169     1.755    MPG_instance/s_dff1_out[0]
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.070     1.550    MPG_instance/s_dff2_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff1_out_reg[3]/Q
                         net (fo=1, routed)           0.110     1.719    MPG_instance/s_dff1_out[3]
    SLICE_X8Y36          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.052     1.512    MPG_instance/s_dff2_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.901%)  route 0.180ns (56.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=5, routed)           0.180     1.766    MPG_instance/s_dff2_out[1]
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.070     1.533    MPG_instance/s_dff3_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.571%)  route 0.190ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=3, routed)           0.190     1.776    MPG_instance/s_dff2_out[4]
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.070     1.533    MPG_instance/s_dff3_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.128%)  route 0.192ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.192     1.801    MPG_instance/s_dff2_out[3]
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.961    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.066     1.549    MPG_instance/s_dff3_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.496%)  route 0.183ns (56.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.183     1.769    MPG_instance/Q[0]
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.072     1.517    MPG_instance/s_dff3_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SSD_instance/s_cnt_out_reg[2]/Q
                         net (fo=1, routed)           0.114     1.750    SSD_instance/s_cnt_out_reg_n_0_[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  SSD_instance/s_cnt_out_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    SSD_instance/s_cnt_out_reg[0]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    SSD_instance/s_cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  SSD_instance/s_cnt_out_reg[6]/Q
                         net (fo=1, routed)           0.114     1.749    SSD_instance/s_cnt_out_reg_n_0_[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  SSD_instance/s_cnt_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    SSD_instance/s_cnt_out_reg[4]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    SSD_instance/s_cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.580ns (32.944%)  route 1.181ns (67.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=2, routed)           0.820     6.361    MPG_instance/s_dff3_out_reg[0]_0[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.485 f  MPG_instance/clk_i_2/O
                         net (fo=2, routed)           0.360     6.846    clkdiv_instance/reset
    SLICE_X10Y33         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.273    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X10Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.704    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.120%)  route 0.266ns (58.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.138     1.724    MPG_instance/Q[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.769 f  MPG_instance/clk_i_2/O
                         net (fo=2, routed)           0.128     1.897    clkdiv_instance/reset
    SLICE_X10Y33         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.506    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           547 Endpoints
Min Delay           547 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 4.034ns (36.595%)  route 6.989ns (63.405%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.977    11.023    CoordX
    SLICE_X4Y42          FDRE                                         r  CoordY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 4.034ns (36.595%)  route 6.989ns (63.405%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.977    11.023    CoordX
    SLICE_X4Y42          FDRE                                         r  CoordY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 4.034ns (36.595%)  route 6.989ns (63.405%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.977    11.023    CoordX
    SLICE_X4Y42          FDRE                                         r  CoordY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 4.034ns (36.595%)  route 6.989ns (63.405%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.977    11.023    CoordX
    SLICE_X4Y42          FDRE                                         r  CoordY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.834ns  (logic 4.034ns (37.234%)  route 6.800ns (62.766%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.788    10.834    CoordX
    SLICE_X5Y42          FDRE                                         r  Color_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordX_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.034ns (37.757%)  route 6.650ns (62.243%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.638    10.684    CoordX
    SLICE_X5Y40          FDRE                                         r  CoordX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordX_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.034ns (37.757%)  route 6.650ns (62.243%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.638    10.684    CoordX
    SLICE_X5Y40          FDRE                                         r  CoordX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordX_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.034ns (37.757%)  route 6.650ns (62.243%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.638    10.684    CoordX
    SLICE_X5Y40          FDRE                                         r  CoordX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordX_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.034ns (37.757%)  route 6.650ns (62.243%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 r  CoordX[3]_i_5/O
                         net (fo=2, routed)           1.217     9.922    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124    10.046 r  CoordX[3]_i_1/O
                         net (fo=9, routed)           0.638    10.684    CoordX
    SLICE_X5Y40          FDRE                                         r  CoordX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg[3]_lopt_replica_4/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 4.034ns (38.398%)  route 6.472ns (61.602%))
  Logic Levels:           12  (CARRY4=5 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  Hcount_reg[6]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Hcount_reg[6]/Q
                         net (fo=25, routed)          1.527     1.946    Hcount_reg_n_0_[6]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.328     2.274 r  CoordX[3]_i_41/O
                         net (fo=4, routed)           0.831     3.105    CoordX[3]_i_41_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.327     3.432 r  CoordX[3]_i_102/O
                         net (fo=1, routed)           0.000     3.432    CoordX[3]_i_102_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.808 r  CoordX_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.808    CoordX_reg[3]_i_82_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 f  CoordX_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.659     4.706    CoordX_reg[3]_i_65_n_5
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.301     5.007 r  CoordX[3]_i_68/O
                         net (fo=1, routed)           0.000     5.007    CoordX[3]_i_68_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.587 r  CoordX_reg[3]_i_52/O[2]
                         net (fo=1, routed)           0.803     6.390    CoordX_reg[3]_i_52_n_5
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.302     6.692 r  CoordX[3]_i_33/O
                         net (fo=1, routed)           0.000     6.692    CoordX[3]_i_33_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.093 r  CoordX_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.093    CoordX_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 f  CoordX_reg[3]_i_14/O[1]
                         net (fo=2, routed)           0.976     8.402    CoordX_reg[3]_i_14_n_6
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.303     8.705 f  CoordX[3]_i_5/O
                         net (fo=2, routed)           0.873     9.579    CoordX[3]_i_5_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.124     9.703 r  R[2]_i_1/O
                         net (fo=12, routed)          0.803    10.506    G
    SLICE_X0Y40          FDRE                                         r  R_reg[3]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CoordY_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Color_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  CoordY_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CoordY_reg[3]/Q
                         net (fo=1, routed)           0.054     0.195    CoordY[3]
    SLICE_X5Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  Color[10]_i_1/O
                         net (fo=1, routed)           0.000     0.240    p_2_out[10]
    SLICE_X5Y42          FDRE                                         r  Color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE                         0.000     0.000 r  Vcount_reg[0]/C
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Vcount_reg[0]/Q
                         net (fo=23, routed)          0.105     0.269    Vcount_reg_n_0_[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.045     0.314 r  Vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    Vcount[1]
    SLICE_X3Y37          FDCE                                         r  Vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[3,4][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Squares_reg[3,4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  Squares_reg[3,4][3]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Squares_reg[3,4][3]/Q
                         net (fo=3, routed)           0.133     0.274    MPG_instance/Squares_reg[3,4][0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  MPG_instance/Squares[3,4][3]_i_1/O
                         net (fo=1, routed)           0.000     0.319    MPG_instance_n_82
    SLICE_X1Y46          FDCE                                         r  Squares_reg[3,4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.757%)  route 0.189ns (57.243%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.189     0.330    TCH_reg_n_0
    SLICE_X3Y37          FDCE                                         r  Vcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.757%)  route 0.189ns (57.243%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.189     0.330    TCH_reg_n_0
    SLICE_X3Y37          FDCE                                         r  Vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.757%)  route 0.189ns (57.243%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.189     0.330    TCH_reg_n_0
    SLICE_X3Y37          FDCE                                         r  Vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.757%)  route 0.189ns (57.243%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.189     0.330    TCH_reg_n_0
    SLICE_X3Y37          FDCE                                         r  Vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[8,9][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Squares_reg[8,9][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  Squares_reg[8,9][3]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Squares_reg[8,9][3]/Q
                         net (fo=3, routed)           0.127     0.291    MPG_instance/Squares_reg[8,9][0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  MPG_instance/Squares[8,9][3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    MPG_instance_n_183
    SLICE_X14Y47         FDCE                                         r  Squares_reg[8,9][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.549%)  route 0.198ns (58.451%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.198     0.339    TCH_reg_n_0
    SLICE_X3Y36          FDCE                                         r  Vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TCH_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vcount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.549%)  route 0.198ns (58.451%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  TCH_reg/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TCH_reg/Q
                         net (fo=11, routed)          0.198     0.339    TCH_reg_n_0
    SLICE_X3Y36          FDCE                                         r  Vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.403ns (60.013%)  route 2.934ns (39.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.869     6.532    SSD_instance/p_0_in[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.684 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.749    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    12.483 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.483    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.398ns (61.623%)  route 2.739ns (38.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.819     6.483    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.637 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.920     8.556    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.726    12.282 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.282    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.395ns (61.990%)  route 2.695ns (38.010%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.819     6.483    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.637 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.875     8.512    an_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.723    12.235 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.235    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.413ns (62.307%)  route 2.670ns (37.693%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.862     6.526    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.678 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.485    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    12.228 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.228    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.380ns (61.917%)  route 2.694ns (38.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.857     6.521    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     6.671 r  SSD_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.837     8.507    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.220 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.220    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 4.145ns (58.679%)  route 2.919ns (41.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.857     6.521    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  SSD_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.706    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.209 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.209    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 4.178ns (60.009%)  route 2.784ns (39.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.819     6.483    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.607 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.965     8.571    cat_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.107 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.107    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[2,10][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.967ns  (logic 1.153ns (16.549%)  route 5.814ns (83.451%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=5, routed)           1.140     6.681    MPG_instance/s_dff2_out[1]
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.805 f  MPG_instance/Select_CoordY[3]_i_3/O
                         net (fo=2, routed)           0.678     7.483    MPG_instance/MPG_out__0[1]
    SLICE_X11Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.607 f  MPG_instance/Squares[13,13][3]_i_9/O
                         net (fo=1, routed)           0.474     8.080    MPG_instance/neqOp
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.117     8.197 f  MPG_instance/Squares[13,13][3]_i_6/O
                         net (fo=196, routed)         3.523    11.720    MPG_instance/Squares[13,13][3]_i_6_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.332    12.052 r  MPG_instance/Squares[2,10][3]_i_1/O
                         net (fo=1, routed)           0.000    12.052    MPG_instance_n_103
    SLICE_X4Y43          FDCE                                         r  Squares_reg[2,10][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[8,13][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 1.153ns (16.558%)  route 5.810ns (83.442%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=5, routed)           1.140     6.681    MPG_instance/s_dff2_out[1]
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.805 f  MPG_instance/Select_CoordY[3]_i_3/O
                         net (fo=2, routed)           0.678     7.483    MPG_instance/MPG_out__0[1]
    SLICE_X11Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.607 f  MPG_instance/Squares[13,13][3]_i_9/O
                         net (fo=1, routed)           0.474     8.080    MPG_instance/neqOp
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.117     8.197 f  MPG_instance/Squares[13,13][3]_i_6/O
                         net (fo=196, routed)         3.519    11.717    MPG_instance/Squares[13,13][3]_i_6_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I4_O)        0.332    12.049 r  MPG_instance/Squares[8,13][3]_i_1/O
                         net (fo=1, routed)           0.000    12.049    MPG_instance_n_180
    SLICE_X5Y43          FDCE                                         r  Squares_reg[8,13][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 4.141ns (61.317%)  route 2.612ns (38.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.624     5.145    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=9, routed)           0.862     6.526    SSD_instance/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  SSD_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.750     8.400    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.899 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.899    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.056%)  route 0.140ns (42.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.140     1.726    clkdiv_instance/Q[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     1.771    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.805%)  route 0.172ns (45.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=4, routed)           0.172     1.783    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  MPG_instance/Select_CoordX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    MPG_instance_n_6
    SLICE_X8Y39          FDCE                                         r  Select_CoordX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.236%)  route 0.176ns (45.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MPG_instance/s_dff3_out_reg[2]/Q
                         net (fo=4, routed)           0.176     1.787    MPG_instance/s_dff3_out_reg_n_0_[2]
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    MPG_instance_n_7
    SLICE_X8Y39          FDCE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.209ns (47.749%)  route 0.229ns (52.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MPG_instance/s_dff2_out_reg[2]/Q
                         net (fo=5, routed)           0.229     1.838    MPG_instance/s_dff2_out[2]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  MPG_instance/Select_CoordX[3]_i_2/O
                         net (fo=1, routed)           0.000     1.883    MPG_instance_n_5
    SLICE_X8Y39          FDCE                                         r  Select_CoordX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clock25mh_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.186ns (40.818%)  route 0.270ns (59.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=3, routed)           0.138     1.724    MPG_instance/Q[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.769 f  MPG_instance/clk_i_2/O
                         net (fo=2, routed)           0.132     1.901    clkdiv_instance/reset
    SLICE_X9Y34          FDCE                                         f  clkdiv_instance/clock25mh_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.550%)  route 0.284ns (60.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=5, routed)           0.284     1.870    MPG_instance/s_dff2_out[1]
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.915 r  MPG_instance/Select_CoordY[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    p_0_in[2]
    SLICE_X10Y39         FDCE                                         r  Select_CoordY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.186ns (39.216%)  route 0.288ns (60.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=5, routed)           0.288     1.874    MPG_instance/s_dff2_out[1]
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  MPG_instance/Select_CoordY[3]_i_2/O
                         net (fo=1, routed)           0.000     1.919    p_0_in[3]
    SLICE_X10Y39         FDCE                                         r  Select_CoordY_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.571%)  route 0.337ns (64.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=4, routed)           0.337     1.925    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.970    p_0_in[1]
    SLICE_X10Y39         FDCE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.186ns (34.667%)  route 0.351ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  MPG_instance/s_dff3_out_reg[3]/Q
                         net (fo=3, routed)           0.164     1.752    MPG_instance/s_dff3_out_reg_n_0_[3]
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  MPG_instance/Select_CoordX[3]_i_1/O
                         net (fo=4, routed)           0.187     1.984    Select_CoordX__0
    SLICE_X8Y39          FDCE                                         r  Select_CoordX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.186ns (34.667%)  route 0.351ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  MPG_instance/s_dff3_out_reg[3]/Q
                         net (fo=3, routed)           0.164     1.752    MPG_instance/s_dff3_out_reg_n_0_[3]
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  MPG_instance/Select_CoordX[3]_i_1/O
                         net (fo=4, routed)           0.187     1.984    Select_CoordX__0
    SLICE_X8Y39          FDCE                                         r  Select_CoordX_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.454ns (42.375%)  route 1.977ns (57.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.977     3.431    MPG_instance/s_dff1_out_reg[4]_0[1]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.441ns (42.385%)  route 1.959ns (57.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.959     3.400    MPG_instance/s_dff1_out_reg[4]_0[0]
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 1.452ns (42.763%)  route 1.944ns (57.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.944     3.396    MPG_instance/s_dff1_out_reg[4]_0[4]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.451ns (44.647%)  route 1.799ns (55.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.799     3.250    MPG_instance/s_dff1_out_reg[4]_0[3]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.451ns (44.712%)  route 1.795ns (55.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.795     3.246    MPG_instance/s_dff1_out_reg[4]_0[2]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445     4.786    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.219ns (21.918%)  route 0.781ns (78.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.781     1.000    MPG_instance/s_dff1_out_reg[4]_0[3]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.219ns (21.917%)  route 0.782ns (78.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.782     1.001    MPG_instance/s_dff1_out_reg[4]_0[2]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.210ns (19.979%)  route 0.839ns (80.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.839     1.049    MPG_instance/s_dff1_out_reg[4]_0[0]
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.221ns (20.757%)  route 0.842ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.842     1.063    MPG_instance/s_dff1_out_reg[4]_0[4]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.222ns (20.284%)  route 0.872ns (79.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.872     1.094    MPG_instance/s_dff1_out_reg[4]_0[1]
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C





