

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_1u_config16_s'
================================================================
* Date:           Sun May  4 16:36:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  13.202 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       69|  2.040 us|  2.070 us|   68|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dense_array_array_ap_fixed_19_9_5_3_0_1u_config16_Pipeline_DataPrepare_fu_255  |dense_array_array_ap_fixed_19_9_5_3_0_1u_config16_Pipeline_DataPrepare  |       10|       10|  0.300 us|  0.300 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config16_s_fu_315      |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config16_s      |       54|       55|  1.620 us|  1.650 us|   54|   54|       loop rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      4|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   1|   1027|   1378|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     43|    -|
|Register         |        -|   -|      8|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|   1035|   1425|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|      2|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_array_array_ap_fixed_19_9_5_3_0_1u_config16_Pipeline_DataPrepare_fu_255  |dense_array_array_ap_fixed_19_9_5_3_0_1u_config16_Pipeline_DataPrepare  |        0|   0|  330|    64|    0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config16_s_fu_315      |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config16_s      |        1|   1|  697|  1314|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                              |                                                                        |        1|   1| 1027|  1378|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |layer16_out_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  43|         10|    3|         10|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                              | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  5|   0|    5|          0|
    |ap_done_reg                                                                                     |  1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_19_9_5_3_0_1u_config16_Pipeline_DataPrepare_fu_255_ap_start_reg  |  1|   0|    1|          0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config16_s_fu_315_ap_start_reg      |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                           |  8|   0|    8|          0|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,1u>,config16>|  return value|
|layer14_out_dout            |   in|   36|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_empty_n         |   in|    1|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_read            |  out|    1|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    5|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    5|     ap_fifo|                                                         layer14_out|       pointer|
|layer16_out_TDATA           |  out|   32|        axis|                                                         layer16_out|       pointer|
|layer16_out_TVALID          |  out|    1|        axis|                                                         layer16_out|       pointer|
|layer16_out_TREADY          |   in|    1|        axis|                                                         layer16_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

