{:input (genetic.crossover/dumb-crossover 1536148628 (genetic.mutation/change-constant-value 949524033 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire1_11_12_:missing , wire2_21, wire3_20, wire4_19, \\wire:missing_edge , wire28_42_43_44, wire29_42_43_46, \\wire30_:missing , wire31_54);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire \\wire10_17_:missing ;\n  wire wire10_26;\n  wire wire11_18;\n  wire wire14_15_16_18;\n  wire wire14_15_16_50;\n  wire wire16_17;\n  input \\wire1_11_12_:missing ;\n  wire \\wire1_11_12_:missing ;\n  wire wire21_9;\n  wire wire25;\n  input wire28_42_43_44;\n  wire wire28_42_43_44;\n  input wire29_42_43_46;\n  wire wire29_42_43_46;\n  output wire2_21;\n  wire wire2_21;\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  output wire31_54;\n  wire wire31_54;\n  wire \\wire33_:missing_56 ;\n  wire \\wire34_52_57_:missing ;\n  wire wire36_43;\n  wire wire36_45;\n  wire wire37_44;\n  wire wire38_47;\n  wire wire39_47_60;\n  output wire3_20;\n  wire wire3_20;\n  wire wire40_53;\n  wire wire40_58;\n  wire wire41_59;\n  wire \\wire42_:missing ;\n  wire wire48_11;\n  wire wire48_13;\n  wire \\wire48_49_:missing_50 ;\n  wire wire48_50;\n  wire \\wire48_:missing ;\n  wire \\wire48_:missing_44_46 ;\n  output wire4_19;\n  wire wire4_19;\n  wire wire51;\n  wire wire52;\n  wire wire55_9;\n  wire wire56;\n  wire wire57;\n  wire wire58_60;\n  wire wire59;\n  wire \\wire5_:missing_22_24 ;\n  wire \\wire6_:missing_23_25 ;\n  wire \\wire7_:missing ;\n  wire wire8_15;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_17_0 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_55 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire16_17 = 4'h8 >> { wire14_15_16_50, wire14_15_16_18 };\n  assign \\wire10_17_:missing  = 4'h8 >> { \\wire:missing_17_0 , wire16_17 };\n  assign wire25 = 2'hx >> \\wire6_:missing_23_25 ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_15;\n  assign wire36_45 = 2'h1 >> wire36_43;\n  assign \\wire:missing_edge  = 2'h1 >> wire37_44;\n  assign wire38_47 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire39_47_60;\n  assign wire40_53 = 2'h1 >> wire40_58;\n  assign wire41_59 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire42_:missing  = 4'h6 >> { wire29_42_43_46, wire28_42_43_44 };\n  assign wire36_43 = 4'h8 >> { wire29_42_43_46, wire28_42_43_44 };\n  assign \\wire:missing_9  = 2'h1 >> \\wire:missing_edge ;\n  assign wire37_44 = 4'h8 >> { \\wire48_:missing_44_46 , wire28_42_43_44 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire36_45 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire48_:missing_44_46 , wire29_42_43_46 };\n  assign wire39_47_60 = 4'h8 >> { wire38_47, \\wire:missing_edge  };\n  assign \\wire48_:missing  = 4'h6 >> { \\wire48_49_:missing_50 , \\wire48_49_:missing_50  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire48_49_:missing_50 , \\wire48_49_:missing_50  };\n  assign wire51 = 2'hx >> \\wire:missing_edge ;\n  assign wire10_26 = 2'h1 >> \\wire10_17_:missing ;\n  assign wire11_18 = 4'h6 >> { \\wire1_11_12_:missing , wire48_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire1_11_12_:missing , \\wire0_:missing_12  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire48_13, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire14_15_16_50, wire14_15_16_18 };\n  assign wire8_15 = 4'h8 >> { wire14_15_16_50, wire14_15_16_18 };\n  assign \\wire5_:missing_22_24  = 1'h0;\n  assign \\wire6_:missing_23_25  = 1'h1;\n  assign \\wire33_:missing_56  = 1'h0;\n  assign \\wire34_52_57_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire58_60 = wire39_47_60;\n  assign wire59 = wire41_59;\n  assign wire40_58 = wire58_60;\n  assign wire57 = \\wire34_52_57_:missing ;\n  assign wire56 = \\wire33_:missing_56 ;\n  assign \\wire:missing_55  = wire55_9;\n  assign wire31_54 = \\wire:missing_edge ;\n  assign \\wire:missing_53  = wire40_53;\n  assign wire52 = \\wire34_52_57_:missing ;\n  assign wire14_15_16_50 = wire48_50;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire10_26;\n  assign \\wire:missing_edge  = \\wire5_:missing_22_24 ;\n  assign \\wire:missing_edge  = \\wire6_:missing_23_25 ;\n  assign \\wire:missing_edge  = \\wire5_:missing_22_24 ;\n  assign wire2_21 = wire21_9;\n  assign wire3_20 = \\wire:missing_edge ;\n  assign wire4_19 = \\wire:missing_edge ;\n  assign wire14_15_16_18 = wire11_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:3.1-119.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire1_11_12_:missing , wire2_21, wire3_20, wire4_19, \\wire:missing_edge , wire28_42_43_44, wire29_42_43_46, \\wire30_:missing , wire31_54);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:8.8-8.17\" *)\n  wire wire10_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:13.9-13.30\" *)\n  input \\wire1_11_12_:missing ;\n  wire \\wire1_11_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:15.8-15.16\" *)\n  wire wire21_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:16.8-16.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:17.9-17.24\" *)\n  input wire28_42_43_44;\n  wire wire28_42_43_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:19.9-19.24\" *)\n  input wire29_42_43_46;\n  wire wire29_42_43_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:21.10-21.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:23.9-23.25\" *)\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:25.10-25.19\" *)\n  output wire31_54;\n  wire wire31_54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:27.8-27.27\" *)\n  wire \\wire33_:missing_56 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:28.8-28.30\" *)\n  wire \\wire34_52_57_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:32.8-32.17\" *)\n  wire wire38_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:33.8-33.20\" *)\n  wire wire39_47_60;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:34.10-34.18\" *)\n  output wire3_20;\n  wire wire3_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:36.8-36.17\" *)\n  wire wire40_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:37.8-37.17\" *)\n  wire wire40_58;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:38.8-38.17\" *)\n  wire wire41_59;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:46.10-46.18\" *)\n  output wire4_19;\n  wire wire4_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:48.8-48.14\" *)\n  wire wire51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:49.8-49.14\" *)\n  wire wire52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:51.8-51.14\" *)\n  wire wire56;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:52.8-52.14\" *)\n  wire wire57;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:53.8-53.17\" *)\n  wire wire58_60;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:54.8-54.14\" *)\n  wire wire59;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:55.8-55.29\" *)\n  wire \\wire5_:missing_22_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:56.8-56.29\" *)\n  wire \\wire6_:missing_23_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:57.8-57.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:62.8-62.24\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:64.8-64.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8B335F09.v:65.10-65.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_26 = 1'h0;\n  assign wire21_9 = 1'hx;\n  assign wire25 = 1'hx;\n  assign wire2_21 = 1'hx;\n  assign wire31_54 = 1'h0;\n  assign \\wire33_:missing_56  = 1'h0;\n  assign \\wire34_52_57_:missing  = 1'h1;\n  assign wire38_47 = 1'h1;\n  assign wire39_47_60 = 1'h0;\n  assign wire3_20 = 1'h0;\n  assign wire40_53 = 1'h1;\n  assign wire40_58 = 1'h0;\n  assign wire41_59 = 1'h1;\n  assign wire4_19 = 1'h0;\n  assign wire51 = 1'hx;\n  assign wire52 = 1'h1;\n  assign wire56 = 1'h0;\n  assign wire57 = 1'h1;\n  assign wire58_60 = 1'h0;\n  assign wire59 = 1'h1;\n  assign \\wire5_:missing_22_24  = 1'h0;\n  assign \\wire6_:missing_23_25  = 1'h1;\n  assign \\wire7_:missing  = 1'h1;\n  assign \\wire:missing_53  = 1'h1;\n  assign \\wire:missing_9  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3/src/top.v'.\nSBY  2:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] Copy '/tmp/fuzzmount2DDF5D8C/8B335F09.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3/src/8B335F09.v'.\nSBY  2:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] Copy '/tmp/fuzzmount2DDF5D8C/8B335F09.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3/src/8B335F09.post.v'.\nSBY  2:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: abc pdr\nSBY  2:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:88$58_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:88$58.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:83$53_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:83$53.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:82$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:82$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:86$56_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:86$56.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:91$61_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:91$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:73$43_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:73$43.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:92$62_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8B335F09.v:92$62.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:07:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  2:07:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] base: finished (returncode=0)\nSBY  2:07:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:07:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] aig: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] aig: finished (returncode=0)\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: Warning: The network has no constraints.\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: finished (returncode=0)\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] engine_0: Status returned by engine: FAIL\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3'.\nSBY  2:07:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpet9yi7n3] DONE (FAIL, rc=2)\n", :err ""}}}