{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620423029473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620423029474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 18:30:29 2021 " "Processing started: Fri May 07 18:30:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620423029474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423029474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flip_Flop_D -c Flip_Flop_D " "Command: quartus_map --read_settings_files=on --write_settings_files=off Flip_Flop_D -c Flip_Flop_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423029475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620423030096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620423030097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D-rtl " "Found design unit 1: Flip_Flop_D-rtl" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_D.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_D.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423042968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_FF-rtl " "Found design unit 1: tb_FF-rtl" {  } { { "tb_FF_D.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/tb_FF_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042975 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_FF " "Found entity 1: tb_FF" {  } { { "tb_FF_D.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/tb_FF_D.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423042975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_serie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_serie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_Serie-rtl " "Found design unit 1: Flip_Flop_Serie-rtl" {  } { { "Flip_Flop_Serie.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_Serie.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_Serie " "Found entity 1: Flip_Flop_Serie" {  } { { "Flip_Flop_Serie.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_Serie.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423042976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_circuito_ff_serie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_circuito_ff_serie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_circuito_FF_Serie-rtl " "Found design unit 1: tb_circuito_FF_Serie-rtl" {  } { { "tb_circuito_FF_Serie.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/tb_circuito_FF_Serie.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042984 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_circuito_FF_Serie " "Found entity 1: tb_circuito_FF_Serie" {  } { { "tb_circuito_FF_Serie.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/tb_circuito_FF_Serie.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620423042984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423042984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Flip_Flop_Serie " "Elaborating entity \"Flip_Flop_Serie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620423043045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D Flip_Flop_D:FF2 " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"Flip_Flop_D:FF2\"" {  } { { "Flip_Flop_Serie.vhd" "FF2" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_Serie.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620423043101 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Flip_Flop_D.vhd(19) " "VHDL Process Statement warning at Flip_Flop_D.vhd(19): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_D.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620423043125 "|Flip_Flop_Serie|Flip_Flop_D:FF2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Flip_Flop_D.vhd(19) " "Inferred latch for \"Q\" at Flip_Flop_D.vhd(19)" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Flip_Flop_D/Flip_Flop_D.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423043125 "|Flip_Flop_Serie|Flip_Flop_D:FF2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620423043952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620423044733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620423044733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620423044981 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620423044981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620423044981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620423044981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620423045006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 18:30:45 2021 " "Processing ended: Fri May 07 18:30:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620423045006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620423045006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620423045006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620423045006 ""}
