{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 17:22:29 2019 " "Info: Processing started: Fri Apr 26 17:22:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Display_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_mux-SYN " "Info: Found design unit 1: display_mux-SYN" {  } { { "Display_mux.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Display_mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Display_mux " "Info: Found entity 1: Display_mux" {  } { { "Display_mux.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Display_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Duration_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Duration_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Duration_ROM-Structure " "Info: Found design unit 1: Duration_ROM-Structure" {  } { { "Duration_ROM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Duration_ROM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Duration_ROM " "Info: Found entity 1: Duration_ROM" {  } { { "Duration_ROM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Duration_ROM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "durCounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file durCounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 durCounter " "Info: Found entity 1: durCounter" {  } { { "durCounter.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/durCounter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqCounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqCounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 freqCounter " "Info: Found entity 1: freqCounter" {  } { { "freqCounter.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/freqCounter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteCounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file noteCounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 noteCounter " "Info: Found entity 1: noteCounter" {  } { { "noteCounter.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/noteCounter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Notes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Notes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Notes-Structure " "Info: Found design unit 1: Notes-Structure" {  } { { "Notes.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Notes.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Notes " "Info: Found entity 1: Notes" {  } { { "Notes.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Notes.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octaveMux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file octaveMux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 octaveMux " "Info: Found entity 1: octaveMux" {  } { { "octaveMux.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/octaveMux.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restCompare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file restCompare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 restCompare " "Info: Found entity 1: restCompare" {  } { { "restCompare.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/restCompare.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Song_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Song_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Song_ROM-Structure " "Info: Found design unit 1: Song_ROM-Structure" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Song_ROM " "Info: Found entity 1: Song_ROM" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robotmain.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file robotmain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 robotmain " "Info: Found entity 1: robotmain" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Seg_Driver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Seven_Seg_Driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Driver-Structure " "Info: Found design unit 1: Seven_Seg_Driver-Structure" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Seven_Seg_Driver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Info: Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Seven_Seg_Driver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Servo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-Struct " "Info: Found design unit 1: Servo-Struct" {  } { { "Servo.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Servo.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Info: Found entity 1: Servo" {  } { { "Servo.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Servo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacle_avoidance_FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file obstacle_avoidance_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacle_avoidance_FSM-rtl " "Info: Found design unit 1: obstacle_avoidance_FSM-rtl" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 obstacle_avoidance_FSM " "Info: Found entity 1: obstacle_avoidance_FSM" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Music_Block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Music_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Block " "Info: Found entity 1: Music_Block" {  } { { "Music_Block.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Music_Block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR_Sensor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IR_Sensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Sensor " "Info: Found entity 1: IR_Sensor" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Movement_Block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Movement_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Movement_Block " "Info: Found entity 1: Movement_Block" {  } { { "Movement_Block.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Movement_Block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dark_spot.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dark_spot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dark_spot-rtl " "Info: Found design unit 1: dark_spot-rtl" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dark_spot " "Info: Found entity 1: dark_spot" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exit_dark_spot.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exit_dark_spot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exit_dark_spot-rtl " "Info: Found design unit 1: exit_dark_spot-rtl" {  } { { "exit_dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/exit_dark_spot.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 exit_dark_spot " "Info: Found entity 1: exit_dark_spot" {  } { { "exit_dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/exit_dark_spot.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "robotmain " "Info: Elaborating entity \"robotmain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Blue_Tooth_TX_Out " "Warning: Pin \"Blue_Tooth_TX_Out\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 328 1328 1504 344 "Blue_Tooth_TX_Out" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Spare_Servo " "Warning: Pin \"Spare_Servo\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 544 1328 1504 560 "Spare_Servo" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "BlueTooth_RCV_In " "Warning: Pin \"BlueTooth_RCV_In\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 328 1080 1248 344 "BlueTooth_RCV_In" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Bumper " "Warning: Pin \"Bumper\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 344 1080 1248 360 "Bumper" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Extra_Pin " "Warning: Pin \"Extra_Pin\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 456 1080 1248 472 "Extra_Pin" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Dip " "Warning: Pin \"Dip\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 408 1080 1248 424 "Dip\[2\]" "" } { 424 1080 1248 440 "Dip\[1\]" "" } { 440 1080 1248 456 "Dip\[0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst22 " "Warning: Primitive \"GND\" of instance \"inst22\" not used" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 560 1264 1296 592 "inst22" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Digit_decode.vhd 2 1 " "Warning: Using design file Digit_decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_decode-SYN " "Info: Found design unit 1: digit_decode-SYN" {  } { { "Digit_decode.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Digit_decode " "Info: Found entity 1: Digit_decode" {  } { { "Digit_decode.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit_decode Digit_decode:inst26 " "Info: Elaborating entity \"Digit_decode\" for hierarchy \"Digit_decode:inst26\"" {  } { { "robotmain.bdf" "inst26" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 512 888 1016 624 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Digit_decode:inst26\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"Digit_decode:inst26\|lpm_decode:lpm_decode_component\"" {  } { { "Digit_decode.vhd" "lpm_decode_component" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Digit_decode:inst26\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"Digit_decode:inst26\|lpm_decode:lpm_decode_component\"" {  } { { "Digit_decode.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_gpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpe " "Info: Found entity 1: decode_gpe" {  } { { "db/decode_gpe.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/decode_gpe.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpe Digit_decode:inst26\|lpm_decode:lpm_decode_component\|decode_gpe:auto_generated " "Info: Elaborating entity \"decode_gpe\" for hierarchy \"Digit_decode:inst26\|lpm_decode:lpm_decode_component\|decode_gpe:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "BigCount.vhd 2 1 " "Warning: Using design file BigCount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigcount-SYN " "Info: Found design unit 1: bigcount-SYN" {  } { { "BigCount.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/BigCount.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 BigCount " "Info: Found entity 1: BigCount" {  } { { "BigCount.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/BigCount.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BigCount BigCount:inst23 " "Info: Elaborating entity \"BigCount\" for hierarchy \"BigCount:inst23\"" {  } { { "robotmain.bdf" "inst23" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 248 1288 1432 312 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter BigCount:inst23\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"BigCount:inst23\|lpm_counter:lpm_counter_component\"" {  } { { "BigCount.vhd" "lpm_counter_component" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/BigCount.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "BigCount:inst23\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"BigCount:inst23\|lpm_counter:lpm_counter_component\"" {  } { { "BigCount.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/BigCount.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_49h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49h " "Info: Found entity 1: cntr_49h" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_49h BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated " "Info: Elaborating entity \"cntr_49h\" for hierarchy \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo Servo:inst9 " "Info: Elaborating entity \"Servo\" for hierarchy \"Servo:inst9\"" {  } { { "robotmain.bdf" "inst9" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 280 880 1008 376 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Go_Stop Servo.vhd(16) " "Warning (10492): VHDL Process Statement warning at Servo.vhd(16): signal \"Go_Stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Servo.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Servo.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "For_Rev Servo.vhd(18) " "Warning (10492): VHDL Process Statement warning at Servo.vhd(18): signal \"For_Rev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Servo.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Servo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle_avoidance_FSM obstacle_avoidance_FSM:inst41 " "Info: Elaborating entity \"obstacle_avoidance_FSM\" for hierarchy \"obstacle_avoidance_FSM:inst41\"" {  } { { "robotmain.bdf" "inst41" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 816 1376 1576 1008 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(104) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(104): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(106) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(106): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(110) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(110): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(112) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(112): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(117) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(117): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(119) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(119): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(123) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(123): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_left obstacle_avoidance_FSM.vhd(125) " "Warning (10492): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(125): signal \"right_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_fwd obstacle_avoidance_FSM.vhd(83) " "Warning (10631): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(83): inferring latch(es) for signal or variable \"l_fwd\", which holds its previous value in one or more paths through the process" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_fwd obstacle_avoidance_FSM.vhd(83) " "Warning (10631): VHDL Process Statement warning at obstacle_avoidance_FSM.vhd(83): inferring latch(es) for signal or variable \"r_fwd\", which holds its previous value in one or more paths through the process" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_fwd obstacle_avoidance_FSM.vhd(83) " "Info (10041): Inferred latch for \"r_fwd\" at obstacle_avoidance_FSM.vhd(83)" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_fwd obstacle_avoidance_FSM.vhd(83) " "Info (10041): Inferred latch for \"l_fwd\" at obstacle_avoidance_FSM.vhd(83)" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "distanceCompare.tdf 1 1 " "Warning: Using design file distanceCompare.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 distanceCompare " "Info: Found entity 1: distanceCompare" {  } { { "distanceCompare.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/distanceCompare.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distanceCompare distanceCompare:inst31 " "Info: Elaborating entity \"distanceCompare\" for hierarchy \"distanceCompare:inst31\"" {  } { { "robotmain.bdf" "inst31" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 856 768 896 952 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "lpm_compare.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare distanceCompare:inst31\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"distanceCompare:inst31\|lpm_compare:lpm_compare_component\"" {  } { { "distanceCompare.tdf" "lpm_compare_component" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/distanceCompare.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "distanceCompare:inst31\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"distanceCompare:inst31\|lpm_compare:lpm_compare_component\"" {  } { { "distanceCompare.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/distanceCompare.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_gqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gqi " "Info: Found entity 1: cmpr_gqi" {  } { { "db/cmpr_gqi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cmpr_gqi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gqi distanceCompare:inst31\|lpm_compare:lpm_compare_component\|cmpr_gqi:auto_generated " "Info: Elaborating entity \"cmpr_gqi\" for hierarchy \"distanceCompare:inst31\|lpm_compare:lpm_compare_component\|cmpr_gqi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Sensor IR_Sensor:inst13 " "Info: Elaborating entity \"IR_Sensor\" for hierarchy \"IR_Sensor:inst13\"" {  } { { "robotmain.bdf" "inst13" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 344 1600 1776 440 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "reg8.tdf 1 1 " "Warning: Using design file reg8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "reg8.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/reg8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 IR_Sensor:inst13\|reg8:inst12 " "Info: Elaborating entity \"reg8\" for hierarchy \"IR_Sensor:inst13\|reg8:inst12\"" {  } { { "IR_Sensor.bdf" "inst12" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 344 792 936 424 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IR_Sensor:inst13\|reg8:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"IR_Sensor:inst13\|reg8:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "reg8.tdf" "lpm_ff_component" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/reg8.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_Sensor:inst13\|reg8:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"IR_Sensor:inst13\|reg8:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "reg8.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/reg8.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "bus_and.tdf 1 1 " "Warning: Using design file bus_and.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_and " "Info: Found entity 1: bus_and" {  } { { "bus_and.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/bus_and.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_and IR_Sensor:inst13\|bus_and:inst7 " "Info: Elaborating entity \"bus_and\" for hierarchy \"IR_Sensor:inst13\|bus_and:inst7\"" {  } { { "IR_Sensor.bdf" "inst7" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 416 544 608 472 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and " "Info: Found entity 1: lpm_and" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 47 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component\"" {  } { { "bus_and.tdf" "lpm_and_component" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/bus_and.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component\"" {  } { { "bus_and.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/bus_and.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Shift4.tdf 1 1 " "Warning: Using design file Shift4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shift4 " "Info: Found entity 1: Shift4" {  } { { "Shift4.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Shift4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift4 IR_Sensor:inst13\|Shift4:inst4 " "Info: Elaborating entity \"Shift4\" for hierarchy \"IR_Sensor:inst13\|Shift4:inst4\"" {  } { { "IR_Sensor.bdf" "inst4" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 336 384 528 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "Shift4.tdf" "lpm_shiftreg_component" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Shift4.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "Shift4.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Shift4.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dark_spot dark_spot:inst4 " "Info: Elaborating entity \"dark_spot\" for hierarchy \"dark_spot:inst4\"" {  } { { "robotmain.bdf" "inst4" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 904 1024 1200 1000 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_music dark_spot.vhd(18) " "Warning (10631): VHDL Process Statement warning at dark_spot.vhd(18): inferring latch(es) for signal or variable \"reset_music\", which holds its previous value in one or more paths through the process" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dark_go dark_spot.vhd(18) " "Warning (10631): VHDL Process Statement warning at dark_spot.vhd(18): inferring latch(es) for signal or variable \"dark_go\", which holds its previous value in one or more paths through the process" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "right_left dark_spot.vhd(18) " "Warning (10631): VHDL Process Statement warning at dark_spot.vhd(18): inferring latch(es) for signal or variable \"right_left\", which holds its previous value in one or more paths through the process" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_left dark_spot.vhd(18) " "Info (10041): Inferred latch for \"right_left\" at dark_spot.vhd(18)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dark_go dark_spot.vhd(18) " "Info (10041): Inferred latch for \"dark_go\" at dark_spot.vhd(18)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_music dark_spot.vhd(18) " "Info (10041): Inferred latch for \"reset_music\" at dark_spot.vhd(18)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reset_music dark_spot.vhd(15) " "Error (10028): Can't resolve multiple constant drivers for net \"reset_music\" at dark_spot.vhd(15)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "dark_spot.vhd(18) " "Error (10029): Constant driver at dark_spot.vhd(18)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 18 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dark_go dark_spot.vhd(16) " "Error (10028): Can't resolve multiple constant drivers for net \"dark_go\" at dark_spot.vhd(16)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 16 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "right_left dark_spot.vhd(17) " "Error (10028): Can't resolve multiple constant drivers for net \"right_left\" at dark_spot.vhd(17)" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 17 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dark_spot:inst4 " "Error: Can't elaborate user hierarchy \"dark_spot:inst4\"" {  } { { "robotmain.bdf" "inst4" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 904 1024 1200 1000 "inst4" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 28 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Allocated 246 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 26 17:22:37 2019 " "Error: Processing ended: Fri Apr 26 17:22:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Error: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
