<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="LCDIF General Control1 Register"><title>imxrt_ral::lcdif::CTRL1_CLR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module CTRL1_<wbr>CLR</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>lcdif</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">lcdif</a></div><h1>Module <span>CTRL1_CLR</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1062/lcdif.rs.html#1287">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>LCDIF General Control1 Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="BM_ERROR_IRQ/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::BM_ERROR_IRQ">BM_<wbr>ERROR_<wbr>IRQ</a></dt><dd>This bit is set to indicate that an interrupt is requested by the LCDIF block</dd><dt><a class="mod" href="BM_ERROR_IRQ_EN/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::BM_ERROR_IRQ_EN">BM_<wbr>ERROR_<wbr>IRQ_<wbr>EN</a></dt><dd>This bit is set to enable bus master error interrupt in the LCDIF master mode.</dd><dt><a class="mod" href="BYTE_PACKING_FORMAT/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::BYTE_PACKING_FORMAT">BYTE_<wbr>PACKING_<wbr>FORMAT</a></dt><dd>This bitfield is used to show which data bytes in a 32-bit word are valid</dd><dt><a class="mod" href="CS_OUT_SELECT/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::CS_OUT_SELECT">CS_<wbr>OUT_<wbr>SELECT</a></dt><dd>This bit is CS0/CS1 valid select signals</dd><dt><a class="mod" href="CUR_FRAME_DONE_IRQ/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::CUR_FRAME_DONE_IRQ">CUR_<wbr>FRAME_<wbr>DONE_<wbr>IRQ</a></dt><dd>This bit is set to indicate that an interrupt is requested by the LCDIF block</dd><dt><a class="mod" href="CUR_FRAME_DONE_IRQ_EN/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::CUR_FRAME_DONE_IRQ_EN">CUR_<wbr>FRAME_<wbr>DONE_<wbr>IRQ_<wbr>EN</a></dt><dd>This bit is set to 1 enable an interrupt every time the hardware enters in the vertical blanking state</dd><dt><a class="mod" href="FIFO_CLEAR/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::FIFO_CLEAR">FIFO_<wbr>CLEAR</a></dt><dd>Set this bit to clear all the data in the latency FIFO (LFIFO), TXFIFO and the RXFIFO.</dd><dt><a class="mod" href="IMAGE_DATA_SELECT/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::IMAGE_DATA_SELECT">IMAGE_<wbr>DATA_<wbr>SELECT</a></dt><dd>Command Mode MIPI image data select bit</dd><dt><a class="mod" href="INTERLACE_FIELDS/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::INTERLACE_FIELDS">INTERLACE_<wbr>FIELDS</a></dt><dd>Set this bit if it is required that the LCDIF block fetches odd lines in one field and even lines in the other field</dd><dt><a class="mod" href="IRQ_ON_ALTERNATE_FIELDS/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::IRQ_ON_ALTERNATE_FIELDS">IRQ_<wbr>ON_<wbr>ALTERNATE_<wbr>FIELDS</a></dt><dd>If this bit is set, the LCDIF block will assert the cur_frame_done interrupt only on alternate fields, otherwise it will issue the interrupt on both odd and even field</dd><dt><a class="mod" href="OVERFLOW_IRQ/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::OVERFLOW_IRQ">OVERFLOW_<wbr>IRQ</a></dt><dd>This bit is set to indicate that an interrupt is requested by the LCDIF block</dd><dt><a class="mod" href="OVERFLOW_IRQ_EN/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::OVERFLOW_IRQ_EN">OVERFLOW_<wbr>IRQ_<wbr>EN</a></dt><dd>This bit is set to enable an overflow interrupt in the TXFIFO in the write mode.</dd><dt><a class="mod" href="RECOVER_ON_UNDERFLOW/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::RECOVER_ON_UNDERFLOW">RECOVER_<wbr>ON_<wbr>UNDERFLOW</a></dt><dd>Set this bit to enable the LCDIF block to recover in the next field/frame if there was an underflow in the current field/frame</dd><dt><a class="mod" href="START_INTERLACE_FROM_SECOND_FIELD/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::START_INTERLACE_FROM_SECOND_FIELD">START_<wbr>INTERLACE_<wbr>FROM_<wbr>SECOND_<wbr>FIELD</a></dt><dd>The default is to grab the odd lines first and then the even lines</dd><dt><a class="mod" href="UNDERFLOW_IRQ/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::UNDERFLOW_IRQ">UNDERFLOW_<wbr>IRQ</a></dt><dd>This bit is set to indicate that an interrupt is requested by the LCDIF block</dd><dt><a class="mod" href="UNDERFLOW_IRQ_EN/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::UNDERFLOW_IRQ_EN">UNDERFLOW_<wbr>IRQ_<wbr>EN</a></dt><dd>This bit is set to enable an underflow interrupt in the TXFIFO in the write mode.</dd><dt><a class="mod" href="VSYNC_EDGE_IRQ/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::VSYNC_EDGE_IRQ">VSYNC_<wbr>EDGE_<wbr>IRQ</a></dt><dd>This bit is set to indicate that an interrupt is requested by the LCDIF block</dd><dt><a class="mod" href="VSYNC_EDGE_IRQ_EN/index.html" title="mod imxrt_ral::lcdif::CTRL1_CLR::VSYNC_EDGE_IRQ_EN">VSYNC_<wbr>EDGE_<wbr>IRQ_<wbr>EN</a></dt><dd>This bit is set to enable an interrupt every time the hardware encounters the leading VSYNC edge in the VSYNC and DOTCLK modes, or the beginning of every field in DVI mode</dd></dl></section></div></main></body></html>