// Seed: 1392691224
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_2 = id_2 != 1;
  end
  assign id_2 = 1'h0 > 1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    output wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    output tri id_15,
    input wand id_16,
    input supply0 id_17,
    input uwire id_18,
    output tri id_19,
    input wand id_20,
    input wire id_21,
    output wor id_22,
    input supply0 id_23,
    input supply1 id_24,
    output wand id_25,
    output supply1 id_26,
    input supply0 id_27,
    input supply1 id_28,
    input tri id_29,
    input wor id_30,
    input tri1 id_31,
    input tri id_32
    , id_37,
    input wand id_33,
    input supply1 id_34,
    output wand id_35
);
  wire id_38 = 1 * id_4;
  assign id_35 = 1;
  module_0 modCall_1 (
      id_38,
      id_38
  );
endmodule
