{"vcs1":{"timestamp_begin":1747237848.376632255, "rt":18.17, "ut":15.18, "st":1.63}}
{"vcselab":{"timestamp_begin":1747237866.788520120, "rt":1.56, "ut":0.79, "st":0.36}}
{"link":{"timestamp_begin":1747237868.581989526, "rt":2.08, "ut":0.30, "st":0.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747237845.262291060}
{"VCS_COMP_START_TIME": 1747237845.262291060}
{"VCS_COMP_END_TIME": 1747237871.899903570}
{"VCS_USER_OPTIONS": "-top zebu_top -l zebu_vcs.log +define+SIMULATE_ONLY -o zebu_simv +incdir+/global/apps/syn_2020.09-SP5-1/dw/sim_ver+ -y /global/apps/syn_2020.09-SP5-1/dw/sim_ver +libext+.v+ -full64 -sverilog +v2k -kdb -timescale=1ns/10ps -debug_access+all -debug_region+cell+encrypt -skip_translate_body +define+SYNTHESIS +define+FPGA_INFER_MEMORIES +define+NO_2CYC_CHECKER +define+NO_3CYC_CHECKER +incdir+/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog +incdir+/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/RTL -f /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/compile_manifest -f /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/RTL/compile_manifest -assert svaext /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/zebu_top.v"}
{"vcs1": {"peak_mem": 529032}}
{"stitch_vcselab": {"peak_mem": 282264}}
