INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 16:11:54 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.216ns  (required time - arrival time)
  Source:                 c_LSQ_D/loadQ/portQ_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_D/storeQ/dataQ_7_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 2.130ns (29.500%)  route 5.090ns (70.500%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 5.329 - 4.000 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8264, unset)         1.442     1.442    c_LSQ_D/loadQ/clk
    SLICE_X88Y130        FDRE                                         r  c_LSQ_D/loadQ/portQ_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.282     1.724 r  c_LSQ_D/loadQ/portQ_6_reg/Q
                         net (fo=64, routed)          0.728     2.452    c_LSQ_D/loadQ/portQ_6_reg_n_0
    SLICE_X86Y130        LUT6 (Prop_lut6_I0_O)        0.157     2.609 f  c_LSQ_D/loadQ/loadCompleted_11_i_13/O
                         net (fo=3, routed)           0.470     3.079    c_LSQ_D/loadQ/loadCompleted_11_i_13_n_0
    SLICE_X87Y130        LUT6 (Prop_lut6_I1_O)        0.053     3.132 r  c_LSQ_D/loadQ/data_reg[31]_i_15/O
                         net (fo=7, routed)           0.767     3.899    c_LSQ_D/loadQ/data_reg[31]_i_15_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I0_O)        0.053     3.952 r  c_LSQ_D/loadQ/loadCompleted_10_i_7/O
                         net (fo=2, routed)           0.359     4.311    c_LSQ_D/loadQ/loadCompleted_10_i_7_n_0
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.053     4.364 f  c_LSQ_D/loadQ/loadCompleted_10_i_3/O
                         net (fo=3, routed)           0.467     4.832    c_LSQ_D/loadQ/loadCompleted_10_i_3_n_0
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.053     4.885 f  c_LSQ_D/loadQ/i__i_1/O
                         net (fo=36, routed)          0.470     5.354    c_LSQ_D/loadQ/portQ_9_reg_0
    SLICE_X83Y123        LUT2 (Prop_lut2_I1_O)        0.053     5.407 r  c_LSQ_D/loadQ/data_reg[31]_i_9/O
                         net (fo=64, routed)          0.822     6.229    c_LSQ_D/loadQ/_T_102156[2]
    SLICE_X83Y115        MUXF7 (Prop_muxf7_S_O)       0.193     6.422 r  c_LSQ_D/loadQ/data_reg_reg[0]_i_2/O
                         net (fo=2, routed)           0.000     6.422    c_LSQ_D/loadQ/data_reg_reg[0]_i_2_n_0
    SLICE_X83Y115        MUXF8 (Prop_muxf8_I0_O)      0.056     6.478 r  c_LSQ_D/loadQ/dataOutArray[0]_carry_i_9/O
                         net (fo=1, routed)           0.352     6.830    Buffer_8/dataOutArray[0]_carry
    SLICE_X86Y114        LUT5 (Prop_lut5_I2_O)        0.153     6.983 r  Buffer_8/dataOutArray[0]_carry_i_4/O
                         net (fo=1, routed)           0.000     6.983    add_57/dataQ_14_reg[3][0]
    SLICE_X86Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.280 r  add_57/dataOutArray[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     7.280    add_57/dataOutArray[0]_carry_n_0
    SLICE_X86Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.340 r  add_57/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    add_57/dataOutArray[0]_carry__0_n_0
    SLICE_X86Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.400 r  add_57/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    add_57/dataOutArray[0]_carry__1_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.460 r  add_57/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.460    add_57/dataOutArray[0]_carry__2_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.520 r  add_57/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.520    add_57/dataOutArray[0]_carry__3_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.580 r  add_57/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.580    add_57/dataOutArray[0]_carry__4_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.640 r  add_57/dataOutArray[0]_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.640    add_57/dataOutArray[0]_carry__5_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.852 r  add_57/dataOutArray[0]_carry__6/O[1]
                         net (fo=16, routed)          0.655     8.507    add_57/store_3_dataOutArray_0[29]
    SLICE_X78Y120        LUT3 (Prop_lut3_I0_O)        0.155     8.662 r  add_57/dataQ_7[29]_i_1__0/O
                         net (fo=1, routed)           0.000     8.662    c_LSQ_D/storeQ/dataQ_7_reg[31]_0[29]
    SLICE_X78Y120        FDRE                                         r  c_LSQ_D/storeQ/dataQ_7_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=8264, unset)         1.329     5.329    c_LSQ_D/storeQ/clk
    SLICE_X78Y120        FDRE                                         r  c_LSQ_D/storeQ/dataQ_7_reg[29]/C
                         clock pessimism              0.082     5.411    
                         clock uncertainty           -0.035     5.376    
    SLICE_X78Y120        FDRE (Setup_fdre_C_D)        0.071     5.447    c_LSQ_D/storeQ/dataQ_7_reg[29]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 -3.216    




report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2425.504 ; gain = 0.000
