Command: vcs -f gcd.include +v2k -R +lint=all -sverilog -full64 -timescale=1ns/10ps \
-debug_acc+pp+dmptf -debug_region+cell+encrypt -debug_access -l gcd.log +vpdfile+./gcd.vpd \
+define++SIM=1 +testname=
                         Chronologic VCS (TM)
       Version V-2023.12-SP2_Full64 -- Tue Sep 17 23:33:49 2024

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file './gcd.sv'
Parsing design file './tb_gcd.sv'

Lint-[NS] Null statement
./tb_gcd.sv, 49
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);


Lint-[NS] Null statement
./tb_gcd.sv, 51
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);


Lint-[NS] Null statement
./tb_gcd.sv, 60
  Null statement is used in following verilog source.
  Source info:                 #100;


Lint-[NS] Null statement
./tb_gcd.sv, 101
  Null statement is used in following verilog source.
  Source info:         return getGCD(a, b - a); ;


Lint-[NS] Null statement
./tb_gcd.sv, 109
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);


Lint-[NS] Null statement
./tb_gcd.sv, 113
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);


Lint-[NS] Null statement
./tb_gcd.sv, 117
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i); //this task ends as soon as the 
  inputs have been pulsed. Doesn't wait for results.


Lint-[NS] Null statement
./tb_gcd.sv, 124
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);


Lint-[NS] Null statement
./tb_gcd.sv, 128
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);


Lint-[NS] Null statement
./tb_gcd.sv, 132
  Null statement is used in following verilog source.
  Source info:         @(posedge valid_o);


Lint-[NS] Null statement
./tb_gcd.sv, 133
  Null statement is used in following verilog source.
  Source info:         @(posedge clk_i);

Top Level Modules:
       tb_gcd
TimeScale is 1 ns / 10 ps

Lint-[WMIA-L] Width mismatch in assignment
./gcd.sv, 35
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: gcd_o <= 0;
  Expression: gcd_o


Lint-[WMIA-L] Width mismatch in assignment
./gcd.sv, 36
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: a <= 0;
  Expression: a


Lint-[WMIA-L] Width mismatch in assignment
./gcd.sv, 37
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: b <= 0;
  Expression: b


Lint-[WMIA-L] Width mismatch in assignment
./gcd.sv, 44
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: gcd_o <= 0;
  Expression: gcd_o


Lint-[WMIA-L] Width mismatch in assignment
./tb_gcd.sv, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: a_i <= 60;
  Expression: a_i


Lint-[WMIA-L] Width mismatch in assignment
./tb_gcd.sv, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: b_i <= 84;
  Expression: b_i


Lint-[WMIA-L] Width mismatch in assignment
./tb_gcd.sv, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: a_i <= 0;
  Expression: a_i


Lint-[WMIA-L] Width mismatch in assignment
./tb_gcd.sv, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: b_i <= 0;
  Expression: b_i


Lint-[WMIA-L] Width mismatch in assignment
./tb_gcd.sv, 130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: a_i <= 0;
  Expression: a_i


Lint-[WMIA-L] Width mismatch in assignment
./tb_gcd.sv, 131
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: b_i <= 0;
  Expression: b_i


Lint-[ULCO] Unequal length in comparison operator
./tb_gcd.sv, 134
tb_gcd, "(gcd_o != getGCD(a, b))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'gcd_o' of type logic [(WIDTH - 1):0]
  with 'getGCD(a, b)' of type int.

Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_gcd
make[1]: Entering directory '/nethome/alevine35/Digital-Design-Onboarding-Project/sim/behav/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/tools/software/synopsys/vcs/latest/linux64/lib -L/tools/software/synopsys/vcs/latest/linux64/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _2934076_archive_1.so _prev_archive_1.so   \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative \
/tools/software/synopsys/vcs/latest/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /tools/software/synopsys/vcs/latest/linux64/lib/vcs_save_restore_new.o \
/tools/software/synopsys/verdi/latest/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory '/nethome/alevine35/Digital-Design-Onboarding-Project/sim/behav/csrc' \

Command: /nethome/alevine35/Digital-Design-Onboarding-Project/sim/behav/./simv +v2k +lint=all -a gcd.log +vpdfile+./gcd.vpd +define++SIM=1 +testname=
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12-SP2_Full64; Runtime version V-2023.12-SP2_Full64;  Sep 17 23:33 2024
Message: From $vcdpluson at time 0 in file ./tb_gcd.sv line 45: [VCD+-SVFN]: 
Setting VPD File by "+vpdfile+" switch to ./gcd.vpd.

VCD+ Writer V-2023.12-SP2_Full64 Copyright (c) 1991-2023 by Synopsys Inc.

--------------Beginning Simulation!--------------

--------------Initializing Signals---------------

All test cases successfully completed

-------------Finished Simulation!----------------

$finish called from file "./tb_gcd.sv", line 66.
$finish at simulation time           3556881000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 35568810000 ps
CPU Time:      1.920 seconds;       Data structure size:   0.0Mb
Tue Sep 17 23:33:53 2024
CPU time: .449 seconds to compile + .438 seconds to elab + .506 seconds to link + 1.976 seconds in simulation
