/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef _DRIVERS_RESCTRL_CBQRI_INTERNAL_H
#define _DRIVERS_RESCTRL_CBQRI_INTERNAL_H

#include <linux/bitfield.h>
#include <linux/riscv_cbqri.h>
#include <linux/cpumask.h>
#include <linux/list.h>
#include <linux/mutex.h>
#include <linux/types.h>

/*
 * Capacity Controller (CC) and Bandwidth Controller (BC) MMIO register
 * offsets.
 */
#define CBQRI_CC_CAPABILITIES_OFF 0
#define CBQRI_CC_MON_CTL_OFF      8
#define CBQRI_CC_MON_CTL_VAL_OFF 16
#define CBQRI_CC_ALLOC_CTL_OFF   24
#define CBQRI_CC_BLOCK_MASK_OFF  32

#define CBQRI_BC_CAPABILITIES_OFF 0
#define CBQRI_BC_MON_CTL_OFF      8
#define CBQRI_BC_MON_CTR_VAL_OFF 16
#define CBQRI_BC_ALLOC_CTL_OFF   24
#define CBQRI_BC_BW_ALLOC_OFF    32

/*
 * Smallest MMIO span the driver actually accesses: highest defined
 * register offset (0x20) plus the 8-byte register width. Used by
 * cbqri_probe_controller() to reject undersized firmware-supplied
 * mappings before request_mem_region/ioremap, so a u64 access at
 * BLOCK_MASK does not walk past the end of the mapping.
 */
#define CBQRI_CTRL_MIN_REG_SPAN  0x28u

#define CBQRI_CC_CAPABILITIES_VER_MINOR_MASK  GENMASK(3, 0)
#define CBQRI_CC_CAPABILITIES_VER_MAJOR_MASK  GENMASK(7, 4)
#define CBQRI_CC_CAPABILITIES_NCBLKS_MASK     GENMASK(23, 8)

#define CBQRI_BC_CAPABILITIES_VER_MINOR_MASK  GENMASK(3, 0)
#define CBQRI_BC_CAPABILITIES_VER_MAJOR_MASK  GENMASK(7, 4)
#define CBQRI_BC_CAPABILITIES_NBWBLKS_MASK    GENMASK(23, 8)
#define CBQRI_BC_CAPABILITIES_MRBWB_MASK      GENMASK_ULL(47, 32)

#define CBQRI_CONTROL_REGISTERS_OP_MASK      GENMASK(4, 0)
#define CBQRI_CONTROL_REGISTERS_AT_MASK      GENMASK(7, 5)
#define CBQRI_CONTROL_REGISTERS_AT_DATA      0
#define CBQRI_CONTROL_REGISTERS_AT_CODE      1
#define CBQRI_CONTROL_REGISTERS_RCID_MASK    GENMASK(19, 8)
#define CBQRI_CONTROL_REGISTERS_STATUS_MASK  GENMASK_ULL(38, 32)
#define CBQRI_CONTROL_REGISTERS_BUSY_MASK    GENMASK_ULL(39, 39)
#define CBQRI_CONTROL_REGISTERS_RBWB_MASK    GENMASK(15, 0)
#define CBQRI_CONTROL_REGISTERS_MWEIGHT_MASK GENMASK(27, 20)

#define CBQRI_CC_ALLOC_CTL_OP_CONFIG_LIMIT 1
#define CBQRI_CC_ALLOC_CTL_OP_READ_LIMIT   2
#define CBQRI_CC_ALLOC_CTL_STATUS_SUCCESS  1

#define CBQRI_BC_ALLOC_CTL_OP_CONFIG_LIMIT 1
#define CBQRI_BC_ALLOC_CTL_OP_READ_LIMIT   2
#define CBQRI_BC_ALLOC_CTL_STATUS_SUCCESS  1

#define CBQRI_CC_MON_CTL_OP_CONFIG_EVENT 1
#define CBQRI_CC_MON_CTL_OP_READ_COUNTER 2

#define CBQRI_BC_MON_CTL_OP_CONFIG_EVENT 1
#define CBQRI_BC_MON_CTL_OP_READ_COUNTER 2

/* Bandwidth usage monitoring event IDs (CBQRI spec Table 10) */
#define CBQRI_BC_EVT_ID_TOTAL_READ_WRITE  1

/* bc_mon_ctr_val layout (CBQRI spec section 4.3, Figure 7) */
#define CBQRI_BC_MON_CTR_VAL_CTR_MASK    GENMASK_ULL(61, 0)
#define CBQRI_BC_MON_CTR_VAL_INVALID     BIT_ULL(62)
#define CBQRI_BC_MON_CTR_VAL_OVF         BIT_ULL(63)

/* mon_ctl field masks (CC and BC share an identical OP/MCID/EVT_ID/STATUS layout) */
#define CBQRI_MON_CTL_OP_MASK        GENMASK(4, 0)
#define CBQRI_MON_CTL_MCID_MASK      GENMASK(19, 8)
#define CBQRI_MON_CTL_EVT_ID_MASK    GENMASK(27, 20)
#define CBQRI_MON_CTL_STATUS_MASK    GENMASK_ULL(38, 32)
#define CBQRI_MON_CTL_STATUS_SUCCESS 1

/* Capacity usage monitoring event IDs (CBQRI spec Table 4) */
#define CBQRI_CC_EVT_ID_NONE         0
#define CBQRI_CC_EVT_ID_OCCUPANCY    1

/* Capacity Controller hardware capabilities */
struct riscv_cbqri_capacity_caps {
	u16 ncblks;
	bool supports_alloc_at_code;
};

/* Bandwidth Controller hardware capabilities */
struct riscv_cbqri_bandwidth_caps {
	u16 nbwblks; /* number of bandwidth blocks */
	u16 mrbwb;   /* max reserved bw blocks */

	bool supports_alloc_at_code;
};

/**
 * struct cbqri_bc_mon_state - per-MCID software accumulator for BC bandwidth
 * @prev_ctr: previous 62-bit hardware snapshot (already masked to CTR field)
 * @chunks:   accumulated 64-bit byte total across hardware wraparounds
 *
 * Updated in resctrl_arch_rmid_read() under cbqri_controller::lock and
 * zeroed by resctrl_arch_reset_rmid().
 */
struct cbqri_bc_mon_state {
	u64 prev_ctr;
	u64 chunks;
};

/**
 * enum cbqri_at - capacity controller access type for CDP
 * @CBQRI_AT_DATA: data access (CBQRI Table 1, AT=0)
 * @CBQRI_AT_CODE: code access (CBQRI Table 1, AT=1)
 *
 * Selects between data and code halves on controllers that advertise
 * supports_alloc_at_code. The resctrl glue maps from CDP_DATA / CDP_CODE
 * to this enum at the boundary so cbqri_devices.c stays free of fs/resctrl
 * types.
 */
enum cbqri_at {
	CBQRI_AT_DATA = CBQRI_CONTROL_REGISTERS_AT_DATA,
	CBQRI_AT_CODE = CBQRI_CONTROL_REGISTERS_AT_CODE,
};

/**
 * struct cbqri_cc_config - desired capacity allocation state for one rcid
 * @cbm:         capacity block mask
 * @at:          AT half (data or code) the @cbm applies to
 * @cdp_enabled: when false and the controller supports AT, mirror @cbm
 *               into the other AT half so both stay in sync
 */
struct cbqri_cc_config {
	u64           cbm;
	enum cbqri_at at;
	bool          cdp_enabled;
};

struct cbqri_controller {
	void __iomem *base;
	/*
	 * Serializes the write-then-poll-busy MMIO sequences on this
	 * controller. Each CBQRI op may busy-wait up to 1 ms on slow
	 * firmware, so use a sleeping mutex (paired with the sleeping
	 * readq_poll_timeout() in cbqri_wait_busy_flag()) to keep
	 * preemption enabled, which is required for PREEMPT_RT.
	 * All resctrl-arch entry points run in process context.
	 */
	struct mutex lock;
	/* Sticky -EIO once cbqri_wait_busy_flag() has timed out. */
	bool faulted;

	int ver_major;
	int ver_minor;

	struct riscv_cbqri_bandwidth_caps bc;
	struct riscv_cbqri_capacity_caps cc;

	bool alloc_capable;
	bool mon_capable;

	phys_addr_t addr;
	phys_addr_t size;
	enum cbqri_controller_type type;
	u32 rcid_count;
	u32 mcid_count;

	/*
	 * Per-RCID cache of the most recent Rbwb value applied via
	 * CONFIG_LIMIT. Lets cbqri_apply_rbwb() validate the
	 * sum(Rbwb) <= MRBWB invariant in O(rcid_count) memory accesses
	 * instead of O(rcid_count) READ_LIMIT round trips, each of which
	 * spends up to 1 ms in cbqri_wait_busy_flag() under ->lock.
	 * Allocated by cbqri_probe_bc(). NULL on capacity controllers.
	 */
	u16 *rbwb_cache;

	/*
	 * Per-MCID 64-bit software accumulator for the BC's mbm_total_bytes
	 * event. Allocated by cbqri_init_bc_mon_counters() when this BC is
	 * paired with an L3 monitoring domain, sized by ->mcid_count. NULL
	 * on capacity controllers and on BCs that are not mon-paired.
	 * Protected by ->lock along with the surrounding MMIO sequence.
	 */
	struct cbqri_bc_mon_state *mbm_total_states;

	struct list_head list;

	struct cache_controller {
		u32 cache_level;
		u32 cache_size; /* in bytes */
		struct cpumask cpu_mask;
		/* Unique Cache ID from the PPTT table's Cache Type Structure */
		u32 cache_id;
	} cache;

	struct mem_controller {
		/* Proximity Domain from SRAT table Memory Affinity Controller */
		u32 prox_dom;
		struct cpumask cpu_mask;
	} mem;
};

extern struct list_head cbqri_controllers;

void cbqri_controller_destroy(struct cbqri_controller *ctrl);

int cbqri_apply_cache_config(struct cbqri_controller *ctrl, u32 closid,
			     const struct cbqri_cc_config *cfg);

int cbqri_read_cache_config(struct cbqri_controller *ctrl, u32 closid,
			    enum cbqri_at at, u32 *cbm_out);

int cbqri_mon_op(struct cbqri_controller *ctrl, int reg_offset,
		 int operation, int mcid, int evt_id, u64 *out_reg);

int cbqri_init_mon_counters(struct cbqri_controller *ctrl);

int cbqri_apply_rbwb(struct cbqri_controller *ctrl, u32 closid,
		     u64 rbwb, bool check_sum);

int cbqri_apply_mweight_config(struct cbqri_controller *ctrl, u32 closid,
			       u64 mweight);

int cbqri_read_rbwb(struct cbqri_controller *ctrl, u32 closid, u64 *rbwb_out);

int cbqri_read_mweight(struct cbqri_controller *ctrl, u32 closid, u64 *mweight_out);

u64 cbqri_bc_mon_overflow(u64 prev_ctr, u64 cur_ctr);

int cbqri_init_bc_mon_counters(struct cbqri_controller *bc);

struct cbqri_controller *cbqri_find_only_mon_bc(void);

#endif /* _DRIVERS_RESCTRL_CBQRI_INTERNAL_H */
