// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module train_step_updateHidden (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_val,
        input_1_val,
        input_2_val,
        input_3_val,
        input_4_val,
        input_5_val,
        input_6_val,
        input_7_val,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7,
        W1_0_0_i,
        W1_0_0_o,
        W1_0_0_o_ap_vld,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,
        train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5,
        train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4,
        W1_1_0_i,
        W1_1_0_o,
        W1_1_0_o_ap_vld,
        W1_2_0_i,
        W1_2_0_o,
        W1_2_0_o_ap_vld,
        W1_3_0_i,
        W1_3_0_o,
        W1_3_0_o_ap_vld,
        W1_4_0_i,
        W1_4_0_o,
        W1_4_0_o_ap_vld,
        W1_5_0_i,
        W1_5_0_o,
        W1_5_0_o_ap_vld,
        W1_6_0_i,
        W1_6_0_o,
        W1_6_0_o_ap_vld,
        W1_7_0_i,
        W1_7_0_o,
        W1_7_0_o_ap_vld,
        W1_0_1_i,
        W1_0_1_o,
        W1_0_1_o_ap_vld,
        W1_1_1_i,
        W1_1_1_o,
        W1_1_1_o_ap_vld,
        W1_2_1_i,
        W1_2_1_o,
        W1_2_1_o_ap_vld,
        W1_3_1_i,
        W1_3_1_o,
        W1_3_1_o_ap_vld,
        W1_4_1_i,
        W1_4_1_o,
        W1_4_1_o_ap_vld,
        W1_5_1_i,
        W1_5_1_o,
        W1_5_1_o_ap_vld,
        W1_6_1_i,
        W1_6_1_o,
        W1_6_1_o_ap_vld,
        W1_7_1_i,
        W1_7_1_o,
        W1_7_1_o_ap_vld,
        W1_0_2_i,
        W1_0_2_o,
        W1_0_2_o_ap_vld,
        W1_1_2_i,
        W1_1_2_o,
        W1_1_2_o_ap_vld,
        W1_2_2_i,
        W1_2_2_o,
        W1_2_2_o_ap_vld,
        W1_3_2_i,
        W1_3_2_o,
        W1_3_2_o_ap_vld,
        W1_4_2_i,
        W1_4_2_o,
        W1_4_2_o_ap_vld,
        W1_5_2_i,
        W1_5_2_o,
        W1_5_2_o_ap_vld,
        W1_6_2_i,
        W1_6_2_o,
        W1_6_2_o_ap_vld,
        W1_7_2_i,
        W1_7_2_o,
        W1_7_2_o_ap_vld,
        W1_0_3_i,
        W1_0_3_o,
        W1_0_3_o_ap_vld,
        W1_1_3_i,
        W1_1_3_o,
        W1_1_3_o_ap_vld,
        W1_2_3_i,
        W1_2_3_o,
        W1_2_3_o_ap_vld,
        W1_3_3_i,
        W1_3_3_o,
        W1_3_3_o_ap_vld,
        W1_4_3_i,
        W1_4_3_o,
        W1_4_3_o_ap_vld,
        W1_5_3_i,
        W1_5_3_o,
        W1_5_3_o_ap_vld,
        W1_6_3_i,
        W1_6_3_o,
        W1_6_3_o_ap_vld,
        W1_7_3_i,
        W1_7_3_o,
        W1_7_3_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_0_val;
input  [7:0] input_1_val;
input  [7:0] input_2_val;
input  [7:0] input_3_val;
input  [7:0] input_4_val;
input  [7:0] input_5_val;
input  [7:0] input_6_val;
input  [7:0] input_7_val;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;
input  [1:0] W1_0_0_i;
output  [1:0] W1_0_0_o;
output   W1_0_0_o_ap_vld;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
input  [7:0] train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
input  [7:0] train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
input  [1:0] W1_1_0_i;
output  [1:0] W1_1_0_o;
output   W1_1_0_o_ap_vld;
input  [1:0] W1_2_0_i;
output  [1:0] W1_2_0_o;
output   W1_2_0_o_ap_vld;
input  [1:0] W1_3_0_i;
output  [1:0] W1_3_0_o;
output   W1_3_0_o_ap_vld;
input  [1:0] W1_4_0_i;
output  [1:0] W1_4_0_o;
output   W1_4_0_o_ap_vld;
input  [1:0] W1_5_0_i;
output  [1:0] W1_5_0_o;
output   W1_5_0_o_ap_vld;
input  [1:0] W1_6_0_i;
output  [1:0] W1_6_0_o;
output   W1_6_0_o_ap_vld;
input  [1:0] W1_7_0_i;
output  [1:0] W1_7_0_o;
output   W1_7_0_o_ap_vld;
input  [1:0] W1_0_1_i;
output  [1:0] W1_0_1_o;
output   W1_0_1_o_ap_vld;
input  [1:0] W1_1_1_i;
output  [1:0] W1_1_1_o;
output   W1_1_1_o_ap_vld;
input  [1:0] W1_2_1_i;
output  [1:0] W1_2_1_o;
output   W1_2_1_o_ap_vld;
input  [1:0] W1_3_1_i;
output  [1:0] W1_3_1_o;
output   W1_3_1_o_ap_vld;
input  [1:0] W1_4_1_i;
output  [1:0] W1_4_1_o;
output   W1_4_1_o_ap_vld;
input  [1:0] W1_5_1_i;
output  [1:0] W1_5_1_o;
output   W1_5_1_o_ap_vld;
input  [1:0] W1_6_1_i;
output  [1:0] W1_6_1_o;
output   W1_6_1_o_ap_vld;
input  [1:0] W1_7_1_i;
output  [1:0] W1_7_1_o;
output   W1_7_1_o_ap_vld;
input  [1:0] W1_0_2_i;
output  [1:0] W1_0_2_o;
output   W1_0_2_o_ap_vld;
input  [1:0] W1_1_2_i;
output  [1:0] W1_1_2_o;
output   W1_1_2_o_ap_vld;
input  [1:0] W1_2_2_i;
output  [1:0] W1_2_2_o;
output   W1_2_2_o_ap_vld;
input  [1:0] W1_3_2_i;
output  [1:0] W1_3_2_o;
output   W1_3_2_o_ap_vld;
input  [1:0] W1_4_2_i;
output  [1:0] W1_4_2_o;
output   W1_4_2_o_ap_vld;
input  [1:0] W1_5_2_i;
output  [1:0] W1_5_2_o;
output   W1_5_2_o_ap_vld;
input  [1:0] W1_6_2_i;
output  [1:0] W1_6_2_o;
output   W1_6_2_o_ap_vld;
input  [1:0] W1_7_2_i;
output  [1:0] W1_7_2_o;
output   W1_7_2_o_ap_vld;
input  [1:0] W1_0_3_i;
output  [1:0] W1_0_3_o;
output   W1_0_3_o_ap_vld;
input  [1:0] W1_1_3_i;
output  [1:0] W1_1_3_o;
output   W1_1_3_o_ap_vld;
input  [1:0] W1_2_3_i;
output  [1:0] W1_2_3_o;
output   W1_2_3_o_ap_vld;
input  [1:0] W1_3_3_i;
output  [1:0] W1_3_3_o;
output   W1_3_3_o_ap_vld;
input  [1:0] W1_4_3_i;
output  [1:0] W1_4_3_o;
output   W1_4_3_o_ap_vld;
input  [1:0] W1_5_3_i;
output  [1:0] W1_5_3_o;
output   W1_5_3_o_ap_vld;
input  [1:0] W1_6_3_i;
output  [1:0] W1_6_3_o;
output   W1_6_3_o_ap_vld;
input  [1:0] W1_7_3_i;
output  [1:0] W1_7_3_o;
output   W1_7_3_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[1:0] W1_0_0_o;
reg W1_0_0_o_ap_vld;
reg[1:0] W1_1_0_o;
reg W1_1_0_o_ap_vld;
reg[1:0] W1_2_0_o;
reg W1_2_0_o_ap_vld;
reg[1:0] W1_3_0_o;
reg W1_3_0_o_ap_vld;
reg[1:0] W1_4_0_o;
reg W1_4_0_o_ap_vld;
reg[1:0] W1_5_0_o;
reg W1_5_0_o_ap_vld;
reg[1:0] W1_6_0_o;
reg W1_6_0_o_ap_vld;
reg[1:0] W1_7_0_o;
reg W1_7_0_o_ap_vld;
reg[1:0] W1_0_1_o;
reg W1_0_1_o_ap_vld;
reg[1:0] W1_1_1_o;
reg W1_1_1_o_ap_vld;
reg[1:0] W1_2_1_o;
reg W1_2_1_o_ap_vld;
reg[1:0] W1_3_1_o;
reg W1_3_1_o_ap_vld;
reg[1:0] W1_4_1_o;
reg W1_4_1_o_ap_vld;
reg[1:0] W1_5_1_o;
reg W1_5_1_o_ap_vld;
reg[1:0] W1_6_1_o;
reg W1_6_1_o_ap_vld;
reg[1:0] W1_7_1_o;
reg W1_7_1_o_ap_vld;
reg[1:0] W1_0_2_o;
reg W1_0_2_o_ap_vld;
reg[1:0] W1_1_2_o;
reg W1_1_2_o_ap_vld;
reg[1:0] W1_2_2_o;
reg W1_2_2_o_ap_vld;
reg[1:0] W1_3_2_o;
reg W1_3_2_o_ap_vld;
reg[1:0] W1_4_2_o;
reg W1_4_2_o_ap_vld;
reg[1:0] W1_5_2_o;
reg W1_5_2_o_ap_vld;
reg[1:0] W1_6_2_o;
reg W1_6_2_o_ap_vld;
reg[1:0] W1_7_2_o;
reg W1_7_2_o_ap_vld;
reg[1:0] W1_0_3_o;
reg W1_0_3_o_ap_vld;
reg[1:0] W1_1_3_o;
reg W1_1_3_o_ap_vld;
reg[1:0] W1_2_3_o;
reg W1_2_3_o_ap_vld;
reg[1:0] W1_3_3_o;
reg W1_3_3_o_ap_vld;
reg[1:0] W1_4_3_o;
reg W1_4_3_o_ap_vld;
reg[1:0] W1_5_3_o;
reg W1_5_3_o_ap_vld;
reg[1:0] W1_6_3_o;
reg W1_6_3_o_ap_vld;
reg[1:0] W1_7_3_o;
reg W1_7_3_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire  signed [11:0] sext_ln95_1_fu_176_p1;
wire    ap_block_pp0_stage0_11001;
wire  signed [11:0] sext_ln95_2_fu_180_p1;
wire  signed [11:0] sext_ln95_3_fu_184_p1;
wire  signed [11:0] sext_ln95_4_fu_188_p1;
wire  signed [11:0] sext_ln95_5_fu_192_p1;
wire  signed [11:0] sext_ln95_6_fu_196_p1;
wire  signed [11:0] sext_ln95_7_fu_200_p1;
wire  signed [11:0] sext_ln95_8_fu_204_p1;
wire  signed [11:0] sext_ln95_9_fu_208_p1;
wire  signed [11:0] sext_ln95_10_fu_234_p1;
wire  signed [11:0] sext_ln95_11_fu_248_p1;
wire  signed [11:0] sext_ln95_12_fu_262_p1;
wire   [1:0] select_ln97_fu_529_p3;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_sig_allocacmp_W1_0_0_load;
wire   [1:0] select_ln97_1_fu_544_p3;
reg   [1:0] ap_sig_allocacmp_W1_1_0_load;
wire   [1:0] select_ln97_2_fu_559_p3;
reg   [1:0] ap_sig_allocacmp_W1_2_0_load;
wire   [1:0] select_ln97_3_fu_574_p3;
reg   [1:0] ap_sig_allocacmp_W1_3_0_load;
wire   [1:0] select_ln97_4_fu_589_p3;
reg   [1:0] ap_sig_allocacmp_W1_4_0_load;
wire   [1:0] select_ln97_5_fu_604_p3;
reg   [1:0] ap_sig_allocacmp_W1_5_0_load;
wire   [1:0] select_ln97_6_fu_619_p3;
reg   [1:0] ap_sig_allocacmp_W1_6_0_load;
wire   [1:0] select_ln97_7_fu_634_p3;
reg   [1:0] ap_sig_allocacmp_W1_7_0_load;
wire   [1:0] select_ln97_8_fu_649_p3;
reg   [1:0] ap_sig_allocacmp_W1_0_1_load;
wire   [1:0] select_ln97_9_fu_664_p3;
reg   [1:0] ap_sig_allocacmp_W1_1_1_load;
wire   [1:0] select_ln97_10_fu_679_p3;
reg   [1:0] ap_sig_allocacmp_W1_2_1_load;
wire   [1:0] select_ln97_11_fu_694_p3;
reg   [1:0] ap_sig_allocacmp_W1_3_1_load;
wire   [1:0] select_ln97_12_fu_709_p3;
reg   [1:0] ap_sig_allocacmp_W1_4_1_load;
wire   [1:0] select_ln97_13_fu_724_p3;
reg   [1:0] ap_sig_allocacmp_W1_5_1_load;
wire   [1:0] select_ln97_14_fu_739_p3;
reg   [1:0] ap_sig_allocacmp_W1_6_1_load;
wire   [1:0] select_ln97_15_fu_754_p3;
reg   [1:0] ap_sig_allocacmp_W1_7_1_load;
wire   [1:0] select_ln97_16_fu_769_p3;
reg   [1:0] ap_sig_allocacmp_W1_0_2_load;
wire   [1:0] select_ln97_17_fu_784_p3;
reg   [1:0] ap_sig_allocacmp_W1_1_2_load;
wire   [1:0] select_ln97_18_fu_799_p3;
reg   [1:0] ap_sig_allocacmp_W1_2_2_load;
wire   [1:0] select_ln97_19_fu_814_p3;
reg   [1:0] ap_sig_allocacmp_W1_3_2_load;
wire   [1:0] select_ln97_20_fu_829_p3;
reg   [1:0] ap_sig_allocacmp_W1_4_2_load;
wire   [1:0] select_ln97_21_fu_844_p3;
reg   [1:0] ap_sig_allocacmp_W1_5_2_load;
wire   [1:0] select_ln97_22_fu_859_p3;
reg   [1:0] ap_sig_allocacmp_W1_6_2_load;
wire   [1:0] select_ln97_23_fu_874_p3;
reg   [1:0] ap_sig_allocacmp_W1_7_2_load;
wire   [1:0] select_ln97_24_fu_889_p3;
reg   [1:0] ap_sig_allocacmp_W1_0_3_load;
wire   [1:0] select_ln97_25_fu_904_p3;
reg   [1:0] ap_sig_allocacmp_W1_1_3_load;
wire   [1:0] select_ln97_26_fu_919_p3;
reg   [1:0] ap_sig_allocacmp_W1_2_3_load;
wire   [1:0] select_ln97_27_fu_934_p3;
reg   [1:0] ap_sig_allocacmp_W1_3_3_load;
wire   [1:0] select_ln97_28_fu_949_p3;
reg   [1:0] ap_sig_allocacmp_W1_4_3_load;
wire   [1:0] select_ln97_29_fu_964_p3;
reg   [1:0] ap_sig_allocacmp_W1_5_3_load;
wire   [1:0] select_ln97_30_fu_979_p3;
reg   [1:0] ap_sig_allocacmp_W1_6_3_load;
wire   [1:0] select_ln97_31_fu_994_p3;
reg   [1:0] ap_sig_allocacmp_W1_7_3_load;
wire   [7:0] delta_fu_170_p2;
wire   [7:0] delta_4_fu_228_p2;
wire   [7:0] delta_5_fu_242_p2;
wire   [7:0] delta_3_fu_256_p2;
wire  signed [1:0] sext_ln95_fu_270_p0;
wire  signed [1:0] sext_ln95_13_fu_278_p0;
wire  signed [1:0] sext_ln95_14_fu_286_p0;
wire  signed [1:0] sext_ln95_15_fu_294_p0;
wire  signed [1:0] sext_ln95_16_fu_302_p0;
wire  signed [1:0] sext_ln95_17_fu_310_p0;
wire  signed [1:0] sext_ln95_18_fu_318_p0;
wire  signed [1:0] sext_ln95_19_fu_326_p0;
wire  signed [1:0] sext_ln95_20_fu_334_p0;
wire  signed [1:0] sext_ln95_21_fu_342_p0;
wire  signed [1:0] sext_ln95_22_fu_350_p0;
wire  signed [1:0] sext_ln95_23_fu_358_p0;
wire  signed [1:0] sext_ln95_24_fu_366_p0;
wire  signed [1:0] sext_ln95_25_fu_374_p0;
wire  signed [1:0] sext_ln95_26_fu_382_p0;
wire  signed [1:0] sext_ln95_27_fu_390_p0;
wire  signed [1:0] sext_ln95_28_fu_398_p0;
wire  signed [1:0] sext_ln95_29_fu_406_p0;
wire  signed [1:0] sext_ln95_30_fu_414_p0;
wire  signed [1:0] sext_ln95_31_fu_422_p0;
wire  signed [1:0] sext_ln95_32_fu_430_p0;
wire  signed [1:0] sext_ln95_33_fu_438_p0;
wire  signed [1:0] sext_ln95_34_fu_446_p0;
wire  signed [1:0] sext_ln95_35_fu_454_p0;
wire  signed [1:0] sext_ln95_36_fu_462_p0;
wire  signed [1:0] sext_ln95_37_fu_470_p0;
wire  signed [1:0] sext_ln95_38_fu_478_p0;
wire  signed [1:0] sext_ln95_39_fu_486_p0;
wire  signed [1:0] sext_ln95_40_fu_494_p0;
wire  signed [1:0] sext_ln95_41_fu_502_p0;
wire  signed [1:0] sext_ln95_42_fu_510_p0;
wire  signed [1:0] sext_ln95_43_fu_518_p0;
wire  signed [11:0] grp_fu_1194_p3;
wire   [0:0] tmp_fu_522_p3;
wire  signed [11:0] grp_fu_1203_p3;
wire   [0:0] tmp_1_fu_537_p3;
wire  signed [11:0] grp_fu_1212_p3;
wire   [0:0] tmp_2_fu_552_p3;
wire  signed [11:0] grp_fu_1221_p3;
wire   [0:0] tmp_3_fu_567_p3;
wire  signed [11:0] grp_fu_1230_p3;
wire   [0:0] tmp_4_fu_582_p3;
wire  signed [11:0] grp_fu_1239_p3;
wire   [0:0] tmp_5_fu_597_p3;
wire  signed [11:0] grp_fu_1248_p3;
wire   [0:0] tmp_6_fu_612_p3;
wire  signed [11:0] grp_fu_1257_p3;
wire   [0:0] tmp_7_fu_627_p3;
wire  signed [11:0] grp_fu_1266_p3;
wire   [0:0] tmp_8_fu_642_p3;
wire  signed [11:0] grp_fu_1275_p3;
wire   [0:0] tmp_9_fu_657_p3;
wire  signed [11:0] grp_fu_1284_p3;
wire   [0:0] tmp_10_fu_672_p3;
wire  signed [11:0] grp_fu_1293_p3;
wire   [0:0] tmp_11_fu_687_p3;
wire  signed [11:0] grp_fu_1302_p3;
wire   [0:0] tmp_12_fu_702_p3;
wire  signed [11:0] grp_fu_1311_p3;
wire   [0:0] tmp_13_fu_717_p3;
wire  signed [11:0] grp_fu_1320_p3;
wire   [0:0] tmp_14_fu_732_p3;
wire  signed [11:0] grp_fu_1329_p3;
wire   [0:0] tmp_15_fu_747_p3;
wire  signed [11:0] grp_fu_1338_p3;
wire   [0:0] tmp_16_fu_762_p3;
wire  signed [11:0] grp_fu_1347_p3;
wire   [0:0] tmp_17_fu_777_p3;
wire  signed [11:0] grp_fu_1356_p3;
wire   [0:0] tmp_18_fu_792_p3;
wire  signed [11:0] grp_fu_1365_p3;
wire   [0:0] tmp_19_fu_807_p3;
wire  signed [11:0] grp_fu_1374_p3;
wire   [0:0] tmp_20_fu_822_p3;
wire  signed [11:0] grp_fu_1383_p3;
wire   [0:0] tmp_21_fu_837_p3;
wire  signed [11:0] grp_fu_1392_p3;
wire   [0:0] tmp_22_fu_852_p3;
wire  signed [11:0] grp_fu_1401_p3;
wire   [0:0] tmp_23_fu_867_p3;
wire  signed [11:0] grp_fu_1410_p3;
wire   [0:0] tmp_24_fu_882_p3;
wire  signed [11:0] grp_fu_1419_p3;
wire   [0:0] tmp_25_fu_897_p3;
wire  signed [11:0] grp_fu_1428_p3;
wire   [0:0] tmp_26_fu_912_p3;
wire  signed [11:0] grp_fu_1437_p3;
wire   [0:0] tmp_27_fu_927_p3;
wire  signed [11:0] grp_fu_1446_p3;
wire   [0:0] tmp_28_fu_942_p3;
wire  signed [11:0] grp_fu_1455_p3;
wire   [0:0] tmp_29_fu_957_p3;
wire  signed [11:0] grp_fu_1464_p3;
wire   [0:0] tmp_30_fu_972_p3;
wire  signed [11:0] grp_fu_1473_p3;
wire   [0:0] tmp_31_fu_987_p3;
wire  signed [7:0] grp_fu_1194_p0;
wire  signed [7:0] grp_fu_1194_p1;
wire  signed [7:0] grp_fu_1203_p0;
wire  signed [7:0] grp_fu_1203_p1;
wire  signed [7:0] grp_fu_1212_p0;
wire  signed [7:0] grp_fu_1212_p1;
wire  signed [7:0] grp_fu_1221_p0;
wire  signed [7:0] grp_fu_1221_p1;
wire  signed [7:0] grp_fu_1230_p0;
wire  signed [7:0] grp_fu_1230_p1;
wire  signed [7:0] grp_fu_1239_p0;
wire  signed [7:0] grp_fu_1239_p1;
wire  signed [7:0] grp_fu_1248_p0;
wire  signed [7:0] grp_fu_1248_p1;
wire  signed [7:0] grp_fu_1257_p0;
wire  signed [7:0] grp_fu_1257_p1;
wire  signed [7:0] grp_fu_1266_p0;
wire  signed [7:0] grp_fu_1266_p1;
wire  signed [7:0] grp_fu_1275_p0;
wire  signed [7:0] grp_fu_1275_p1;
wire  signed [7:0] grp_fu_1284_p0;
wire  signed [7:0] grp_fu_1284_p1;
wire  signed [7:0] grp_fu_1293_p0;
wire  signed [7:0] grp_fu_1293_p1;
wire  signed [7:0] grp_fu_1302_p0;
wire  signed [7:0] grp_fu_1302_p1;
wire  signed [7:0] grp_fu_1311_p0;
wire  signed [7:0] grp_fu_1311_p1;
wire  signed [7:0] grp_fu_1320_p0;
wire  signed [7:0] grp_fu_1320_p1;
wire  signed [7:0] grp_fu_1329_p0;
wire  signed [7:0] grp_fu_1329_p1;
wire  signed [7:0] grp_fu_1338_p0;
wire  signed [7:0] grp_fu_1338_p1;
wire  signed [7:0] grp_fu_1347_p0;
wire  signed [7:0] grp_fu_1347_p1;
wire  signed [7:0] grp_fu_1356_p0;
wire  signed [7:0] grp_fu_1356_p1;
wire  signed [7:0] grp_fu_1365_p0;
wire  signed [7:0] grp_fu_1365_p1;
wire  signed [7:0] grp_fu_1374_p0;
wire  signed [7:0] grp_fu_1374_p1;
wire  signed [7:0] grp_fu_1383_p0;
wire  signed [7:0] grp_fu_1383_p1;
wire  signed [7:0] grp_fu_1392_p0;
wire  signed [7:0] grp_fu_1392_p1;
wire  signed [7:0] grp_fu_1401_p0;
wire  signed [7:0] grp_fu_1401_p1;
wire  signed [7:0] grp_fu_1410_p0;
wire  signed [7:0] grp_fu_1410_p1;
wire  signed [7:0] grp_fu_1419_p0;
wire  signed [7:0] grp_fu_1419_p1;
wire  signed [7:0] grp_fu_1428_p0;
wire  signed [7:0] grp_fu_1428_p1;
wire  signed [7:0] grp_fu_1437_p0;
wire  signed [7:0] grp_fu_1437_p1;
wire  signed [7:0] grp_fu_1446_p0;
wire  signed [7:0] grp_fu_1446_p1;
wire  signed [7:0] grp_fu_1455_p0;
wire  signed [7:0] grp_fu_1455_p1;
wire  signed [7:0] grp_fu_1464_p0;
wire  signed [7:0] grp_fu_1464_p1;
wire  signed [7:0] grp_fu_1473_p0;
wire  signed [7:0] grp_fu_1473_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1194_p0),
    .din1(grp_fu_1194_p1),
    .din2(sext_ln95_fu_270_p0),
    .ce(1'b1),
    .dout(grp_fu_1194_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1203_p0),
    .din1(grp_fu_1203_p1),
    .din2(sext_ln95_13_fu_278_p0),
    .ce(1'b1),
    .dout(grp_fu_1203_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1212_p0),
    .din1(grp_fu_1212_p1),
    .din2(sext_ln95_14_fu_286_p0),
    .ce(1'b1),
    .dout(grp_fu_1212_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1221_p0),
    .din1(grp_fu_1221_p1),
    .din2(sext_ln95_15_fu_294_p0),
    .ce(1'b1),
    .dout(grp_fu_1221_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1230_p0),
    .din1(grp_fu_1230_p1),
    .din2(sext_ln95_16_fu_302_p0),
    .ce(1'b1),
    .dout(grp_fu_1230_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1239_p0),
    .din1(grp_fu_1239_p1),
    .din2(sext_ln95_17_fu_310_p0),
    .ce(1'b1),
    .dout(grp_fu_1239_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1248_p0),
    .din1(grp_fu_1248_p1),
    .din2(sext_ln95_18_fu_318_p0),
    .ce(1'b1),
    .dout(grp_fu_1248_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1257_p0),
    .din1(grp_fu_1257_p1),
    .din2(sext_ln95_19_fu_326_p0),
    .ce(1'b1),
    .dout(grp_fu_1257_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1266_p0),
    .din1(grp_fu_1266_p1),
    .din2(sext_ln95_20_fu_334_p0),
    .ce(1'b1),
    .dout(grp_fu_1266_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1275_p0),
    .din1(grp_fu_1275_p1),
    .din2(sext_ln95_21_fu_342_p0),
    .ce(1'b1),
    .dout(grp_fu_1275_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1284_p0),
    .din1(grp_fu_1284_p1),
    .din2(sext_ln95_22_fu_350_p0),
    .ce(1'b1),
    .dout(grp_fu_1284_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1293_p0),
    .din1(grp_fu_1293_p1),
    .din2(sext_ln95_23_fu_358_p0),
    .ce(1'b1),
    .dout(grp_fu_1293_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1302_p0),
    .din1(grp_fu_1302_p1),
    .din2(sext_ln95_24_fu_366_p0),
    .ce(1'b1),
    .dout(grp_fu_1302_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1311_p0),
    .din1(grp_fu_1311_p1),
    .din2(sext_ln95_25_fu_374_p0),
    .ce(1'b1),
    .dout(grp_fu_1311_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1320_p0),
    .din1(grp_fu_1320_p1),
    .din2(sext_ln95_26_fu_382_p0),
    .ce(1'b1),
    .dout(grp_fu_1320_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1329_p0),
    .din1(grp_fu_1329_p1),
    .din2(sext_ln95_27_fu_390_p0),
    .ce(1'b1),
    .dout(grp_fu_1329_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1338_p0),
    .din1(grp_fu_1338_p1),
    .din2(sext_ln95_28_fu_398_p0),
    .ce(1'b1),
    .dout(grp_fu_1338_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1347_p0),
    .din1(grp_fu_1347_p1),
    .din2(sext_ln95_29_fu_406_p0),
    .ce(1'b1),
    .dout(grp_fu_1347_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1356_p0),
    .din1(grp_fu_1356_p1),
    .din2(sext_ln95_30_fu_414_p0),
    .ce(1'b1),
    .dout(grp_fu_1356_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1365_p0),
    .din1(grp_fu_1365_p1),
    .din2(sext_ln95_31_fu_422_p0),
    .ce(1'b1),
    .dout(grp_fu_1365_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1374_p0),
    .din1(grp_fu_1374_p1),
    .din2(sext_ln95_32_fu_430_p0),
    .ce(1'b1),
    .dout(grp_fu_1374_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1383_p0),
    .din1(grp_fu_1383_p1),
    .din2(sext_ln95_33_fu_438_p0),
    .ce(1'b1),
    .dout(grp_fu_1383_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1392_p0),
    .din1(grp_fu_1392_p1),
    .din2(sext_ln95_34_fu_446_p0),
    .ce(1'b1),
    .dout(grp_fu_1392_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1401_p0),
    .din1(grp_fu_1401_p1),
    .din2(sext_ln95_35_fu_454_p0),
    .ce(1'b1),
    .dout(grp_fu_1401_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1410_p0),
    .din1(grp_fu_1410_p1),
    .din2(sext_ln95_36_fu_462_p0),
    .ce(1'b1),
    .dout(grp_fu_1410_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1419_p0),
    .din1(grp_fu_1419_p1),
    .din2(sext_ln95_37_fu_470_p0),
    .ce(1'b1),
    .dout(grp_fu_1419_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1428_p0),
    .din1(grp_fu_1428_p1),
    .din2(sext_ln95_38_fu_478_p0),
    .ce(1'b1),
    .dout(grp_fu_1428_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1437_p0),
    .din1(grp_fu_1437_p1),
    .din2(sext_ln95_39_fu_486_p0),
    .ce(1'b1),
    .dout(grp_fu_1437_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1446_p0),
    .din1(grp_fu_1446_p1),
    .din2(sext_ln95_40_fu_494_p0),
    .ce(1'b1),
    .dout(grp_fu_1446_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1455_p0),
    .din1(grp_fu_1455_p1),
    .din2(sext_ln95_41_fu_502_p0),
    .ce(1'b1),
    .dout(grp_fu_1455_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1464_p0),
    .din1(grp_fu_1464_p1),
    .din2(sext_ln95_42_fu_510_p0),
    .ce(1'b1),
    .dout(grp_fu_1464_p3)
);

train_step_mac_muladd_8s_8s_2s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 2 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_8s_2s_12_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1473_p0),
    .din1(grp_fu_1473_p1),
    .din2(sext_ln95_43_fu_518_p0),
    .ce(1'b1),
    .dout(grp_fu_1473_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_0_o = select_ln97_fu_529_p3;
    end else begin
        W1_0_0_o = W1_0_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_0_o_ap_vld = 1'b1;
    end else begin
        W1_0_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_1_o = select_ln97_8_fu_649_p3;
    end else begin
        W1_0_1_o = W1_0_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_1_o_ap_vld = 1'b1;
    end else begin
        W1_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_2_o = select_ln97_16_fu_769_p3;
    end else begin
        W1_0_2_o = W1_0_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_2_o_ap_vld = 1'b1;
    end else begin
        W1_0_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_3_o = select_ln97_24_fu_889_p3;
    end else begin
        W1_0_3_o = W1_0_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_0_3_o_ap_vld = 1'b1;
    end else begin
        W1_0_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_0_o = select_ln97_1_fu_544_p3;
    end else begin
        W1_1_0_o = W1_1_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_0_o_ap_vld = 1'b1;
    end else begin
        W1_1_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_1_o = select_ln97_9_fu_664_p3;
    end else begin
        W1_1_1_o = W1_1_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_1_o_ap_vld = 1'b1;
    end else begin
        W1_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_2_o = select_ln97_17_fu_784_p3;
    end else begin
        W1_1_2_o = W1_1_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_2_o_ap_vld = 1'b1;
    end else begin
        W1_1_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_3_o = select_ln97_25_fu_904_p3;
    end else begin
        W1_1_3_o = W1_1_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_1_3_o_ap_vld = 1'b1;
    end else begin
        W1_1_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_0_o = select_ln97_2_fu_559_p3;
    end else begin
        W1_2_0_o = W1_2_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_0_o_ap_vld = 1'b1;
    end else begin
        W1_2_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_1_o = select_ln97_10_fu_679_p3;
    end else begin
        W1_2_1_o = W1_2_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_1_o_ap_vld = 1'b1;
    end else begin
        W1_2_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_2_o = select_ln97_18_fu_799_p3;
    end else begin
        W1_2_2_o = W1_2_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_2_o_ap_vld = 1'b1;
    end else begin
        W1_2_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_3_o = select_ln97_26_fu_919_p3;
    end else begin
        W1_2_3_o = W1_2_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_2_3_o_ap_vld = 1'b1;
    end else begin
        W1_2_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_0_o = select_ln97_3_fu_574_p3;
    end else begin
        W1_3_0_o = W1_3_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_0_o_ap_vld = 1'b1;
    end else begin
        W1_3_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_1_o = select_ln97_11_fu_694_p3;
    end else begin
        W1_3_1_o = W1_3_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_1_o_ap_vld = 1'b1;
    end else begin
        W1_3_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_2_o = select_ln97_19_fu_814_p3;
    end else begin
        W1_3_2_o = W1_3_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_2_o_ap_vld = 1'b1;
    end else begin
        W1_3_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_3_o = select_ln97_27_fu_934_p3;
    end else begin
        W1_3_3_o = W1_3_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_3_3_o_ap_vld = 1'b1;
    end else begin
        W1_3_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_0_o = select_ln97_4_fu_589_p3;
    end else begin
        W1_4_0_o = W1_4_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_0_o_ap_vld = 1'b1;
    end else begin
        W1_4_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_1_o = select_ln97_12_fu_709_p3;
    end else begin
        W1_4_1_o = W1_4_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_1_o_ap_vld = 1'b1;
    end else begin
        W1_4_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_2_o = select_ln97_20_fu_829_p3;
    end else begin
        W1_4_2_o = W1_4_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_2_o_ap_vld = 1'b1;
    end else begin
        W1_4_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_3_o = select_ln97_28_fu_949_p3;
    end else begin
        W1_4_3_o = W1_4_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_4_3_o_ap_vld = 1'b1;
    end else begin
        W1_4_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_0_o = select_ln97_5_fu_604_p3;
    end else begin
        W1_5_0_o = W1_5_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_0_o_ap_vld = 1'b1;
    end else begin
        W1_5_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_1_o = select_ln97_13_fu_724_p3;
    end else begin
        W1_5_1_o = W1_5_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_1_o_ap_vld = 1'b1;
    end else begin
        W1_5_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_2_o = select_ln97_21_fu_844_p3;
    end else begin
        W1_5_2_o = W1_5_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_2_o_ap_vld = 1'b1;
    end else begin
        W1_5_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_3_o = select_ln97_29_fu_964_p3;
    end else begin
        W1_5_3_o = W1_5_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_5_3_o_ap_vld = 1'b1;
    end else begin
        W1_5_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_0_o = select_ln97_6_fu_619_p3;
    end else begin
        W1_6_0_o = W1_6_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_0_o_ap_vld = 1'b1;
    end else begin
        W1_6_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_1_o = select_ln97_14_fu_739_p3;
    end else begin
        W1_6_1_o = W1_6_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_1_o_ap_vld = 1'b1;
    end else begin
        W1_6_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_2_o = select_ln97_22_fu_859_p3;
    end else begin
        W1_6_2_o = W1_6_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_2_o_ap_vld = 1'b1;
    end else begin
        W1_6_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_3_o = select_ln97_30_fu_979_p3;
    end else begin
        W1_6_3_o = W1_6_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_6_3_o_ap_vld = 1'b1;
    end else begin
        W1_6_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_0_o = select_ln97_7_fu_634_p3;
    end else begin
        W1_7_0_o = W1_7_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_0_o_ap_vld = 1'b1;
    end else begin
        W1_7_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_1_o = select_ln97_15_fu_754_p3;
    end else begin
        W1_7_1_o = W1_7_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_1_o_ap_vld = 1'b1;
    end else begin
        W1_7_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_2_o = select_ln97_23_fu_874_p3;
    end else begin
        W1_7_2_o = W1_7_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_2_o_ap_vld = 1'b1;
    end else begin
        W1_7_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_3_o = select_ln97_31_fu_994_p3;
    end else begin
        W1_7_3_o = W1_7_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        W1_7_3_o_ap_vld = 1'b1;
    end else begin
        W1_7_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_0_0_load = select_ln97_fu_529_p3;
    end else begin
        ap_sig_allocacmp_W1_0_0_load = W1_0_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_0_1_load = select_ln97_8_fu_649_p3;
    end else begin
        ap_sig_allocacmp_W1_0_1_load = W1_0_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_0_2_load = select_ln97_16_fu_769_p3;
    end else begin
        ap_sig_allocacmp_W1_0_2_load = W1_0_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_0_3_load = select_ln97_24_fu_889_p3;
    end else begin
        ap_sig_allocacmp_W1_0_3_load = W1_0_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_1_0_load = select_ln97_1_fu_544_p3;
    end else begin
        ap_sig_allocacmp_W1_1_0_load = W1_1_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_1_1_load = select_ln97_9_fu_664_p3;
    end else begin
        ap_sig_allocacmp_W1_1_1_load = W1_1_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_1_2_load = select_ln97_17_fu_784_p3;
    end else begin
        ap_sig_allocacmp_W1_1_2_load = W1_1_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_1_3_load = select_ln97_25_fu_904_p3;
    end else begin
        ap_sig_allocacmp_W1_1_3_load = W1_1_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_2_0_load = select_ln97_2_fu_559_p3;
    end else begin
        ap_sig_allocacmp_W1_2_0_load = W1_2_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_2_1_load = select_ln97_10_fu_679_p3;
    end else begin
        ap_sig_allocacmp_W1_2_1_load = W1_2_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_2_2_load = select_ln97_18_fu_799_p3;
    end else begin
        ap_sig_allocacmp_W1_2_2_load = W1_2_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_2_3_load = select_ln97_26_fu_919_p3;
    end else begin
        ap_sig_allocacmp_W1_2_3_load = W1_2_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_3_0_load = select_ln97_3_fu_574_p3;
    end else begin
        ap_sig_allocacmp_W1_3_0_load = W1_3_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_3_1_load = select_ln97_11_fu_694_p3;
    end else begin
        ap_sig_allocacmp_W1_3_1_load = W1_3_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_3_2_load = select_ln97_19_fu_814_p3;
    end else begin
        ap_sig_allocacmp_W1_3_2_load = W1_3_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_3_3_load = select_ln97_27_fu_934_p3;
    end else begin
        ap_sig_allocacmp_W1_3_3_load = W1_3_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_4_0_load = select_ln97_4_fu_589_p3;
    end else begin
        ap_sig_allocacmp_W1_4_0_load = W1_4_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_4_1_load = select_ln97_12_fu_709_p3;
    end else begin
        ap_sig_allocacmp_W1_4_1_load = W1_4_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_4_2_load = select_ln97_20_fu_829_p3;
    end else begin
        ap_sig_allocacmp_W1_4_2_load = W1_4_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_4_3_load = select_ln97_28_fu_949_p3;
    end else begin
        ap_sig_allocacmp_W1_4_3_load = W1_4_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_5_0_load = select_ln97_5_fu_604_p3;
    end else begin
        ap_sig_allocacmp_W1_5_0_load = W1_5_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_5_1_load = select_ln97_13_fu_724_p3;
    end else begin
        ap_sig_allocacmp_W1_5_1_load = W1_5_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_5_2_load = select_ln97_21_fu_844_p3;
    end else begin
        ap_sig_allocacmp_W1_5_2_load = W1_5_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_5_3_load = select_ln97_29_fu_964_p3;
    end else begin
        ap_sig_allocacmp_W1_5_3_load = W1_5_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_6_0_load = select_ln97_6_fu_619_p3;
    end else begin
        ap_sig_allocacmp_W1_6_0_load = W1_6_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_6_1_load = select_ln97_14_fu_739_p3;
    end else begin
        ap_sig_allocacmp_W1_6_1_load = W1_6_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_6_2_load = select_ln97_22_fu_859_p3;
    end else begin
        ap_sig_allocacmp_W1_6_2_load = W1_6_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_6_3_load = select_ln97_30_fu_979_p3;
    end else begin
        ap_sig_allocacmp_W1_6_3_load = W1_6_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_7_0_load = select_ln97_7_fu_634_p3;
    end else begin
        ap_sig_allocacmp_W1_7_0_load = W1_7_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_7_1_load = select_ln97_15_fu_754_p3;
    end else begin
        ap_sig_allocacmp_W1_7_1_load = W1_7_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_7_2_load = select_ln97_23_fu_874_p3;
    end else begin
        ap_sig_allocacmp_W1_7_2_load = W1_7_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_W1_7_3_load = select_ln97_31_fu_994_p3;
    end else begin
        ap_sig_allocacmp_W1_7_3_load = W1_7_3_i;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign delta_3_fu_256_p2 = (train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed - train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4);

assign delta_4_fu_228_p2 = (train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2 - train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6);

assign delta_5_fu_242_p2 = (train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1 - train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5);

assign delta_fu_170_p2 = (train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3 - train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7);

assign grp_fu_1194_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1194_p1 = sext_ln95_2_fu_180_p1;

assign grp_fu_1203_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1203_p1 = sext_ln95_3_fu_184_p1;

assign grp_fu_1212_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1212_p1 = sext_ln95_4_fu_188_p1;

assign grp_fu_1221_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1221_p1 = sext_ln95_5_fu_192_p1;

assign grp_fu_1230_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1230_p1 = sext_ln95_6_fu_196_p1;

assign grp_fu_1239_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1239_p1 = sext_ln95_7_fu_200_p1;

assign grp_fu_1248_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1248_p1 = sext_ln95_8_fu_204_p1;

assign grp_fu_1257_p0 = sext_ln95_1_fu_176_p1;

assign grp_fu_1257_p1 = sext_ln95_9_fu_208_p1;

assign grp_fu_1266_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1266_p1 = sext_ln95_2_fu_180_p1;

assign grp_fu_1275_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1275_p1 = sext_ln95_3_fu_184_p1;

assign grp_fu_1284_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1284_p1 = sext_ln95_4_fu_188_p1;

assign grp_fu_1293_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1293_p1 = sext_ln95_5_fu_192_p1;

assign grp_fu_1302_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1302_p1 = sext_ln95_6_fu_196_p1;

assign grp_fu_1311_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1311_p1 = sext_ln95_7_fu_200_p1;

assign grp_fu_1320_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1320_p1 = sext_ln95_8_fu_204_p1;

assign grp_fu_1329_p0 = sext_ln95_10_fu_234_p1;

assign grp_fu_1329_p1 = sext_ln95_9_fu_208_p1;

assign grp_fu_1338_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1338_p1 = sext_ln95_2_fu_180_p1;

assign grp_fu_1347_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1347_p1 = sext_ln95_3_fu_184_p1;

assign grp_fu_1356_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1356_p1 = sext_ln95_4_fu_188_p1;

assign grp_fu_1365_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1365_p1 = sext_ln95_5_fu_192_p1;

assign grp_fu_1374_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1374_p1 = sext_ln95_6_fu_196_p1;

assign grp_fu_1383_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1383_p1 = sext_ln95_7_fu_200_p1;

assign grp_fu_1392_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1392_p1 = sext_ln95_8_fu_204_p1;

assign grp_fu_1401_p0 = sext_ln95_11_fu_248_p1;

assign grp_fu_1401_p1 = sext_ln95_9_fu_208_p1;

assign grp_fu_1410_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1410_p1 = sext_ln95_2_fu_180_p1;

assign grp_fu_1419_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1419_p1 = sext_ln95_3_fu_184_p1;

assign grp_fu_1428_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1428_p1 = sext_ln95_4_fu_188_p1;

assign grp_fu_1437_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1437_p1 = sext_ln95_5_fu_192_p1;

assign grp_fu_1446_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1446_p1 = sext_ln95_6_fu_196_p1;

assign grp_fu_1455_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1455_p1 = sext_ln95_7_fu_200_p1;

assign grp_fu_1464_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1464_p1 = sext_ln95_8_fu_204_p1;

assign grp_fu_1473_p0 = sext_ln95_12_fu_262_p1;

assign grp_fu_1473_p1 = sext_ln95_9_fu_208_p1;

assign select_ln97_10_fu_679_p3 = ((tmp_10_fu_672_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_11_fu_694_p3 = ((tmp_11_fu_687_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_12_fu_709_p3 = ((tmp_12_fu_702_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_13_fu_724_p3 = ((tmp_13_fu_717_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_14_fu_739_p3 = ((tmp_14_fu_732_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_15_fu_754_p3 = ((tmp_15_fu_747_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_16_fu_769_p3 = ((tmp_16_fu_762_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_17_fu_784_p3 = ((tmp_17_fu_777_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_18_fu_799_p3 = ((tmp_18_fu_792_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_19_fu_814_p3 = ((tmp_19_fu_807_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_1_fu_544_p3 = ((tmp_1_fu_537_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_20_fu_829_p3 = ((tmp_20_fu_822_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_21_fu_844_p3 = ((tmp_21_fu_837_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_22_fu_859_p3 = ((tmp_22_fu_852_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_23_fu_874_p3 = ((tmp_23_fu_867_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_24_fu_889_p3 = ((tmp_24_fu_882_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_25_fu_904_p3 = ((tmp_25_fu_897_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_26_fu_919_p3 = ((tmp_26_fu_912_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_27_fu_934_p3 = ((tmp_27_fu_927_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_28_fu_949_p3 = ((tmp_28_fu_942_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_29_fu_964_p3 = ((tmp_29_fu_957_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_2_fu_559_p3 = ((tmp_2_fu_552_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_30_fu_979_p3 = ((tmp_30_fu_972_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_31_fu_994_p3 = ((tmp_31_fu_987_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_3_fu_574_p3 = ((tmp_3_fu_567_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_4_fu_589_p3 = ((tmp_4_fu_582_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_5_fu_604_p3 = ((tmp_5_fu_597_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_6_fu_619_p3 = ((tmp_6_fu_612_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_7_fu_634_p3 = ((tmp_7_fu_627_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_8_fu_649_p3 = ((tmp_8_fu_642_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_9_fu_664_p3 = ((tmp_9_fu_657_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln97_fu_529_p3 = ((tmp_fu_522_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign sext_ln95_10_fu_234_p1 = $signed(delta_4_fu_228_p2);

assign sext_ln95_11_fu_248_p1 = $signed(delta_5_fu_242_p2);

assign sext_ln95_12_fu_262_p1 = $signed(delta_3_fu_256_p2);

assign sext_ln95_13_fu_278_p0 = ap_sig_allocacmp_W1_1_0_load;

assign sext_ln95_14_fu_286_p0 = ap_sig_allocacmp_W1_2_0_load;

assign sext_ln95_15_fu_294_p0 = ap_sig_allocacmp_W1_3_0_load;

assign sext_ln95_16_fu_302_p0 = ap_sig_allocacmp_W1_4_0_load;

assign sext_ln95_17_fu_310_p0 = ap_sig_allocacmp_W1_5_0_load;

assign sext_ln95_18_fu_318_p0 = ap_sig_allocacmp_W1_6_0_load;

assign sext_ln95_19_fu_326_p0 = ap_sig_allocacmp_W1_7_0_load;

assign sext_ln95_1_fu_176_p1 = $signed(delta_fu_170_p2);

assign sext_ln95_20_fu_334_p0 = ap_sig_allocacmp_W1_0_1_load;

assign sext_ln95_21_fu_342_p0 = ap_sig_allocacmp_W1_1_1_load;

assign sext_ln95_22_fu_350_p0 = ap_sig_allocacmp_W1_2_1_load;

assign sext_ln95_23_fu_358_p0 = ap_sig_allocacmp_W1_3_1_load;

assign sext_ln95_24_fu_366_p0 = ap_sig_allocacmp_W1_4_1_load;

assign sext_ln95_25_fu_374_p0 = ap_sig_allocacmp_W1_5_1_load;

assign sext_ln95_26_fu_382_p0 = ap_sig_allocacmp_W1_6_1_load;

assign sext_ln95_27_fu_390_p0 = ap_sig_allocacmp_W1_7_1_load;

assign sext_ln95_28_fu_398_p0 = ap_sig_allocacmp_W1_0_2_load;

assign sext_ln95_29_fu_406_p0 = ap_sig_allocacmp_W1_1_2_load;

assign sext_ln95_2_fu_180_p1 = $signed(input_0_val);

assign sext_ln95_30_fu_414_p0 = ap_sig_allocacmp_W1_2_2_load;

assign sext_ln95_31_fu_422_p0 = ap_sig_allocacmp_W1_3_2_load;

assign sext_ln95_32_fu_430_p0 = ap_sig_allocacmp_W1_4_2_load;

assign sext_ln95_33_fu_438_p0 = ap_sig_allocacmp_W1_5_2_load;

assign sext_ln95_34_fu_446_p0 = ap_sig_allocacmp_W1_6_2_load;

assign sext_ln95_35_fu_454_p0 = ap_sig_allocacmp_W1_7_2_load;

assign sext_ln95_36_fu_462_p0 = ap_sig_allocacmp_W1_0_3_load;

assign sext_ln95_37_fu_470_p0 = ap_sig_allocacmp_W1_1_3_load;

assign sext_ln95_38_fu_478_p0 = ap_sig_allocacmp_W1_2_3_load;

assign sext_ln95_39_fu_486_p0 = ap_sig_allocacmp_W1_3_3_load;

assign sext_ln95_3_fu_184_p1 = $signed(input_1_val);

assign sext_ln95_40_fu_494_p0 = ap_sig_allocacmp_W1_4_3_load;

assign sext_ln95_41_fu_502_p0 = ap_sig_allocacmp_W1_5_3_load;

assign sext_ln95_42_fu_510_p0 = ap_sig_allocacmp_W1_6_3_load;

assign sext_ln95_43_fu_518_p0 = ap_sig_allocacmp_W1_7_3_load;

assign sext_ln95_4_fu_188_p1 = $signed(input_2_val);

assign sext_ln95_5_fu_192_p1 = $signed(input_3_val);

assign sext_ln95_6_fu_196_p1 = $signed(input_4_val);

assign sext_ln95_7_fu_200_p1 = $signed(input_5_val);

assign sext_ln95_8_fu_204_p1 = $signed(input_6_val);

assign sext_ln95_9_fu_208_p1 = $signed(input_7_val);

assign sext_ln95_fu_270_p0 = ap_sig_allocacmp_W1_0_0_load;

assign tmp_10_fu_672_p3 = grp_fu_1284_p3[32'd11];

assign tmp_11_fu_687_p3 = grp_fu_1293_p3[32'd11];

assign tmp_12_fu_702_p3 = grp_fu_1302_p3[32'd11];

assign tmp_13_fu_717_p3 = grp_fu_1311_p3[32'd11];

assign tmp_14_fu_732_p3 = grp_fu_1320_p3[32'd11];

assign tmp_15_fu_747_p3 = grp_fu_1329_p3[32'd11];

assign tmp_16_fu_762_p3 = grp_fu_1338_p3[32'd11];

assign tmp_17_fu_777_p3 = grp_fu_1347_p3[32'd11];

assign tmp_18_fu_792_p3 = grp_fu_1356_p3[32'd11];

assign tmp_19_fu_807_p3 = grp_fu_1365_p3[32'd11];

assign tmp_1_fu_537_p3 = grp_fu_1203_p3[32'd11];

assign tmp_20_fu_822_p3 = grp_fu_1374_p3[32'd11];

assign tmp_21_fu_837_p3 = grp_fu_1383_p3[32'd11];

assign tmp_22_fu_852_p3 = grp_fu_1392_p3[32'd11];

assign tmp_23_fu_867_p3 = grp_fu_1401_p3[32'd11];

assign tmp_24_fu_882_p3 = grp_fu_1410_p3[32'd11];

assign tmp_25_fu_897_p3 = grp_fu_1419_p3[32'd11];

assign tmp_26_fu_912_p3 = grp_fu_1428_p3[32'd11];

assign tmp_27_fu_927_p3 = grp_fu_1437_p3[32'd11];

assign tmp_28_fu_942_p3 = grp_fu_1446_p3[32'd11];

assign tmp_29_fu_957_p3 = grp_fu_1455_p3[32'd11];

assign tmp_2_fu_552_p3 = grp_fu_1212_p3[32'd11];

assign tmp_30_fu_972_p3 = grp_fu_1464_p3[32'd11];

assign tmp_31_fu_987_p3 = grp_fu_1473_p3[32'd11];

assign tmp_3_fu_567_p3 = grp_fu_1221_p3[32'd11];

assign tmp_4_fu_582_p3 = grp_fu_1230_p3[32'd11];

assign tmp_5_fu_597_p3 = grp_fu_1239_p3[32'd11];

assign tmp_6_fu_612_p3 = grp_fu_1248_p3[32'd11];

assign tmp_7_fu_627_p3 = grp_fu_1257_p3[32'd11];

assign tmp_8_fu_642_p3 = grp_fu_1266_p3[32'd11];

assign tmp_9_fu_657_p3 = grp_fu_1275_p3[32'd11];

assign tmp_fu_522_p3 = grp_fu_1194_p3[32'd11];

endmodule //train_step_updateHidden
