{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576215148915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576215148921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:32:28 2019 " "Processing started: Thu Dec 12 22:32:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576215148921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215148921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectCPU -c FinalProjectCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectCPU -c FinalProjectCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215148922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576215149721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576215149721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/wire_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file io/wire_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_mem " "Found entity 1: wire_mem" {  } { { "IO/wire_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/wire_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file io/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "IO/timer.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/sec_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file io/sec_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_to_sevseg " "Found entity 1: sec_to_sevseg" {  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/rgb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file io/rgb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led " "Found entity 1: rgb_led" {  } { { "IO/rgb_led.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/rgb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/oleds.v 1 1 " "Found 1 design units, including 1 entities, in source file io/oleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 oleds " "Found entity 1: oleds" {  } { { "IO/oleds.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file io/mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "IO/mux5.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/morse_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file io/morse_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_mem " "Found entity 1: morse_mem" {  } { { "IO/morse_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/ktane_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file io/ktane_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ktane_mem " "Found entity 1: ktane_mem" {  } { { "IO/ktane_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/keypad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file io/keypad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_mem " "Found entity 1: keypad_mem" {  } { { "IO/keypad_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/keypad_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file io/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "IO/I2C.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/I2C.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/extras_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file io/extras_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 extras_mem " "Found entity 1: extras_mem" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file io/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "IO/dual_port_ram.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file io/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "IO/divider.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/button_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file io/button_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_mem " "Found entity 1: button_mem" {  } { { "IO/button_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/blockram.v 1 1 " "Found 1 design units, including 1 entities, in source file io/blockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockRam " "Found entity 1: BlockRam" {  } { { "IO/BlockRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/BlockRam.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/bcd_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file io/bcd_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "IO/bcd_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/bcd_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file io/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "IO/adc.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutestonboard.v 1 1 " "Found 1 design units, including 1 entities, in source file alutestonboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTestOnBoard " "Found entity 1: ALUTestOnBoard" {  } { { "ALUTestOnBoard.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/ALUTestOnBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALUController.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/ALUController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storageram.v 1 1 " "Found 1 design units, including 1 entities, in source file storageram.v" { { "Info" "ISGN_ENTITY_NAME" "1 StorageRam " "Found entity 1: StorageRam" {  } { { "StorageRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/StorageRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(11) " "Verilog HDL information at RegisterFile.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576215159497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextender.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtender " "Found entity 1: ZeroExtender" {  } { { "ZeroExtender.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psr.v 1 1 " "Found 1 design units, including 1 entities, in source file psr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR " "Found entity 1: PSR" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file io/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "IO/adc_ltc2308.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_blink.v(127) " "Verilog HDL information at morse_blink.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "IO/morse_blink.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576215159554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/morse_blink.v 1 1 " "Found 1 design units, including 1 entities, in source file io/morse_blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_blink " "Found entity 1: morse_blink" {  } { { "IO/morse_blink.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/morse_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file io/morse_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_divider " "Found entity 1: morse_divider" {  } { { "IO/morse_divider.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215159563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215159563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576215159669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "CPU.v" "fsm" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215159694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.v" "pc" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215159711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:instMem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:instMem\"" {  } { { "CPU.v" "instMem" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215159735 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65000 0 65535 InstructionMem.v(20) " "Verilog HDL warning at InstructionMem.v(20): number of words (65000) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576215160025 "|CPU|InstructionMem:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "CPU.v" "decoder" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233634 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newInstr Decoder.v(9) " "Verilog HDL Always Construct warning at Decoder.v(9): inferring latch(es) for variable \"newInstr\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576215233637 "|CPU|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:ir " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:ir\"" {  } { { "CPU.v" "ir" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf\"" {  } { { "CPU.v" "rf" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pcOrReg " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pcOrReg\"" {  } { { "CPU.v" "pcOrReg" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:signExt " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:signExt\"" {  } { { "CPU.v" "signExt" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtender ZeroExtender:zeroExt " "Elaborating entity \"ZeroExtender\" for hierarchy \"ZeroExtender:zeroExt\"" {  } { { "CPU.v" "zeroExt" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:immMux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:immMux\"" {  } { { "CPU.v" "immMux" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:aluCtl " "Elaborating entity \"ALUController\" for hierarchy \"ALUController:aluCtl\"" {  } { { "CPU.v" "aluCtl" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR PSR:psr " "Elaborating entity \"PSR\" for hierarchy \"PSR:psr\"" {  } { { "CPU.v" "psr" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagsOut PSR.v(6) " "Verilog HDL Always Construct warning at PSR.v(6): inferring latch(es) for variable \"flagsOut\", which holds its previous value in one or more paths through the always construct" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[0\] PSR.v(8) " "Inferred latch for \"flagsOut\[0\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[1\] PSR.v(8) " "Inferred latch for \"flagsOut\[1\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[2\] PSR.v(8) " "Inferred latch for \"flagsOut\[2\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[3\] PSR.v(8) " "Inferred latch for \"flagsOut\[3\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[4\] PSR.v(8) " "Inferred latch for \"flagsOut\[4\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215233825 "|CPU|PSR:psr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ktane_mem ktane_mem:memory " "Elaborating entity \"ktane_mem\" for hierarchy \"ktane_mem:memory\"" {  } { { "CPU.v" "memory" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam ktane_mem:memory\|BlockRam:br " "Elaborating entity \"BlockRam\" for hierarchy \"ktane_mem:memory\|BlockRam:br\"" {  } { { "IO/ktane_mem.v" "br" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215233858 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65000 0 65535 BlockRam.v(18) " "Verilog HDL warning at BlockRam.v(18): number of words (65000) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "IO/BlockRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/BlockRam.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576215234125 "|CPU|ktane_mem:memory|BlockRam:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_mem ktane_mem:memory\|button_mem:button_mem " "Elaborating entity \"button_mem\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\"" {  } { { "IO/ktane_mem.v" "button_mem" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oleds ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled " "Elaborating entity \"oleds\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\"" {  } { { "IO/button_mem.v" "button_oled" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div " "Elaborating entity \"divider\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\"" {  } { { "IO/oleds.v" "div" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1 " "Elaborating entity \"I2C\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\"" {  } { { "IO/oleds.v" "U1" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led ktane_mem:memory\|button_mem:button_mem\|rgb_led:l1 " "Elaborating entity \"rgb_led\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|rgb_led:l1\"" {  } { { "IO/button_mem.v" "l1" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_mem ktane_mem:memory\|keypad_mem:keypad_mem " "Elaborating entity \"keypad_mem\" for hierarchy \"ktane_mem:memory\|keypad_mem:keypad_mem\"" {  } { { "IO/ktane_mem.v" "keypad_mem" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_mem ktane_mem:memory\|morse_mem:morse_mem " "Elaborating entity \"morse_mem\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\"" {  } { { "IO/ktane_mem.v" "morse_mem" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg ktane_mem:memory\|morse_mem:morse_mem\|sevseg:s1 " "Elaborating entity \"sevseg\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|sevseg:s1\"" {  } { { "IO/morse_mem.v" "s1" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_blink ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker " "Elaborating entity \"morse_blink\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\"" {  } { { "IO/morse_mem.v" "blinker" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312210 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "morse_led morse_blink.v(42) " "Verilog HDL Always Construct warning at morse_blink.v(42): inferring latch(es) for variable \"morse_led\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/morse_blink.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576215312211 "|CPU|ktane_mem:memory|morse_mem:morse_mem|morse_blink:blinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "morse_led morse_blink.v(42) " "Inferred latch for \"morse_led\" at morse_blink.v(42)" {  } { { "IO/morse_blink.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215312216 "|CPU|ktane_mem:memory|morse_mem:morse_mem|morse_blink:blinker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_divider ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|morse_divider:div " "Elaborating entity \"morse_divider\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|morse_divider:div\"" {  } { { "IO/morse_blink.v" "div" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_mem ktane_mem:memory\|wire_mem:wires_mem " "Elaborating entity \"wire_mem\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\"" {  } { { "IO/ktane_mem.v" "wires_mem" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc " "Elaborating entity \"adc_controller\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc\"" {  } { { "IO/wire_mem.v" "adc" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/wire_mem.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc\|adc_ltc2308:adc " "Elaborating entity \"adc_ltc2308\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc\|adc_ltc2308:adc\"" {  } { { "IO/adc.v" "adc" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(119) " "Verilog HDL assignment warning at adc_ltc2308.v(119): truncated value with size 32 to match size of target (4)" {  } { { "IO/adc_ltc2308.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc_ltc2308.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576215312296 "|CPU|ktane_mem:memory|wire_mem:wires_mem|adc_controller:adc|adc_ltc2308:adc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(184) " "Verilog HDL assignment warning at adc_ltc2308.v(184): truncated value with size 32 to match size of target (3)" {  } { { "IO/adc_ltc2308.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc_ltc2308.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576215312297 "|CPU|ktane_mem:memory|wire_mem:wires_mem|adc_controller:adc|adc_ltc2308:adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extras_mem ktane_mem:memory\|extras_mem:extras_mem " "Elaborating entity \"extras_mem\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\"" {  } { { "IO/ktane_mem.v" "extras_mem" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numStrikes extras_mem.v(29) " "Verilog HDL Always Construct warning at extras_mem.v(29): inferring latch(es) for variable \"numStrikes\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds extras_mem.v(29) " "Verilog HDL Always Construct warning at extras_mem.v(29): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] extras_mem.v(47) " "Inferred latch for \"leds\[0\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] extras_mem.v(47) " "Inferred latch for \"leds\[1\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] extras_mem.v(47) " "Inferred latch for \"leds\[2\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numStrikes\[0\] extras_mem.v(47) " "Inferred latch for \"numStrikes\[0\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numStrikes\[1\] extras_mem.v(47) " "Inferred latch for \"numStrikes\[1\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215312323 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer ktane_mem:memory\|extras_mem:extras_mem\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\"" {  } { { "IO/extras_mem.v" "t1" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_to_sevseg ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1 " "Elaborating entity \"sec_to_sevseg\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\"" {  } { { "IO/timer.v" "s1" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(13) " "Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576215312384 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(14) " "Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4)" {  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576215312384 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(15) " "Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576215312384 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 ktane_mem:memory\|mux5:output_mux " "Elaborating entity \"mux5\" for hierarchy \"ktane_mem:memory\|mux5:output_mux\"" {  } { { "IO/ktane_mem.v" "output_mux" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215312403 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux23 " "Found clock multiplexer RegisterFile:rf\|Mux23" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux22 " "Found clock multiplexer RegisterFile:rf\|Mux22" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux21 " "Found clock multiplexer RegisterFile:rf\|Mux21" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux19 " "Found clock multiplexer RegisterFile:rf\|Mux19" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux19"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux18 " "Found clock multiplexer RegisterFile:rf\|Mux18" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux18"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux20 " "Found clock multiplexer RegisterFile:rf\|Mux20" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux17 " "Found clock multiplexer RegisterFile:rf\|Mux17" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux16 " "Found clock multiplexer RegisterFile:rf\|Mux16" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|RegisterFile:rf|Mux16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[12\] " "Found clock multiplexer Decoder:decoder\|decoded\[12\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux15 " "Found clock multiplexer Decoder:decoder\|Mux15" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux3 " "Found clock multiplexer Decoder:decoder\|Mux3" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[13\] " "Found clock multiplexer Decoder:decoder\|decoded\[13\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux14 " "Found clock multiplexer Decoder:decoder\|Mux14" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux2 " "Found clock multiplexer Decoder:decoder\|Mux2" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[15\] " "Found clock multiplexer Decoder:decoder\|decoded\[15\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux12 " "Found clock multiplexer Decoder:decoder\|Mux12" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux0 " "Found clock multiplexer Decoder:decoder\|Mux0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[14\] " "Found clock multiplexer Decoder:decoder\|decoded\[14\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux13 " "Found clock multiplexer Decoder:decoder\|Mux13" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux1 " "Found clock multiplexer Decoder:decoder\|Mux1" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[4\] " "Found clock multiplexer Decoder:decoder\|decoded\[4\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux23 " "Found clock multiplexer Decoder:decoder\|Mux23" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux7 " "Found clock multiplexer Decoder:decoder\|Mux7" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[5\] " "Found clock multiplexer Decoder:decoder\|decoded\[5\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux22 " "Found clock multiplexer Decoder:decoder\|Mux22" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux6 " "Found clock multiplexer Decoder:decoder\|Mux6" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[6\] " "Found clock multiplexer Decoder:decoder\|decoded\[6\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux21 " "Found clock multiplexer Decoder:decoder\|Mux21" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux5 " "Found clock multiplexer Decoder:decoder\|Mux5" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[7\] " "Found clock multiplexer Decoder:decoder\|decoded\[7\]" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|decoded[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux20 " "Found clock multiplexer Decoder:decoder\|Mux20" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux4 " "Found clock multiplexer Decoder:decoder\|Mux4" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215312850 "|CPU|Decoder:decoder|Mux4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1576215312850 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_InstructionMem_c85af554.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_InstructionMem_c85af554.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576215313764 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~0 " "Found clock multiplexer InstructionMem:instMem\|ram~0" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~1 " "Found clock multiplexer InstructionMem:instMem\|ram~1" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~2 " "Found clock multiplexer InstructionMem:instMem\|ram~2" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~3 " "Found clock multiplexer InstructionMem:instMem\|ram~3" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~4 " "Found clock multiplexer InstructionMem:instMem\|ram~4" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~5 " "Found clock multiplexer InstructionMem:instMem\|ram~5" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~6 " "Found clock multiplexer InstructionMem:instMem\|ram~6" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~7 " "Found clock multiplexer InstructionMem:instMem\|ram~7" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~8 " "Found clock multiplexer InstructionMem:instMem\|ram~8" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~9 " "Found clock multiplexer InstructionMem:instMem\|ram~9" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~10 " "Found clock multiplexer InstructionMem:instMem\|ram~10" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~11 " "Found clock multiplexer InstructionMem:instMem\|ram~11" {  } { { "InstructionMem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215319004 "|CPU|InstructionMem:instMem|ram~11"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1576215319004 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector1~0 " "Found clock multiplexer Decoder:decoder\|Selector1~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector0~0 " "Found clock multiplexer Decoder:decoder\|Selector0~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector2~0 " "Found clock multiplexer Decoder:decoder\|Selector2~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector3~0 " "Found clock multiplexer Decoder:decoder\|Selector3~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector7~0 " "Found clock multiplexer Decoder:decoder\|Selector7~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector5~0 " "Found clock multiplexer Decoder:decoder\|Selector5~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector4~0 " "Found clock multiplexer Decoder:decoder\|Selector4~0" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576215320709 "|CPU|Decoder:decoder|Selector4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1576215320709 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ktane_mem:memory\|BlockRam:br\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ktane_mem:memory\|BlockRam:br\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter INIT_FILE set to db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576215321449 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576215321449 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576215321449 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0\"" {  } { { "IO/sec_to_sevseg.v" "Div0" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576215321449 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1\"" {  } { { "IO/sec_to_sevseg.v" "Div1" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576215321449 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576215321449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215321870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215321870 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576215321870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95t1 " "Found entity 1: altsyncram_95t1" {  } { { "db/altsyncram_95t1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_95t1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215321964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215321964 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576215322726 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576215322730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215322859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215322859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215322927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215322927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\"" {  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215323157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Instantiated megafunction \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323157 ""}  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576215323157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215323205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215323205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215323237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215323237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215323277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215323277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\"" {  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215323544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Instantiated megafunction \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215323544 ""}  } { { "IO/sec_to_sevseg.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576215323544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215323595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215323595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215323628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215323628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576215323685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215323685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576215324167 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ktane_mem:memory\|extras_mem:extras_mem\|numStrikes\[1\] ktane_mem:memory\|extras_mem:extras_mem\|leds\[1\] " "Duplicate LATCH primitive \"ktane_mem:memory\|extras_mem:extras_mem\|numStrikes\[1\]\" merged with LATCH primitive \"ktane_mem:memory\|extras_mem:extras_mem\|leds\[1\]\"" {  } { { "IO/extras_mem.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576215324216 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1576215324216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576215326087 "|CPU|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576215326087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576215326289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576215330159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/output_files/FinalProjectCPU.map.smsg " "Generated suppressed messages file C:/Users/kenne/Documents/ECE 3710 Final Project/keep_talking_and_nobody_explodes_but_for_real_life/output_files/FinalProjectCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215330354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576215330814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576215330814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3441 " "Implemented 3441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576215331214 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576215331214 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576215331214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3244 " "Implemented 3244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576215331214 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576215331214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576215331214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6364 " "Peak virtual memory: 6364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576215331268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 22:35:31 2019 " "Processing ended: Thu Dec 12 22:35:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576215331268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:03 " "Elapsed time: 00:03:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576215331268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576215331268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576215331268 ""}
