Verilator Tree Dump (format 0x3900) from <e686> to <e694>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7260 <e228> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff8c0 <e364> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff7c0 <e429> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7260]
    1:2:2:1: VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffb40 <e372> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab60ee50 <e644> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ebf0 <e641> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab5f9a20 <e451> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab5f9d40 <e454> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9bb0 <e453> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab5f9bb0 <e453> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa090 <e458> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab5f9f70 <e456> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa3e0 <e465> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab5fa2c0 <e462> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa730 <e472> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D
    1:2:2:2:3:1: VARREF 0xaaaaab5fa610 <e469> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffb40 <e372> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5faa80 <e479> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab5fa960 <e476> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fadd0 <e486> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab60b360 <e511> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fb120 <e493> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab60b480 <e516> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609a60 <e500> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab60b5a0 <e521> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffb40 <e372> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609e30 <e507> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab60b6c0 <e526> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab60e3a0 <e599> {c7af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGN 0xaaaaab6012e0 <e605> {c10ap} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:3:1: COND 0xaaaaab6013a0 <e264> {c10ar} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:3:1:1: VARREF 0xaaaaab601460 <e260> {c9an} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: CONST 0xaaaaab601580 <e261> {c10ar} @dt=0xaaaaab5ecae0@(G/w2)  2'h0
    1:2:2:2:3:1:3: SHIFTL 0xaaaaab6016c0 <e262> {c12at} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:3:1:3:1: VARREF 0xaaaaab601780 <e213> {c12ar} @dt=0xaaaaab5ecae0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:2: CONST 0xaaaaab6018a0 <e222> {c12aw} @dt=0xaaaaab5f5630@(G/sw32)  32'sh1
    1:2:2:2:3:2: VARREF 0xaaaaab6019e0 <e211> {c10an} @dt=0xaaaaab5ecae0@(G/w2)  Q [LV] => VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab60bf60 <e615> {c1ai}  _eval
    1:2:2:2:3: IF 0xaaaaab60f8f0 <e672> {c7am}
    1:2:2:2:3:1: AND 0xaaaaab60f830 <e673> {c7ao} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:3:1:1: NOT 0xaaaaab60f650 <e669> {c7ao} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0xaaaaab60f530 <e665> {c7ao} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: VARREF 0xaaaaab60f710 <e670> {c7ao} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock [RV] <- VARSCOPE 0xaaaaab60ee50 <e644> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ebf0 <e641> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2:3:2: CCALL 0xaaaaab60e530 <e634> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab60e3a0 <e599> {c7af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0xaaaaab60f470 <e660> {c2al} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:4:1: VARREF 0xaaaaab60f350 <e658> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0xaaaaab60f230 <e659> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab60ee50 <e644> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ebf0 <e641> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab60c120 <e617> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0xaaaaab60f170 <e652> {c2al} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:3:1: VARREF 0xaaaaab60ef30 <e650> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0xaaaaab60f050 <e651> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab60ee50 <e644> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ebf0 <e641> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab60e8d0 <e619> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0xaaaaab60ea60 <e621> {c1ai}  _final [SLOW]
    1:2:2:2: CFUNC 0xaaaaab602b60 <e688#> {c1ai}  _change_request
    1:2:2:2:3: CRETURN 0xaaaaab602f90 <e692#> {c1ai}
    1:2:2:2:3:1: CCALL 0xaaaaab602e80 <e693#> {c1ai} _change_request_1 => CFUNC 0xaaaaab602cf0 <e690#> {c1ai}  _change_request_1
    1:2:2:2: CFUNC 0xaaaaab602cf0 <e690#> {c1ai}  _change_request_1
    1:2:2:2:3: CHANGEDET 0xaaaaab603050 <e694#> {c1ai}
    1:2: VAR 0xaaaaab60ebf0 <e641> {c2al} @dt=0xaaaaab5f5050@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5050 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecae0 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f5630 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5050 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecae0 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f5630 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e430> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
