<stg><name>fir</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %0 ], [ %acc, %2 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i4 [ -6, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln16 = icmp eq i4 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln16, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i = add i4 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln17 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln17_1 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="4">
<![CDATA[
:9  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln21 = mul nsw i32 %x_read, 53

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc_1 = add nsw i32 %acc_0, %mul_ln21

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="4">
<![CDATA[
:9  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
:10  %sext_ln18 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln18 = mul nsw i32 %shift_reg_load, %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %acc = add nsw i32 %mul_ln18, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="40" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="41" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="4">
</dataflow>
<dataflow id="45" from="y" to="specbitsmap_ln0" fromId="39" toId="4">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="5">
</dataflow>
<dataflow id="47" from="x" to="specbitsmap_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="fir_str" to="spectopmodule_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="x" to="x_read" fromId="40" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="acc_0" fromId="55" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="br_ln16" to="acc_0" fromId="8" toId="9">
</dataflow>
<dataflow id="58" from="acc" to="acc_0" fromId="33" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="br_ln16" to="acc_0" fromId="34" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="61" from="StgValue_60" to="i_0" fromId="60" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="br_ln16" to="i_0" fromId="8" toId="10">
</dataflow>
<dataflow id="63" from="i" to="i_0" fromId="14" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="br_ln16" to="i_0" fromId="34" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="65" from="i_0" to="icmp_ln16" fromId="10" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln16" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="74" from="icmp_ln16" to="br_ln16" fromId="11" toId="13">
</dataflow>
<dataflow id="75" from="i_0" to="i" fromId="10" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="i" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="i" to="zext_ln17" fromId="14" toId="15">
</dataflow>
<dataflow id="79" from="shift_reg" to="shift_reg_addr" fromId="41" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_80" to="shift_reg_addr" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="zext_ln17" to="shift_reg_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="83" from="shift_reg_addr" to="shift_reg_load" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="i_0" to="zext_ln17_1" fromId="10" toId="18">
</dataflow>
<dataflow id="85" from="c1" to="c1_addr" fromId="42" toId="19">
</dataflow>
<dataflow id="86" from="StgValue_80" to="c1_addr" fromId="80" toId="19">
</dataflow>
<dataflow id="87" from="zext_ln17_1" to="c1_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="88" from="c1_addr" to="c1_load" fromId="19" toId="20">
</dataflow>
<dataflow id="89" from="x_read" to="mul_ln21" fromId="7" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_90" to="mul_ln21" fromId="90" toId="21">
</dataflow>
<dataflow id="92" from="acc_0" to="acc_1" fromId="9" toId="22">
</dataflow>
<dataflow id="93" from="mul_ln21" to="acc_1" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="x_read" to="store_ln22" fromId="7" toId="23">
</dataflow>
<dataflow id="96" from="StgValue_95" to="store_ln22" fromId="95" toId="23">
</dataflow>
<dataflow id="98" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln23" fromId="97" toId="24">
</dataflow>
<dataflow id="99" from="y" to="write_ln23" fromId="39" toId="24">
</dataflow>
<dataflow id="100" from="acc_1" to="write_ln23" fromId="22" toId="24">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="101" toId="26">
</dataflow>
<dataflow id="104" from="p_str" to="specloopname_ln16" fromId="103" toId="26">
</dataflow>
<dataflow id="105" from="shift_reg_addr" to="shift_reg_load" fromId="16" toId="27">
</dataflow>
<dataflow id="106" from="shift_reg" to="shift_reg_addr_1" fromId="41" toId="28">
</dataflow>
<dataflow id="107" from="StgValue_80" to="shift_reg_addr_1" fromId="80" toId="28">
</dataflow>
<dataflow id="108" from="zext_ln17_1" to="shift_reg_addr_1" fromId="18" toId="28">
</dataflow>
<dataflow id="109" from="shift_reg_load" to="store_ln17" fromId="27" toId="29">
</dataflow>
<dataflow id="110" from="shift_reg_addr_1" to="store_ln17" fromId="28" toId="29">
</dataflow>
<dataflow id="111" from="c1_addr" to="c1_load" fromId="19" toId="30">
</dataflow>
<dataflow id="112" from="c1_load" to="sext_ln18" fromId="30" toId="31">
</dataflow>
<dataflow id="113" from="shift_reg_load" to="mul_ln18" fromId="27" toId="32">
</dataflow>
<dataflow id="114" from="sext_ln18" to="mul_ln18" fromId="31" toId="32">
</dataflow>
<dataflow id="115" from="mul_ln18" to="acc" fromId="32" toId="33">
</dataflow>
<dataflow id="116" from="acc_0" to="acc" fromId="9" toId="33">
</dataflow>
<dataflow id="117" from="icmp_ln16" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
