# RISC-V_simulator

## Developers:

- Yashwardhan Singh Chandrawat(CS20b052)
-  Sala Pavan Sai Teja Kishore(CS20B035)

## PHASE_1

- The simulator supports the following RISC-V instructions:
    - add/sub
    - bne/beq
    - blt
    - j
    - lw/sw
    - li
    - addi
- The simulator supports at least 4KB of memory.
- The simulator reads in an assembly(.S), executes the instructions, and in the end display the contents of the register, and the memory.
- Language used for development Python.
