

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Mon Sep 12 11:23:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CRS_HLS
* Solution:       crs_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  16.464 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1   |        ?|        ?|         ?|          -|          -|   494|        no|
        | + spmv_2  |        ?|        ?|        14|          4|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    127|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       22|   14|    1198|   2117|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|     585|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|   14|    1783|   2411|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    6|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |BUS_A_s_axi_U                      |BUS_A_s_axi                     |       22|   0|  436|   390|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  1149|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U2   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|   578|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |       22|  14| 1198|  2117|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_191_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln25_fu_237_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln21_fu_197_p2  |      icmp|   0|  0|  11|           9|           6|
    |icmp_ln25_fu_219_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 127|         147|          74|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         10|    1|         10|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |  14|          3|    1|          3|
    |ap_phi_mux_j_1_phi_fu_161_p4  |   9|          2|   64|        128|
    |ap_phi_mux_sum_phi_fu_174_p4  |   9|          2|   64|        128|
    |i_reg_147                     |   9|          2|    9|         18|
    |j_1_reg_158                   |   9|          2|   64|        128|
    |rowDelimiters_address0        |  14|          3|    9|         27|
    |sum_reg_170                   |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 135|         28|  277|        572|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Si_reg_331               |  64|   0|   64|          0|
    |add_ln24_reg_248         |   9|   0|    9|          0|
    |add_ln25_reg_326         |  64|   0|   64|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_reg_147                |   9|   0|    9|          0|
    |icmp_ln25_reg_287        |   1|   0|    1|          0|
    |j_1_reg_158              |  64|   0|   64|          0|
    |sext_ln25_1_reg_282      |  64|   0|   64|          0|
    |sum_reg_170              |  64|   0|   64|          0|
    |tmp_begin_reg_267        |  32|   0|   32|          0|
    |val_load_reg_301         |  64|   0|   64|          0|
    |vec_load_reg_311         |  64|   0|   64|          0|
    |zext_ln21_reg_257        |   9|   0|   64|         55|
    |icmp_ln25_reg_287        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 585|  32|  577|         55|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   16|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   16|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|          spmv|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

