Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  1 16:18:31 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.421        0.000                      0                   20        0.249        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.421        0.000                      0                   20        0.249        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.963ns (55.347%)  route 1.584ns (44.653%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.254    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.803     8.391    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2_n_6
    SLICE_X1Y58          LUT5 (Prop_lut5_I4_O)        0.303     8.694 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.694    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[14]
    SLICE_X1Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.029    15.115    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.945ns (56.620%)  route 1.490ns (43.380%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.254    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.567 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.709     8.276    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2_n_4
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.306     8.582 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.582    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[16]
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.079    15.165    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.753ns (52.685%)  route 1.574ns (47.315%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.379 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.794     8.172    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_5
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.302     8.474 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.474    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[11]
    SLICE_X1Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.029    15.115    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.717ns (52.088%)  route 1.579ns (47.912%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.799     8.137    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_4
    SLICE_X2Y57          LUT5 (Prop_lut5_I4_O)        0.306     8.443 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.443    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[8]
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.081    15.167    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.867ns (58.896%)  route 1.303ns (41.104%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.254    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.493 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.522     8.015    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2_n_5
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.302     8.317 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.317    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[15]
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.081    15.167    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.849ns (58.693%)  route 1.301ns (41.307%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.474 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.521     7.994    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_6
    SLICE_X2Y57          LUT5 (Prop_lut5_I4_O)        0.303     8.297 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.297    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[10]
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.079    15.165    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.831ns (60.763%)  route 1.182ns (39.237%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.453 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.402     7.854    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_4
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.306     8.160 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.160    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[12]
    SLICE_X1Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    15.117    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.847ns (60.428%)  route 1.210ns (39.572%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.254    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.476 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.429     7.904    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__2_n_7
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.299     8.203 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.203    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[13]
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.077    15.163    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.619ns (53.232%)  route 1.422ns (46.768%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.248 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.642     7.889    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_7
    SLICE_X2Y56          LUT5 (Prop_lut5_I4_O)        0.299     8.188 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.188    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[5]
    SLICE_X2Y56          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.081    15.168    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 1.735ns (57.142%)  route 1.301ns (42.858%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.781     6.446    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.026 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.026    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.360 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.521     7.880    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry__0_n_6
    SLICE_X2Y56          LUT5 (Prop_lut5_I4_O)        0.303     8.183 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.183    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[6]
    SLICE_X2Y56          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.079    15.166    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    U_fndController/U_CLK_DIV_1KHZ/div_counter[0]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.043     1.859 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[0]
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.133     1.609    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U_fndController/U_counter_2bit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_counter_2bit/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.192ns (50.955%)  route 0.185ns (49.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    U_fndController/U_counter_2bit/clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  U_fndController/U_counter_2bit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_fndController/U_counter_2bit/count_reg[0]/Q
                         net (fo=6, routed)           0.185     1.801    U_fndController/U_counter_2bit/count[0]
    SLICE_X0Y58          LUT3 (Prop_lut3_I0_O)        0.051     1.852 r  U_fndController/U_counter_2bit/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_fndController/U_counter_2bit/count[1]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  U_fndController/U_counter_2bit/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    U_fndController/U_counter_2bit/clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  U_fndController/U_counter_2bit/count_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.107     1.582    U_fndController/U_counter_2bit/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_fndController/U_counter_2bit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_counter_2bit/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    U_fndController/U_counter_2bit/clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  U_fndController/U_counter_2bit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_fndController/U_counter_2bit/count_reg[0]/Q
                         net (fo=6, routed)           0.185     1.801    U_fndController/U_counter_2bit/count[0]
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.846 r  U_fndController/U_counter_2bit/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_fndController/U_counter_2bit/count[0]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  U_fndController/U_counter_2bit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    U_fndController/U_counter_2bit/clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  U_fndController/U_counter_2bit/count_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.092     1.567    U_fndController/U_counter_2bit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.575%)  route 0.287ns (55.425%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/Q
                         net (fo=2, routed)           0.163     1.779    U_fndController/U_CLK_DIV_1KHZ/div_counter[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_4/O
                         net (fo=17, routed)          0.124     1.948    U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_4_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I2_O)        0.045     1.993 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.993    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[16]
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.121     1.612    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.511%)  route 0.281ns (52.489%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.759    U_fndController/U_CLK_DIV_1KHZ/div_counter[3]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.162     1.966    U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_2_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.045     2.011 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.011    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[8]
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.121     1.612    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.229%)  route 0.329ns (58.771%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[9]/Q
                         net (fo=2, routed)           0.170     1.786    U_fndController/U_CLK_DIV_1KHZ/div_counter[9]
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_5/O
                         net (fo=17, routed)          0.159     1.991    U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_5_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.036    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[10]
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.121     1.612    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.502%)  route 0.317ns (55.498%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.759    U_fndController/U_CLK_DIV_1KHZ/div_counter[3]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.198     2.002    U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_2_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.045     2.047 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.047    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[6]
    SLICE_X2Y56          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.121     1.613    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.165%)  route 0.334ns (56.835%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/Q
                         net (fo=2, routed)           0.158     1.799    U_fndController/U_CLK_DIV_1KHZ/div_counter[1]
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_3/O
                         net (fo=17, routed)          0.176     2.020    U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_3_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I1_O)        0.045     2.065 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.065    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[1]
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.121     1.597    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.928%)  route 0.367ns (59.072%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.759    U_fndController/U_CLK_DIV_1KHZ/div_counter[3]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.248     2.052    U_fndController/U_CLK_DIV_1KHZ/div_counter[16]_i_2_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.045     2.097 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.097    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[7]
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.120     1.611    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.381ns (62.712%)  route 0.227ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/Q
                         net (fo=2, routed)           0.061     1.701    U_fndController/U_CLK_DIV_1KHZ/div_counter[2]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.811 r  U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry/O[1]
                         net (fo=1, routed)           0.166     1.977    U_fndController/U_CLK_DIV_1KHZ/div_counter0_carry_n_6
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.107     2.084 r  U_fndController/U_CLK_DIV_1KHZ/div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.084    U_fndController/U_CLK_DIV_1KHZ/div_counter_0[2]
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    U_fndController/U_CLK_DIV_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.121     1.597    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    U_fndController/U_CLK_DIV_1KHZ/div_counter_reg[2]/C



