

================================================================
== Vivado HLS Report for 'linear_array_array_ap_fixed_12u_linear_config12_s'
================================================================
* Date:           Sat Aug  8 08:23:13 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      234|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|      240|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op29  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op42  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 234|         52|   26|         52|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|start_out                 | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|start_write               | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,12u>,linear_config12> | return value |
|data_V_data_0_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_0_V                  |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_0_V                  |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                  data_V_data_0_V                  |    pointer   |
|data_V_data_1_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_1_V                  |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_1_V                  |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                  data_V_data_1_V                  |    pointer   |
|data_V_data_2_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_2_V                  |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_2_V                  |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                  data_V_data_2_V                  |    pointer   |
|data_V_data_3_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_3_V                  |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_3_V                  |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                  data_V_data_3_V                  |    pointer   |
|data_V_data_4_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_4_V                  |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_4_V                  |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                  data_V_data_4_V                  |    pointer   |
|data_V_data_5_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_5_V                  |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_5_V                  |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                  data_V_data_5_V                  |    pointer   |
|data_V_data_6_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_6_V                  |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_6_V                  |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                  data_V_data_6_V                  |    pointer   |
|data_V_data_7_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_7_V                  |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_7_V                  |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                  data_V_data_7_V                  |    pointer   |
|data_V_data_8_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_8_V                  |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_8_V                  |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                  data_V_data_8_V                  |    pointer   |
|data_V_data_9_V_dout      |  in |   27|   ap_fifo  |                  data_V_data_9_V                  |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                  data_V_data_9_V                  |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                  data_V_data_9_V                  |    pointer   |
|data_V_data_10_V_dout     |  in |   27|   ap_fifo  |                  data_V_data_10_V                 |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_10_V                 |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                  data_V_data_10_V                 |    pointer   |
|data_V_data_11_V_dout     |  in |   27|   ap_fifo  |                  data_V_data_11_V                 |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_11_V                 |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                  data_V_data_11_V                 |    pointer   |
|res_V_data_0_V_din        | out |   27|   ap_fifo  |                   res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                   res_V_data_0_V                  |    pointer   |
|res_V_data_1_V_din        | out |   27|   ap_fifo  |                   res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                   res_V_data_1_V                  |    pointer   |
|res_V_data_2_V_din        | out |   27|   ap_fifo  |                   res_V_data_2_V                  |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_2_V                  |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                   res_V_data_2_V                  |    pointer   |
|res_V_data_3_V_din        | out |   27|   ap_fifo  |                   res_V_data_3_V                  |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_3_V                  |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                   res_V_data_3_V                  |    pointer   |
|res_V_data_4_V_din        | out |   27|   ap_fifo  |                   res_V_data_4_V                  |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_4_V                  |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                   res_V_data_4_V                  |    pointer   |
|res_V_data_5_V_din        | out |   27|   ap_fifo  |                   res_V_data_5_V                  |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_5_V                  |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                   res_V_data_5_V                  |    pointer   |
|res_V_data_6_V_din        | out |   27|   ap_fifo  |                   res_V_data_6_V                  |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_6_V                  |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                   res_V_data_6_V                  |    pointer   |
|res_V_data_7_V_din        | out |   27|   ap_fifo  |                   res_V_data_7_V                  |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_7_V                  |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                   res_V_data_7_V                  |    pointer   |
|res_V_data_8_V_din        | out |   27|   ap_fifo  |                   res_V_data_8_V                  |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_8_V                  |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                   res_V_data_8_V                  |    pointer   |
|res_V_data_9_V_din        | out |   27|   ap_fifo  |                   res_V_data_9_V                  |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                   res_V_data_9_V                  |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                   res_V_data_9_V                  |    pointer   |
|res_V_data_10_V_din       | out |   27|   ap_fifo  |                  res_V_data_10_V                  |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_10_V                  |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                  res_V_data_10_V                  |    pointer   |
|res_V_data_11_V_din       | out |   27|   ap_fifo  |                  res_V_data_11_V                  |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_11_V                  |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                  res_V_data_11_V                  |    pointer   |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:38]   --->   Operation 26 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:38]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:39]   --->   Operation 28 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.45ns)   --->   "%empty = call { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %data_V_data_0_V, i27* %data_V_data_1_V, i27* %data_V_data_2_V, i27* %data_V_data_3_V, i27* %data_V_data_4_V, i27* %data_V_data_5_V, i27* %data_V_data_6_V, i27* %data_V_data_7_V, i27* %data_V_data_8_V, i27* %data_V_data_9_V, i27* %data_V_data_10_V, i27* %data_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 30 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 31 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 32 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 3" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 33 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 34 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 5" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 35 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 6" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 36 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 7" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 37 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 8" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 38 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 9" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 39 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 10" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 40 'extractvalue' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %empty, 11" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 41 'extractvalue' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %res_V_data_0_V, i27* %res_V_data_1_V, i27* %res_V_data_2_V, i27* %res_V_data_3_V, i27* %res_V_data_4_V, i27* %res_V_data_5_V, i27* %res_V_data_6_V, i27* %res_V_data_7_V, i27* %res_V_data_8_V, i27* %res_V_data_9_V, i27* %res_V_data_10_V, i27* %res_V_data_11_V, i27 %tmp_data_0_V, i27 %tmp_data_1_V, i27 %tmp_data_2_V, i27 %tmp_data_3_V, i27 %tmp_data_4_V, i27 %tmp_data_5_V, i27 %tmp_data_6_V, i27 %tmp_data_7_V, i27 %tmp_data_8_V, i27 %tmp_data_9_V, i27 %tmp_data_10_V, i27 %tmp_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:50]   --->   Operation 42 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str23, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'specregionend' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specloopname_ln38 (specloopname   ) [ 00]
tmp               (specregionbegin) [ 00]
specpipeline_ln39 (specpipeline   ) [ 00]
empty             (read           ) [ 00]
tmp_data_0_V      (extractvalue   ) [ 00]
tmp_data_1_V      (extractvalue   ) [ 00]
tmp_data_2_V      (extractvalue   ) [ 00]
tmp_data_3_V      (extractvalue   ) [ 00]
tmp_data_4_V      (extractvalue   ) [ 00]
tmp_data_5_V      (extractvalue   ) [ 00]
tmp_data_6_V      (extractvalue   ) [ 00]
tmp_data_7_V      (extractvalue   ) [ 00]
tmp_data_8_V      (extractvalue   ) [ 00]
tmp_data_9_V      (extractvalue   ) [ 00]
tmp_data_10_V     (extractvalue   ) [ 00]
tmp_data_11_V     (extractvalue   ) [ 00]
write_ln50        (write          ) [ 00]
empty_147         (specregionend  ) [ 00]
ret_ln52          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="empty_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="324" slack="0"/>
<pin id="82" dir="0" index="1" bw="27" slack="0"/>
<pin id="83" dir="0" index="2" bw="27" slack="0"/>
<pin id="84" dir="0" index="3" bw="27" slack="0"/>
<pin id="85" dir="0" index="4" bw="27" slack="0"/>
<pin id="86" dir="0" index="5" bw="27" slack="0"/>
<pin id="87" dir="0" index="6" bw="27" slack="0"/>
<pin id="88" dir="0" index="7" bw="27" slack="0"/>
<pin id="89" dir="0" index="8" bw="27" slack="0"/>
<pin id="90" dir="0" index="9" bw="27" slack="0"/>
<pin id="91" dir="0" index="10" bw="27" slack="0"/>
<pin id="92" dir="0" index="11" bw="27" slack="0"/>
<pin id="93" dir="0" index="12" bw="27" slack="0"/>
<pin id="94" dir="1" index="13" bw="324" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln50_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="27" slack="0"/>
<pin id="111" dir="0" index="2" bw="27" slack="0"/>
<pin id="112" dir="0" index="3" bw="27" slack="0"/>
<pin id="113" dir="0" index="4" bw="27" slack="0"/>
<pin id="114" dir="0" index="5" bw="27" slack="0"/>
<pin id="115" dir="0" index="6" bw="27" slack="0"/>
<pin id="116" dir="0" index="7" bw="27" slack="0"/>
<pin id="117" dir="0" index="8" bw="27" slack="0"/>
<pin id="118" dir="0" index="9" bw="27" slack="0"/>
<pin id="119" dir="0" index="10" bw="27" slack="0"/>
<pin id="120" dir="0" index="11" bw="27" slack="0"/>
<pin id="121" dir="0" index="12" bw="27" slack="0"/>
<pin id="122" dir="0" index="13" bw="27" slack="0"/>
<pin id="123" dir="0" index="14" bw="27" slack="0"/>
<pin id="124" dir="0" index="15" bw="27" slack="0"/>
<pin id="125" dir="0" index="16" bw="27" slack="0"/>
<pin id="126" dir="0" index="17" bw="27" slack="0"/>
<pin id="127" dir="0" index="18" bw="27" slack="0"/>
<pin id="128" dir="0" index="19" bw="27" slack="0"/>
<pin id="129" dir="0" index="20" bw="27" slack="0"/>
<pin id="130" dir="0" index="21" bw="27" slack="0"/>
<pin id="131" dir="0" index="22" bw="27" slack="0"/>
<pin id="132" dir="0" index="23" bw="27" slack="0"/>
<pin id="133" dir="0" index="24" bw="27" slack="0"/>
<pin id="134" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_data_0_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="324" slack="0"/>
<pin id="150" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_data_1_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="324" slack="0"/>
<pin id="155" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_data_2_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="324" slack="0"/>
<pin id="160" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_data_3_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="324" slack="0"/>
<pin id="165" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_data_4_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="324" slack="0"/>
<pin id="170" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_data_5_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="324" slack="0"/>
<pin id="175" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_data_6_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="324" slack="0"/>
<pin id="180" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_data_7_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="324" slack="0"/>
<pin id="185" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_data_8_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="324" slack="0"/>
<pin id="190" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_data_9_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="324" slack="0"/>
<pin id="195" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_data_10_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="324" slack="0"/>
<pin id="200" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_11_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="324" slack="0"/>
<pin id="205" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="74" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="80" pin=11"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="80" pin=12"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="108" pin=11"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="108" pin=12"/></net>

<net id="151"><net_src comp="80" pin="13"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="108" pin=13"/></net>

<net id="156"><net_src comp="80" pin="13"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="108" pin=14"/></net>

<net id="161"><net_src comp="80" pin="13"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="108" pin=15"/></net>

<net id="166"><net_src comp="80" pin="13"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="108" pin=16"/></net>

<net id="171"><net_src comp="80" pin="13"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="108" pin=17"/></net>

<net id="176"><net_src comp="80" pin="13"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="108" pin=18"/></net>

<net id="181"><net_src comp="80" pin="13"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="108" pin=19"/></net>

<net id="186"><net_src comp="80" pin="13"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="108" pin=20"/></net>

<net id="191"><net_src comp="80" pin="13"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="108" pin=21"/></net>

<net id="196"><net_src comp="80" pin="13"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="108" pin=22"/></net>

<net id="201"><net_src comp="80" pin="13"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="108" pin=23"/></net>

<net id="206"><net_src comp="80" pin="13"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="108" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {1 }
	Port: res_V_data_1_V | {1 }
	Port: res_V_data_2_V | {1 }
	Port: res_V_data_3_V | {1 }
	Port: res_V_data_4_V | {1 }
	Port: res_V_data_5_V | {1 }
	Port: res_V_data_6_V | {1 }
	Port: res_V_data_7_V | {1 }
	Port: res_V_data_8_V | {1 }
	Port: res_V_data_9_V | {1 }
	Port: res_V_data_10_V | {1 }
	Port: res_V_data_11_V | {1 }
 - Input state : 
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_0_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_1_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_2_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_3_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_4_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_5_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_6_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_7_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_8_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_9_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_10_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : data_V_data_11_V | {1 }
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_0_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_1_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_2_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_3_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_4_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_5_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_6_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_7_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_8_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_9_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_10_V | {}
	Port: linear<array,array<ap_fixed,12u>,linear_config12> : res_V_data_11_V | {}
  - Chain level:
	State 1
		write_ln50 : 1
		empty_147 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |     empty_read_fu_80    |
|----------|-------------------------|
|   write  | write_ln50_write_fu_108 |
|----------|-------------------------|
|          |   tmp_data_0_V_fu_148   |
|          |   tmp_data_1_V_fu_153   |
|          |   tmp_data_2_V_fu_158   |
|          |   tmp_data_3_V_fu_163   |
|          |   tmp_data_4_V_fu_168   |
|extractvalue|   tmp_data_5_V_fu_173   |
|          |   tmp_data_6_V_fu_178   |
|          |   tmp_data_7_V_fu_183   |
|          |   tmp_data_8_V_fu_188   |
|          |   tmp_data_9_V_fu_193   |
|          |   tmp_data_10_V_fu_198  |
|          |   tmp_data_11_V_fu_203  |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
