{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667654302728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667654302729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  5 14:18:22 2022 " "Processing started: Sat Nov  5 14:18:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667654302729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667654302729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667654302729 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667654302879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667654303199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667654303201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667654303202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667654303203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667654303204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_ALU_pkg " "Found design unit 1: componentes_ALU_pkg" {  } { { "../CODIGO/componentes_ALU_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667654303205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \")\", or \",\" alu.vhd(39) " "VHDL syntax error at alu.vhd(39) near text \"when\";  expecting \")\", or \",\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator alu.vhd(39) " "VHDL syntax error at alu.vhd(39) near text \"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \")\", or \",\" alu.vhd(40) " "VHDL syntax error at alu.vhd(40) near text \"when\";  expecting \")\", or \",\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator alu.vhd(40) " "VHDL syntax error at alu.vhd(40) near text \"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \")\", or \",\" alu.vhd(41) " "VHDL syntax error at alu.vhd(41) near text \"when\";  expecting \")\", or \",\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" alu.vhd(41) " "VHDL syntax error at alu.vhd(41) near text \")\";  expecting \";\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator alu.vhd(41) " "VHDL syntax error at alu.vhd(41) near text \"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator" {  } { { "../CODIGO/alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667654303207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667654303207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 7 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667654303257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov  5 14:18:23 2022 " "Processing ended: Sat Nov  5 14:18:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667654303257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667654303257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667654303257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667654303257 ""}
