
C:\Attolic Projects\grbl\Debug\grbl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d804  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b8c  0800d8c4  0800d8c4  0001d8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800e450  0800e450  0001e450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800e454  0800e454  0001e454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  0800e458  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000b74  2000007c  0800e4d4  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  20000bf0  0800e4d4  00020bf0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017c04  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003a77  00000000  00000000  00037ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e98  00000000  00000000  0003b720  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d48  00000000  00000000  0003c5b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000077ee  00000000  00000000  0003d300  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004481  00000000  00000000  00044aee  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00048f6f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003928  00000000  00000000  00048fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d8ac 	.word	0x0800d8ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	0800d8ac 	.word	0x0800d8ac

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cdrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c10      	adds	r0, r2, #0
 8000238:	4662      	mov	r2, ip
 800023a:	468c      	mov	ip, r1
 800023c:	1c19      	adds	r1, r3, #0
 800023e:	4663      	mov	r3, ip
 8000240:	e000      	b.n	8000244 <__aeabi_cdcmpeq>
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdcmpeq>:
 8000244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000246:	f001 fe91 	bl	8001f6c <__ledf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	d401      	bmi.n	8000252 <__aeabi_cdcmpeq+0xe>
 800024e:	2100      	movs	r1, #0
 8000250:	42c8      	cmn	r0, r1
 8000252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000254 <__aeabi_dcmpeq>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f001 fdeb 	bl	8001e30 <__eqdf2>
 800025a:	4240      	negs	r0, r0
 800025c:	3001      	adds	r0, #1
 800025e:	bd10      	pop	{r4, pc}

08000260 <__aeabi_dcmplt>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 fe83 	bl	8001f6c <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	db01      	blt.n	800026e <__aeabi_dcmplt+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmple>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 fe79 	bl	8001f6c <__ledf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dd01      	ble.n	8000282 <__aeabi_dcmple+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpgt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 fe0b 	bl	8001ea4 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	dc01      	bgt.n	8000296 <__aeabi_dcmpgt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_dcmpge>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f001 fe01 	bl	8001ea4 <__gedf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	da01      	bge.n	80002aa <__aeabi_dcmpge+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)

080002b0 <__aeabi_cfrcmple>:
 80002b0:	4684      	mov	ip, r0
 80002b2:	1c08      	adds	r0, r1, #0
 80002b4:	4661      	mov	r1, ip
 80002b6:	e7ff      	b.n	80002b8 <__aeabi_cfcmpeq>

080002b8 <__aeabi_cfcmpeq>:
 80002b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002ba:	f000 fba9 	bl	8000a10 <__lesf2>
 80002be:	2800      	cmp	r0, #0
 80002c0:	d401      	bmi.n	80002c6 <__aeabi_cfcmpeq+0xe>
 80002c2:	2100      	movs	r1, #0
 80002c4:	42c8      	cmn	r0, r1
 80002c6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002c8 <__aeabi_fcmpeq>:
 80002c8:	b510      	push	{r4, lr}
 80002ca:	f000 fb3b 	bl	8000944 <__eqsf2>
 80002ce:	4240      	negs	r0, r0
 80002d0:	3001      	adds	r0, #1
 80002d2:	bd10      	pop	{r4, pc}

080002d4 <__aeabi_fcmplt>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 fb9b 	bl	8000a10 <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	db01      	blt.n	80002e2 <__aeabi_fcmplt+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmple>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 fb91 	bl	8000a10 <__lesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dd01      	ble.n	80002f6 <__aeabi_fcmple+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpgt>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 fb47 	bl	8000990 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	dc01      	bgt.n	800030a <__aeabi_fcmpgt+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__aeabi_fcmpge>:
 8000310:	b510      	push	{r4, lr}
 8000312:	f000 fb3d 	bl	8000990 <__gesf2>
 8000316:	2800      	cmp	r0, #0
 8000318:	da01      	bge.n	800031e <__aeabi_fcmpge+0xe>
 800031a:	2000      	movs	r0, #0
 800031c:	bd10      	pop	{r4, pc}
 800031e:	2001      	movs	r0, #1
 8000320:	bd10      	pop	{r4, pc}
 8000322:	46c0      	nop			; (mov r8, r8)

08000324 <__aeabi_f2uiz>:
 8000324:	219e      	movs	r1, #158	; 0x9e
 8000326:	b510      	push	{r4, lr}
 8000328:	05c9      	lsls	r1, r1, #23
 800032a:	1c04      	adds	r4, r0, #0
 800032c:	f7ff fff0 	bl	8000310 <__aeabi_fcmpge>
 8000330:	2800      	cmp	r0, #0
 8000332:	d103      	bne.n	800033c <__aeabi_f2uiz+0x18>
 8000334:	1c20      	adds	r0, r4, #0
 8000336:	f000 fe81 	bl	800103c <__aeabi_f2iz>
 800033a:	bd10      	pop	{r4, pc}
 800033c:	219e      	movs	r1, #158	; 0x9e
 800033e:	1c20      	adds	r0, r4, #0
 8000340:	05c9      	lsls	r1, r1, #23
 8000342:	f000 fcc7 	bl	8000cd4 <__aeabi_fsub>
 8000346:	f000 fe79 	bl	800103c <__aeabi_f2iz>
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	061b      	lsls	r3, r3, #24
 800034e:	469c      	mov	ip, r3
 8000350:	4460      	add	r0, ip
 8000352:	e7f2      	b.n	800033a <__aeabi_f2uiz+0x16>

08000354 <__aeabi_d2uiz>:
 8000354:	b570      	push	{r4, r5, r6, lr}
 8000356:	2200      	movs	r2, #0
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <__aeabi_d2uiz+0x38>)
 800035a:	0004      	movs	r4, r0
 800035c:	000d      	movs	r5, r1
 800035e:	f7ff ff9d 	bl	800029c <__aeabi_dcmpge>
 8000362:	2800      	cmp	r0, #0
 8000364:	d104      	bne.n	8000370 <__aeabi_d2uiz+0x1c>
 8000366:	0020      	movs	r0, r4
 8000368:	0029      	movs	r1, r5
 800036a:	f002 f977 	bl	800265c <__aeabi_d2iz>
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <__aeabi_d2uiz+0x38>)
 8000372:	2200      	movs	r2, #0
 8000374:	0020      	movs	r0, r4
 8000376:	0029      	movs	r1, r5
 8000378:	f001 fe5a 	bl	8002030 <__aeabi_dsub>
 800037c:	f002 f96e 	bl	800265c <__aeabi_d2iz>
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	061b      	lsls	r3, r3, #24
 8000384:	469c      	mov	ip, r3
 8000386:	4460      	add	r0, ip
 8000388:	e7f1      	b.n	800036e <__aeabi_d2uiz+0x1a>
 800038a:	46c0      	nop			; (mov r8, r8)
 800038c:	41e00000 	.word	0x41e00000

08000390 <__aeabi_fadd>:
 8000390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000392:	46c6      	mov	lr, r8
 8000394:	024e      	lsls	r6, r1, #9
 8000396:	0247      	lsls	r7, r0, #9
 8000398:	0a76      	lsrs	r6, r6, #9
 800039a:	0a7b      	lsrs	r3, r7, #9
 800039c:	0044      	lsls	r4, r0, #1
 800039e:	0fc5      	lsrs	r5, r0, #31
 80003a0:	00f7      	lsls	r7, r6, #3
 80003a2:	0048      	lsls	r0, r1, #1
 80003a4:	4698      	mov	r8, r3
 80003a6:	b500      	push	{lr}
 80003a8:	0e24      	lsrs	r4, r4, #24
 80003aa:	002a      	movs	r2, r5
 80003ac:	00db      	lsls	r3, r3, #3
 80003ae:	0e00      	lsrs	r0, r0, #24
 80003b0:	0fc9      	lsrs	r1, r1, #31
 80003b2:	46bc      	mov	ip, r7
 80003b4:	428d      	cmp	r5, r1
 80003b6:	d067      	beq.n	8000488 <__aeabi_fadd+0xf8>
 80003b8:	1a22      	subs	r2, r4, r0
 80003ba:	2a00      	cmp	r2, #0
 80003bc:	dc00      	bgt.n	80003c0 <__aeabi_fadd+0x30>
 80003be:	e0a5      	b.n	800050c <__aeabi_fadd+0x17c>
 80003c0:	2800      	cmp	r0, #0
 80003c2:	d13a      	bne.n	800043a <__aeabi_fadd+0xaa>
 80003c4:	2f00      	cmp	r7, #0
 80003c6:	d100      	bne.n	80003ca <__aeabi_fadd+0x3a>
 80003c8:	e093      	b.n	80004f2 <__aeabi_fadd+0x162>
 80003ca:	1e51      	subs	r1, r2, #1
 80003cc:	2900      	cmp	r1, #0
 80003ce:	d000      	beq.n	80003d2 <__aeabi_fadd+0x42>
 80003d0:	e0bc      	b.n	800054c <__aeabi_fadd+0x1bc>
 80003d2:	2401      	movs	r4, #1
 80003d4:	1bdb      	subs	r3, r3, r7
 80003d6:	015a      	lsls	r2, r3, #5
 80003d8:	d546      	bpl.n	8000468 <__aeabi_fadd+0xd8>
 80003da:	019b      	lsls	r3, r3, #6
 80003dc:	099e      	lsrs	r6, r3, #6
 80003de:	0030      	movs	r0, r6
 80003e0:	f002 fa4c 	bl	800287c <__clzsi2>
 80003e4:	3805      	subs	r0, #5
 80003e6:	4086      	lsls	r6, r0
 80003e8:	4284      	cmp	r4, r0
 80003ea:	dd00      	ble.n	80003ee <__aeabi_fadd+0x5e>
 80003ec:	e09d      	b.n	800052a <__aeabi_fadd+0x19a>
 80003ee:	1b04      	subs	r4, r0, r4
 80003f0:	0032      	movs	r2, r6
 80003f2:	2020      	movs	r0, #32
 80003f4:	3401      	adds	r4, #1
 80003f6:	40e2      	lsrs	r2, r4
 80003f8:	1b04      	subs	r4, r0, r4
 80003fa:	40a6      	lsls	r6, r4
 80003fc:	0033      	movs	r3, r6
 80003fe:	1e5e      	subs	r6, r3, #1
 8000400:	41b3      	sbcs	r3, r6
 8000402:	2400      	movs	r4, #0
 8000404:	4313      	orrs	r3, r2
 8000406:	075a      	lsls	r2, r3, #29
 8000408:	d004      	beq.n	8000414 <__aeabi_fadd+0x84>
 800040a:	220f      	movs	r2, #15
 800040c:	401a      	ands	r2, r3
 800040e:	2a04      	cmp	r2, #4
 8000410:	d000      	beq.n	8000414 <__aeabi_fadd+0x84>
 8000412:	3304      	adds	r3, #4
 8000414:	015a      	lsls	r2, r3, #5
 8000416:	d529      	bpl.n	800046c <__aeabi_fadd+0xdc>
 8000418:	3401      	adds	r4, #1
 800041a:	2cff      	cmp	r4, #255	; 0xff
 800041c:	d100      	bne.n	8000420 <__aeabi_fadd+0x90>
 800041e:	e081      	b.n	8000524 <__aeabi_fadd+0x194>
 8000420:	002a      	movs	r2, r5
 8000422:	019b      	lsls	r3, r3, #6
 8000424:	0a5b      	lsrs	r3, r3, #9
 8000426:	b2e4      	uxtb	r4, r4
 8000428:	025b      	lsls	r3, r3, #9
 800042a:	05e4      	lsls	r4, r4, #23
 800042c:	0a58      	lsrs	r0, r3, #9
 800042e:	07d2      	lsls	r2, r2, #31
 8000430:	4320      	orrs	r0, r4
 8000432:	4310      	orrs	r0, r2
 8000434:	bc04      	pop	{r2}
 8000436:	4690      	mov	r8, r2
 8000438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800043a:	2cff      	cmp	r4, #255	; 0xff
 800043c:	d0e3      	beq.n	8000406 <__aeabi_fadd+0x76>
 800043e:	2180      	movs	r1, #128	; 0x80
 8000440:	0038      	movs	r0, r7
 8000442:	04c9      	lsls	r1, r1, #19
 8000444:	4308      	orrs	r0, r1
 8000446:	4684      	mov	ip, r0
 8000448:	2a1b      	cmp	r2, #27
 800044a:	dd00      	ble.n	800044e <__aeabi_fadd+0xbe>
 800044c:	e082      	b.n	8000554 <__aeabi_fadd+0x1c4>
 800044e:	2020      	movs	r0, #32
 8000450:	4661      	mov	r1, ip
 8000452:	40d1      	lsrs	r1, r2
 8000454:	1a82      	subs	r2, r0, r2
 8000456:	4660      	mov	r0, ip
 8000458:	4090      	lsls	r0, r2
 800045a:	0002      	movs	r2, r0
 800045c:	1e50      	subs	r0, r2, #1
 800045e:	4182      	sbcs	r2, r0
 8000460:	430a      	orrs	r2, r1
 8000462:	1a9b      	subs	r3, r3, r2
 8000464:	015a      	lsls	r2, r3, #5
 8000466:	d4b8      	bmi.n	80003da <__aeabi_fadd+0x4a>
 8000468:	075a      	lsls	r2, r3, #29
 800046a:	d1ce      	bne.n	800040a <__aeabi_fadd+0x7a>
 800046c:	08de      	lsrs	r6, r3, #3
 800046e:	002a      	movs	r2, r5
 8000470:	2cff      	cmp	r4, #255	; 0xff
 8000472:	d13a      	bne.n	80004ea <__aeabi_fadd+0x15a>
 8000474:	2e00      	cmp	r6, #0
 8000476:	d100      	bne.n	800047a <__aeabi_fadd+0xea>
 8000478:	e0ae      	b.n	80005d8 <__aeabi_fadd+0x248>
 800047a:	2380      	movs	r3, #128	; 0x80
 800047c:	03db      	lsls	r3, r3, #15
 800047e:	4333      	orrs	r3, r6
 8000480:	025b      	lsls	r3, r3, #9
 8000482:	0a5b      	lsrs	r3, r3, #9
 8000484:	24ff      	movs	r4, #255	; 0xff
 8000486:	e7cf      	b.n	8000428 <__aeabi_fadd+0x98>
 8000488:	1a21      	subs	r1, r4, r0
 800048a:	2900      	cmp	r1, #0
 800048c:	dd52      	ble.n	8000534 <__aeabi_fadd+0x1a4>
 800048e:	2800      	cmp	r0, #0
 8000490:	d031      	beq.n	80004f6 <__aeabi_fadd+0x166>
 8000492:	2cff      	cmp	r4, #255	; 0xff
 8000494:	d0b7      	beq.n	8000406 <__aeabi_fadd+0x76>
 8000496:	2080      	movs	r0, #128	; 0x80
 8000498:	003e      	movs	r6, r7
 800049a:	04c0      	lsls	r0, r0, #19
 800049c:	4306      	orrs	r6, r0
 800049e:	46b4      	mov	ip, r6
 80004a0:	291b      	cmp	r1, #27
 80004a2:	dd00      	ble.n	80004a6 <__aeabi_fadd+0x116>
 80004a4:	e0aa      	b.n	80005fc <__aeabi_fadd+0x26c>
 80004a6:	2620      	movs	r6, #32
 80004a8:	4660      	mov	r0, ip
 80004aa:	40c8      	lsrs	r0, r1
 80004ac:	1a71      	subs	r1, r6, r1
 80004ae:	4666      	mov	r6, ip
 80004b0:	408e      	lsls	r6, r1
 80004b2:	0031      	movs	r1, r6
 80004b4:	1e4e      	subs	r6, r1, #1
 80004b6:	41b1      	sbcs	r1, r6
 80004b8:	4301      	orrs	r1, r0
 80004ba:	185b      	adds	r3, r3, r1
 80004bc:	0159      	lsls	r1, r3, #5
 80004be:	d5d3      	bpl.n	8000468 <__aeabi_fadd+0xd8>
 80004c0:	3401      	adds	r4, #1
 80004c2:	2cff      	cmp	r4, #255	; 0xff
 80004c4:	d100      	bne.n	80004c8 <__aeabi_fadd+0x138>
 80004c6:	e087      	b.n	80005d8 <__aeabi_fadd+0x248>
 80004c8:	2201      	movs	r2, #1
 80004ca:	4978      	ldr	r1, [pc, #480]	; (80006ac <__aeabi_fadd+0x31c>)
 80004cc:	401a      	ands	r2, r3
 80004ce:	085b      	lsrs	r3, r3, #1
 80004d0:	400b      	ands	r3, r1
 80004d2:	4313      	orrs	r3, r2
 80004d4:	e797      	b.n	8000406 <__aeabi_fadd+0x76>
 80004d6:	2c00      	cmp	r4, #0
 80004d8:	d000      	beq.n	80004dc <__aeabi_fadd+0x14c>
 80004da:	e0a7      	b.n	800062c <__aeabi_fadd+0x29c>
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d000      	beq.n	80004e2 <__aeabi_fadd+0x152>
 80004e0:	e0b6      	b.n	8000650 <__aeabi_fadd+0x2c0>
 80004e2:	1e3b      	subs	r3, r7, #0
 80004e4:	d162      	bne.n	80005ac <__aeabi_fadd+0x21c>
 80004e6:	2600      	movs	r6, #0
 80004e8:	2200      	movs	r2, #0
 80004ea:	0273      	lsls	r3, r6, #9
 80004ec:	0a5b      	lsrs	r3, r3, #9
 80004ee:	b2e4      	uxtb	r4, r4
 80004f0:	e79a      	b.n	8000428 <__aeabi_fadd+0x98>
 80004f2:	0014      	movs	r4, r2
 80004f4:	e787      	b.n	8000406 <__aeabi_fadd+0x76>
 80004f6:	2f00      	cmp	r7, #0
 80004f8:	d04d      	beq.n	8000596 <__aeabi_fadd+0x206>
 80004fa:	1e48      	subs	r0, r1, #1
 80004fc:	2800      	cmp	r0, #0
 80004fe:	d157      	bne.n	80005b0 <__aeabi_fadd+0x220>
 8000500:	4463      	add	r3, ip
 8000502:	2401      	movs	r4, #1
 8000504:	015a      	lsls	r2, r3, #5
 8000506:	d5af      	bpl.n	8000468 <__aeabi_fadd+0xd8>
 8000508:	2402      	movs	r4, #2
 800050a:	e7dd      	b.n	80004c8 <__aeabi_fadd+0x138>
 800050c:	2a00      	cmp	r2, #0
 800050e:	d124      	bne.n	800055a <__aeabi_fadd+0x1ca>
 8000510:	1c62      	adds	r2, r4, #1
 8000512:	b2d2      	uxtb	r2, r2
 8000514:	2a01      	cmp	r2, #1
 8000516:	ddde      	ble.n	80004d6 <__aeabi_fadd+0x146>
 8000518:	1bde      	subs	r6, r3, r7
 800051a:	0172      	lsls	r2, r6, #5
 800051c:	d535      	bpl.n	800058a <__aeabi_fadd+0x1fa>
 800051e:	1afe      	subs	r6, r7, r3
 8000520:	000d      	movs	r5, r1
 8000522:	e75c      	b.n	80003de <__aeabi_fadd+0x4e>
 8000524:	002a      	movs	r2, r5
 8000526:	2300      	movs	r3, #0
 8000528:	e77e      	b.n	8000428 <__aeabi_fadd+0x98>
 800052a:	0033      	movs	r3, r6
 800052c:	4a60      	ldr	r2, [pc, #384]	; (80006b0 <__aeabi_fadd+0x320>)
 800052e:	1a24      	subs	r4, r4, r0
 8000530:	4013      	ands	r3, r2
 8000532:	e768      	b.n	8000406 <__aeabi_fadd+0x76>
 8000534:	2900      	cmp	r1, #0
 8000536:	d163      	bne.n	8000600 <__aeabi_fadd+0x270>
 8000538:	1c61      	adds	r1, r4, #1
 800053a:	b2c8      	uxtb	r0, r1
 800053c:	2801      	cmp	r0, #1
 800053e:	dd4e      	ble.n	80005de <__aeabi_fadd+0x24e>
 8000540:	29ff      	cmp	r1, #255	; 0xff
 8000542:	d049      	beq.n	80005d8 <__aeabi_fadd+0x248>
 8000544:	4463      	add	r3, ip
 8000546:	085b      	lsrs	r3, r3, #1
 8000548:	000c      	movs	r4, r1
 800054a:	e75c      	b.n	8000406 <__aeabi_fadd+0x76>
 800054c:	2aff      	cmp	r2, #255	; 0xff
 800054e:	d041      	beq.n	80005d4 <__aeabi_fadd+0x244>
 8000550:	000a      	movs	r2, r1
 8000552:	e779      	b.n	8000448 <__aeabi_fadd+0xb8>
 8000554:	2201      	movs	r2, #1
 8000556:	1a9b      	subs	r3, r3, r2
 8000558:	e784      	b.n	8000464 <__aeabi_fadd+0xd4>
 800055a:	2c00      	cmp	r4, #0
 800055c:	d01d      	beq.n	800059a <__aeabi_fadd+0x20a>
 800055e:	28ff      	cmp	r0, #255	; 0xff
 8000560:	d022      	beq.n	80005a8 <__aeabi_fadd+0x218>
 8000562:	2480      	movs	r4, #128	; 0x80
 8000564:	04e4      	lsls	r4, r4, #19
 8000566:	4252      	negs	r2, r2
 8000568:	4323      	orrs	r3, r4
 800056a:	2a1b      	cmp	r2, #27
 800056c:	dd00      	ble.n	8000570 <__aeabi_fadd+0x1e0>
 800056e:	e08a      	b.n	8000686 <__aeabi_fadd+0x2f6>
 8000570:	001c      	movs	r4, r3
 8000572:	2520      	movs	r5, #32
 8000574:	40d4      	lsrs	r4, r2
 8000576:	1aaa      	subs	r2, r5, r2
 8000578:	4093      	lsls	r3, r2
 800057a:	1e5a      	subs	r2, r3, #1
 800057c:	4193      	sbcs	r3, r2
 800057e:	4323      	orrs	r3, r4
 8000580:	4662      	mov	r2, ip
 8000582:	0004      	movs	r4, r0
 8000584:	1ad3      	subs	r3, r2, r3
 8000586:	000d      	movs	r5, r1
 8000588:	e725      	b.n	80003d6 <__aeabi_fadd+0x46>
 800058a:	2e00      	cmp	r6, #0
 800058c:	d000      	beq.n	8000590 <__aeabi_fadd+0x200>
 800058e:	e726      	b.n	80003de <__aeabi_fadd+0x4e>
 8000590:	2200      	movs	r2, #0
 8000592:	2400      	movs	r4, #0
 8000594:	e7a9      	b.n	80004ea <__aeabi_fadd+0x15a>
 8000596:	000c      	movs	r4, r1
 8000598:	e735      	b.n	8000406 <__aeabi_fadd+0x76>
 800059a:	2b00      	cmp	r3, #0
 800059c:	d04d      	beq.n	800063a <__aeabi_fadd+0x2aa>
 800059e:	43d2      	mvns	r2, r2
 80005a0:	2a00      	cmp	r2, #0
 80005a2:	d0ed      	beq.n	8000580 <__aeabi_fadd+0x1f0>
 80005a4:	28ff      	cmp	r0, #255	; 0xff
 80005a6:	d1e0      	bne.n	800056a <__aeabi_fadd+0x1da>
 80005a8:	4663      	mov	r3, ip
 80005aa:	24ff      	movs	r4, #255	; 0xff
 80005ac:	000d      	movs	r5, r1
 80005ae:	e72a      	b.n	8000406 <__aeabi_fadd+0x76>
 80005b0:	29ff      	cmp	r1, #255	; 0xff
 80005b2:	d00f      	beq.n	80005d4 <__aeabi_fadd+0x244>
 80005b4:	0001      	movs	r1, r0
 80005b6:	e773      	b.n	80004a0 <__aeabi_fadd+0x110>
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d061      	beq.n	8000680 <__aeabi_fadd+0x2f0>
 80005bc:	24ff      	movs	r4, #255	; 0xff
 80005be:	2f00      	cmp	r7, #0
 80005c0:	d100      	bne.n	80005c4 <__aeabi_fadd+0x234>
 80005c2:	e720      	b.n	8000406 <__aeabi_fadd+0x76>
 80005c4:	2280      	movs	r2, #128	; 0x80
 80005c6:	4641      	mov	r1, r8
 80005c8:	03d2      	lsls	r2, r2, #15
 80005ca:	4211      	tst	r1, r2
 80005cc:	d002      	beq.n	80005d4 <__aeabi_fadd+0x244>
 80005ce:	4216      	tst	r6, r2
 80005d0:	d100      	bne.n	80005d4 <__aeabi_fadd+0x244>
 80005d2:	003b      	movs	r3, r7
 80005d4:	24ff      	movs	r4, #255	; 0xff
 80005d6:	e716      	b.n	8000406 <__aeabi_fadd+0x76>
 80005d8:	24ff      	movs	r4, #255	; 0xff
 80005da:	2300      	movs	r3, #0
 80005dc:	e724      	b.n	8000428 <__aeabi_fadd+0x98>
 80005de:	2c00      	cmp	r4, #0
 80005e0:	d1ea      	bne.n	80005b8 <__aeabi_fadd+0x228>
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d058      	beq.n	8000698 <__aeabi_fadd+0x308>
 80005e6:	2f00      	cmp	r7, #0
 80005e8:	d100      	bne.n	80005ec <__aeabi_fadd+0x25c>
 80005ea:	e70c      	b.n	8000406 <__aeabi_fadd+0x76>
 80005ec:	4463      	add	r3, ip
 80005ee:	015a      	lsls	r2, r3, #5
 80005f0:	d400      	bmi.n	80005f4 <__aeabi_fadd+0x264>
 80005f2:	e739      	b.n	8000468 <__aeabi_fadd+0xd8>
 80005f4:	4a2e      	ldr	r2, [pc, #184]	; (80006b0 <__aeabi_fadd+0x320>)
 80005f6:	000c      	movs	r4, r1
 80005f8:	4013      	ands	r3, r2
 80005fa:	e704      	b.n	8000406 <__aeabi_fadd+0x76>
 80005fc:	2101      	movs	r1, #1
 80005fe:	e75c      	b.n	80004ba <__aeabi_fadd+0x12a>
 8000600:	2c00      	cmp	r4, #0
 8000602:	d11e      	bne.n	8000642 <__aeabi_fadd+0x2b2>
 8000604:	2b00      	cmp	r3, #0
 8000606:	d040      	beq.n	800068a <__aeabi_fadd+0x2fa>
 8000608:	43c9      	mvns	r1, r1
 800060a:	2900      	cmp	r1, #0
 800060c:	d00b      	beq.n	8000626 <__aeabi_fadd+0x296>
 800060e:	28ff      	cmp	r0, #255	; 0xff
 8000610:	d036      	beq.n	8000680 <__aeabi_fadd+0x2f0>
 8000612:	291b      	cmp	r1, #27
 8000614:	dc47      	bgt.n	80006a6 <__aeabi_fadd+0x316>
 8000616:	001c      	movs	r4, r3
 8000618:	2620      	movs	r6, #32
 800061a:	40cc      	lsrs	r4, r1
 800061c:	1a71      	subs	r1, r6, r1
 800061e:	408b      	lsls	r3, r1
 8000620:	1e59      	subs	r1, r3, #1
 8000622:	418b      	sbcs	r3, r1
 8000624:	4323      	orrs	r3, r4
 8000626:	4463      	add	r3, ip
 8000628:	0004      	movs	r4, r0
 800062a:	e747      	b.n	80004bc <__aeabi_fadd+0x12c>
 800062c:	2b00      	cmp	r3, #0
 800062e:	d118      	bne.n	8000662 <__aeabi_fadd+0x2d2>
 8000630:	1e3b      	subs	r3, r7, #0
 8000632:	d02d      	beq.n	8000690 <__aeabi_fadd+0x300>
 8000634:	000d      	movs	r5, r1
 8000636:	24ff      	movs	r4, #255	; 0xff
 8000638:	e6e5      	b.n	8000406 <__aeabi_fadd+0x76>
 800063a:	003b      	movs	r3, r7
 800063c:	0004      	movs	r4, r0
 800063e:	000d      	movs	r5, r1
 8000640:	e6e1      	b.n	8000406 <__aeabi_fadd+0x76>
 8000642:	28ff      	cmp	r0, #255	; 0xff
 8000644:	d01c      	beq.n	8000680 <__aeabi_fadd+0x2f0>
 8000646:	2480      	movs	r4, #128	; 0x80
 8000648:	04e4      	lsls	r4, r4, #19
 800064a:	4249      	negs	r1, r1
 800064c:	4323      	orrs	r3, r4
 800064e:	e7e0      	b.n	8000612 <__aeabi_fadd+0x282>
 8000650:	2f00      	cmp	r7, #0
 8000652:	d100      	bne.n	8000656 <__aeabi_fadd+0x2c6>
 8000654:	e6d7      	b.n	8000406 <__aeabi_fadd+0x76>
 8000656:	1bde      	subs	r6, r3, r7
 8000658:	0172      	lsls	r2, r6, #5
 800065a:	d51f      	bpl.n	800069c <__aeabi_fadd+0x30c>
 800065c:	1afb      	subs	r3, r7, r3
 800065e:	000d      	movs	r5, r1
 8000660:	e6d1      	b.n	8000406 <__aeabi_fadd+0x76>
 8000662:	24ff      	movs	r4, #255	; 0xff
 8000664:	2f00      	cmp	r7, #0
 8000666:	d100      	bne.n	800066a <__aeabi_fadd+0x2da>
 8000668:	e6cd      	b.n	8000406 <__aeabi_fadd+0x76>
 800066a:	2280      	movs	r2, #128	; 0x80
 800066c:	4640      	mov	r0, r8
 800066e:	03d2      	lsls	r2, r2, #15
 8000670:	4210      	tst	r0, r2
 8000672:	d0af      	beq.n	80005d4 <__aeabi_fadd+0x244>
 8000674:	4216      	tst	r6, r2
 8000676:	d1ad      	bne.n	80005d4 <__aeabi_fadd+0x244>
 8000678:	003b      	movs	r3, r7
 800067a:	000d      	movs	r5, r1
 800067c:	24ff      	movs	r4, #255	; 0xff
 800067e:	e6c2      	b.n	8000406 <__aeabi_fadd+0x76>
 8000680:	4663      	mov	r3, ip
 8000682:	24ff      	movs	r4, #255	; 0xff
 8000684:	e6bf      	b.n	8000406 <__aeabi_fadd+0x76>
 8000686:	2301      	movs	r3, #1
 8000688:	e77a      	b.n	8000580 <__aeabi_fadd+0x1f0>
 800068a:	003b      	movs	r3, r7
 800068c:	0004      	movs	r4, r0
 800068e:	e6ba      	b.n	8000406 <__aeabi_fadd+0x76>
 8000690:	2680      	movs	r6, #128	; 0x80
 8000692:	2200      	movs	r2, #0
 8000694:	03f6      	lsls	r6, r6, #15
 8000696:	e6f0      	b.n	800047a <__aeabi_fadd+0xea>
 8000698:	003b      	movs	r3, r7
 800069a:	e6b4      	b.n	8000406 <__aeabi_fadd+0x76>
 800069c:	1e33      	subs	r3, r6, #0
 800069e:	d000      	beq.n	80006a2 <__aeabi_fadd+0x312>
 80006a0:	e6e2      	b.n	8000468 <__aeabi_fadd+0xd8>
 80006a2:	2200      	movs	r2, #0
 80006a4:	e721      	b.n	80004ea <__aeabi_fadd+0x15a>
 80006a6:	2301      	movs	r3, #1
 80006a8:	e7bd      	b.n	8000626 <__aeabi_fadd+0x296>
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	7dffffff 	.word	0x7dffffff
 80006b0:	fbffffff 	.word	0xfbffffff

080006b4 <__aeabi_fdiv>:
 80006b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b6:	4657      	mov	r7, sl
 80006b8:	464e      	mov	r6, r9
 80006ba:	46de      	mov	lr, fp
 80006bc:	4645      	mov	r5, r8
 80006be:	b5e0      	push	{r5, r6, r7, lr}
 80006c0:	0244      	lsls	r4, r0, #9
 80006c2:	0043      	lsls	r3, r0, #1
 80006c4:	0fc6      	lsrs	r6, r0, #31
 80006c6:	b083      	sub	sp, #12
 80006c8:	1c0f      	adds	r7, r1, #0
 80006ca:	0a64      	lsrs	r4, r4, #9
 80006cc:	0e1b      	lsrs	r3, r3, #24
 80006ce:	46b2      	mov	sl, r6
 80006d0:	d053      	beq.n	800077a <__aeabi_fdiv+0xc6>
 80006d2:	2bff      	cmp	r3, #255	; 0xff
 80006d4:	d027      	beq.n	8000726 <__aeabi_fdiv+0x72>
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	00e4      	lsls	r4, r4, #3
 80006da:	04d2      	lsls	r2, r2, #19
 80006dc:	4314      	orrs	r4, r2
 80006de:	227f      	movs	r2, #127	; 0x7f
 80006e0:	4252      	negs	r2, r2
 80006e2:	4690      	mov	r8, r2
 80006e4:	4498      	add	r8, r3
 80006e6:	2300      	movs	r3, #0
 80006e8:	4699      	mov	r9, r3
 80006ea:	469b      	mov	fp, r3
 80006ec:	027d      	lsls	r5, r7, #9
 80006ee:	0078      	lsls	r0, r7, #1
 80006f0:	0ffb      	lsrs	r3, r7, #31
 80006f2:	0a6d      	lsrs	r5, r5, #9
 80006f4:	0e00      	lsrs	r0, r0, #24
 80006f6:	9300      	str	r3, [sp, #0]
 80006f8:	d024      	beq.n	8000744 <__aeabi_fdiv+0x90>
 80006fa:	28ff      	cmp	r0, #255	; 0xff
 80006fc:	d046      	beq.n	800078c <__aeabi_fdiv+0xd8>
 80006fe:	2380      	movs	r3, #128	; 0x80
 8000700:	2100      	movs	r1, #0
 8000702:	00ed      	lsls	r5, r5, #3
 8000704:	04db      	lsls	r3, r3, #19
 8000706:	431d      	orrs	r5, r3
 8000708:	387f      	subs	r0, #127	; 0x7f
 800070a:	4647      	mov	r7, r8
 800070c:	1a38      	subs	r0, r7, r0
 800070e:	464f      	mov	r7, r9
 8000710:	430f      	orrs	r7, r1
 8000712:	00bf      	lsls	r7, r7, #2
 8000714:	46b9      	mov	r9, r7
 8000716:	0033      	movs	r3, r6
 8000718:	9a00      	ldr	r2, [sp, #0]
 800071a:	4f87      	ldr	r7, [pc, #540]	; (8000938 <__aeabi_fdiv+0x284>)
 800071c:	4053      	eors	r3, r2
 800071e:	464a      	mov	r2, r9
 8000720:	58ba      	ldr	r2, [r7, r2]
 8000722:	9301      	str	r3, [sp, #4]
 8000724:	4697      	mov	pc, r2
 8000726:	2c00      	cmp	r4, #0
 8000728:	d14e      	bne.n	80007c8 <__aeabi_fdiv+0x114>
 800072a:	2308      	movs	r3, #8
 800072c:	4699      	mov	r9, r3
 800072e:	33f7      	adds	r3, #247	; 0xf7
 8000730:	4698      	mov	r8, r3
 8000732:	3bfd      	subs	r3, #253	; 0xfd
 8000734:	469b      	mov	fp, r3
 8000736:	027d      	lsls	r5, r7, #9
 8000738:	0078      	lsls	r0, r7, #1
 800073a:	0ffb      	lsrs	r3, r7, #31
 800073c:	0a6d      	lsrs	r5, r5, #9
 800073e:	0e00      	lsrs	r0, r0, #24
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	d1da      	bne.n	80006fa <__aeabi_fdiv+0x46>
 8000744:	2d00      	cmp	r5, #0
 8000746:	d126      	bne.n	8000796 <__aeabi_fdiv+0xe2>
 8000748:	2000      	movs	r0, #0
 800074a:	2101      	movs	r1, #1
 800074c:	0033      	movs	r3, r6
 800074e:	9a00      	ldr	r2, [sp, #0]
 8000750:	4f7a      	ldr	r7, [pc, #488]	; (800093c <__aeabi_fdiv+0x288>)
 8000752:	4053      	eors	r3, r2
 8000754:	4642      	mov	r2, r8
 8000756:	1a10      	subs	r0, r2, r0
 8000758:	464a      	mov	r2, r9
 800075a:	430a      	orrs	r2, r1
 800075c:	0092      	lsls	r2, r2, #2
 800075e:	58ba      	ldr	r2, [r7, r2]
 8000760:	001d      	movs	r5, r3
 8000762:	4697      	mov	pc, r2
 8000764:	9b00      	ldr	r3, [sp, #0]
 8000766:	002c      	movs	r4, r5
 8000768:	469a      	mov	sl, r3
 800076a:	468b      	mov	fp, r1
 800076c:	465b      	mov	r3, fp
 800076e:	2b02      	cmp	r3, #2
 8000770:	d131      	bne.n	80007d6 <__aeabi_fdiv+0x122>
 8000772:	4653      	mov	r3, sl
 8000774:	21ff      	movs	r1, #255	; 0xff
 8000776:	2400      	movs	r4, #0
 8000778:	e038      	b.n	80007ec <__aeabi_fdiv+0x138>
 800077a:	2c00      	cmp	r4, #0
 800077c:	d117      	bne.n	80007ae <__aeabi_fdiv+0xfa>
 800077e:	2304      	movs	r3, #4
 8000780:	4699      	mov	r9, r3
 8000782:	2300      	movs	r3, #0
 8000784:	4698      	mov	r8, r3
 8000786:	3301      	adds	r3, #1
 8000788:	469b      	mov	fp, r3
 800078a:	e7af      	b.n	80006ec <__aeabi_fdiv+0x38>
 800078c:	20ff      	movs	r0, #255	; 0xff
 800078e:	2d00      	cmp	r5, #0
 8000790:	d10b      	bne.n	80007aa <__aeabi_fdiv+0xf6>
 8000792:	2102      	movs	r1, #2
 8000794:	e7da      	b.n	800074c <__aeabi_fdiv+0x98>
 8000796:	0028      	movs	r0, r5
 8000798:	f002 f870 	bl	800287c <__clzsi2>
 800079c:	1f43      	subs	r3, r0, #5
 800079e:	409d      	lsls	r5, r3
 80007a0:	2376      	movs	r3, #118	; 0x76
 80007a2:	425b      	negs	r3, r3
 80007a4:	1a18      	subs	r0, r3, r0
 80007a6:	2100      	movs	r1, #0
 80007a8:	e7af      	b.n	800070a <__aeabi_fdiv+0x56>
 80007aa:	2103      	movs	r1, #3
 80007ac:	e7ad      	b.n	800070a <__aeabi_fdiv+0x56>
 80007ae:	0020      	movs	r0, r4
 80007b0:	f002 f864 	bl	800287c <__clzsi2>
 80007b4:	1f43      	subs	r3, r0, #5
 80007b6:	409c      	lsls	r4, r3
 80007b8:	2376      	movs	r3, #118	; 0x76
 80007ba:	425b      	negs	r3, r3
 80007bc:	1a1b      	subs	r3, r3, r0
 80007be:	4698      	mov	r8, r3
 80007c0:	2300      	movs	r3, #0
 80007c2:	4699      	mov	r9, r3
 80007c4:	469b      	mov	fp, r3
 80007c6:	e791      	b.n	80006ec <__aeabi_fdiv+0x38>
 80007c8:	230c      	movs	r3, #12
 80007ca:	4699      	mov	r9, r3
 80007cc:	33f3      	adds	r3, #243	; 0xf3
 80007ce:	4698      	mov	r8, r3
 80007d0:	3bfc      	subs	r3, #252	; 0xfc
 80007d2:	469b      	mov	fp, r3
 80007d4:	e78a      	b.n	80006ec <__aeabi_fdiv+0x38>
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	d100      	bne.n	80007dc <__aeabi_fdiv+0x128>
 80007da:	e0a5      	b.n	8000928 <__aeabi_fdiv+0x274>
 80007dc:	4655      	mov	r5, sl
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d000      	beq.n	80007e4 <__aeabi_fdiv+0x130>
 80007e2:	e081      	b.n	80008e8 <__aeabi_fdiv+0x234>
 80007e4:	2301      	movs	r3, #1
 80007e6:	2100      	movs	r1, #0
 80007e8:	2400      	movs	r4, #0
 80007ea:	402b      	ands	r3, r5
 80007ec:	0264      	lsls	r4, r4, #9
 80007ee:	05c9      	lsls	r1, r1, #23
 80007f0:	0a60      	lsrs	r0, r4, #9
 80007f2:	07db      	lsls	r3, r3, #31
 80007f4:	4308      	orrs	r0, r1
 80007f6:	4318      	orrs	r0, r3
 80007f8:	b003      	add	sp, #12
 80007fa:	bc3c      	pop	{r2, r3, r4, r5}
 80007fc:	4690      	mov	r8, r2
 80007fe:	4699      	mov	r9, r3
 8000800:	46a2      	mov	sl, r4
 8000802:	46ab      	mov	fp, r5
 8000804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000806:	2480      	movs	r4, #128	; 0x80
 8000808:	2300      	movs	r3, #0
 800080a:	03e4      	lsls	r4, r4, #15
 800080c:	21ff      	movs	r1, #255	; 0xff
 800080e:	e7ed      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000810:	21ff      	movs	r1, #255	; 0xff
 8000812:	2400      	movs	r4, #0
 8000814:	e7ea      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000816:	2301      	movs	r3, #1
 8000818:	1a59      	subs	r1, r3, r1
 800081a:	291b      	cmp	r1, #27
 800081c:	dd66      	ble.n	80008ec <__aeabi_fdiv+0x238>
 800081e:	9a01      	ldr	r2, [sp, #4]
 8000820:	4013      	ands	r3, r2
 8000822:	2100      	movs	r1, #0
 8000824:	2400      	movs	r4, #0
 8000826:	e7e1      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000828:	2380      	movs	r3, #128	; 0x80
 800082a:	03db      	lsls	r3, r3, #15
 800082c:	421c      	tst	r4, r3
 800082e:	d038      	beq.n	80008a2 <__aeabi_fdiv+0x1ee>
 8000830:	421d      	tst	r5, r3
 8000832:	d051      	beq.n	80008d8 <__aeabi_fdiv+0x224>
 8000834:	431c      	orrs	r4, r3
 8000836:	0264      	lsls	r4, r4, #9
 8000838:	0a64      	lsrs	r4, r4, #9
 800083a:	0033      	movs	r3, r6
 800083c:	21ff      	movs	r1, #255	; 0xff
 800083e:	e7d5      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000840:	0163      	lsls	r3, r4, #5
 8000842:	016c      	lsls	r4, r5, #5
 8000844:	42a3      	cmp	r3, r4
 8000846:	d23b      	bcs.n	80008c0 <__aeabi_fdiv+0x20c>
 8000848:	261b      	movs	r6, #27
 800084a:	2100      	movs	r1, #0
 800084c:	3801      	subs	r0, #1
 800084e:	2501      	movs	r5, #1
 8000850:	001f      	movs	r7, r3
 8000852:	0049      	lsls	r1, r1, #1
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	2f00      	cmp	r7, #0
 8000858:	db01      	blt.n	800085e <__aeabi_fdiv+0x1aa>
 800085a:	429c      	cmp	r4, r3
 800085c:	d801      	bhi.n	8000862 <__aeabi_fdiv+0x1ae>
 800085e:	1b1b      	subs	r3, r3, r4
 8000860:	4329      	orrs	r1, r5
 8000862:	3e01      	subs	r6, #1
 8000864:	2e00      	cmp	r6, #0
 8000866:	d1f3      	bne.n	8000850 <__aeabi_fdiv+0x19c>
 8000868:	001c      	movs	r4, r3
 800086a:	1e63      	subs	r3, r4, #1
 800086c:	419c      	sbcs	r4, r3
 800086e:	430c      	orrs	r4, r1
 8000870:	0001      	movs	r1, r0
 8000872:	317f      	adds	r1, #127	; 0x7f
 8000874:	2900      	cmp	r1, #0
 8000876:	ddce      	ble.n	8000816 <__aeabi_fdiv+0x162>
 8000878:	0763      	lsls	r3, r4, #29
 800087a:	d004      	beq.n	8000886 <__aeabi_fdiv+0x1d2>
 800087c:	230f      	movs	r3, #15
 800087e:	4023      	ands	r3, r4
 8000880:	2b04      	cmp	r3, #4
 8000882:	d000      	beq.n	8000886 <__aeabi_fdiv+0x1d2>
 8000884:	3404      	adds	r4, #4
 8000886:	0123      	lsls	r3, r4, #4
 8000888:	d503      	bpl.n	8000892 <__aeabi_fdiv+0x1de>
 800088a:	0001      	movs	r1, r0
 800088c:	4b2c      	ldr	r3, [pc, #176]	; (8000940 <__aeabi_fdiv+0x28c>)
 800088e:	3180      	adds	r1, #128	; 0x80
 8000890:	401c      	ands	r4, r3
 8000892:	29fe      	cmp	r1, #254	; 0xfe
 8000894:	dd0d      	ble.n	80008b2 <__aeabi_fdiv+0x1fe>
 8000896:	2301      	movs	r3, #1
 8000898:	9a01      	ldr	r2, [sp, #4]
 800089a:	21ff      	movs	r1, #255	; 0xff
 800089c:	4013      	ands	r3, r2
 800089e:	2400      	movs	r4, #0
 80008a0:	e7a4      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008a2:	2380      	movs	r3, #128	; 0x80
 80008a4:	03db      	lsls	r3, r3, #15
 80008a6:	431c      	orrs	r4, r3
 80008a8:	0264      	lsls	r4, r4, #9
 80008aa:	0a64      	lsrs	r4, r4, #9
 80008ac:	0033      	movs	r3, r6
 80008ae:	21ff      	movs	r1, #255	; 0xff
 80008b0:	e79c      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008b2:	2301      	movs	r3, #1
 80008b4:	9a01      	ldr	r2, [sp, #4]
 80008b6:	01a4      	lsls	r4, r4, #6
 80008b8:	0a64      	lsrs	r4, r4, #9
 80008ba:	b2c9      	uxtb	r1, r1
 80008bc:	4013      	ands	r3, r2
 80008be:	e795      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008c0:	1b1b      	subs	r3, r3, r4
 80008c2:	261a      	movs	r6, #26
 80008c4:	2101      	movs	r1, #1
 80008c6:	e7c2      	b.n	800084e <__aeabi_fdiv+0x19a>
 80008c8:	9b00      	ldr	r3, [sp, #0]
 80008ca:	468b      	mov	fp, r1
 80008cc:	469a      	mov	sl, r3
 80008ce:	2400      	movs	r4, #0
 80008d0:	e74c      	b.n	800076c <__aeabi_fdiv+0xb8>
 80008d2:	0263      	lsls	r3, r4, #9
 80008d4:	d5e5      	bpl.n	80008a2 <__aeabi_fdiv+0x1ee>
 80008d6:	2500      	movs	r5, #0
 80008d8:	2480      	movs	r4, #128	; 0x80
 80008da:	03e4      	lsls	r4, r4, #15
 80008dc:	432c      	orrs	r4, r5
 80008de:	0264      	lsls	r4, r4, #9
 80008e0:	0a64      	lsrs	r4, r4, #9
 80008e2:	9b00      	ldr	r3, [sp, #0]
 80008e4:	21ff      	movs	r1, #255	; 0xff
 80008e6:	e781      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008e8:	9501      	str	r5, [sp, #4]
 80008ea:	e7c1      	b.n	8000870 <__aeabi_fdiv+0x1bc>
 80008ec:	0023      	movs	r3, r4
 80008ee:	2020      	movs	r0, #32
 80008f0:	40cb      	lsrs	r3, r1
 80008f2:	1a41      	subs	r1, r0, r1
 80008f4:	408c      	lsls	r4, r1
 80008f6:	1e61      	subs	r1, r4, #1
 80008f8:	418c      	sbcs	r4, r1
 80008fa:	431c      	orrs	r4, r3
 80008fc:	0763      	lsls	r3, r4, #29
 80008fe:	d004      	beq.n	800090a <__aeabi_fdiv+0x256>
 8000900:	230f      	movs	r3, #15
 8000902:	4023      	ands	r3, r4
 8000904:	2b04      	cmp	r3, #4
 8000906:	d000      	beq.n	800090a <__aeabi_fdiv+0x256>
 8000908:	3404      	adds	r4, #4
 800090a:	0163      	lsls	r3, r4, #5
 800090c:	d505      	bpl.n	800091a <__aeabi_fdiv+0x266>
 800090e:	2301      	movs	r3, #1
 8000910:	9a01      	ldr	r2, [sp, #4]
 8000912:	2101      	movs	r1, #1
 8000914:	4013      	ands	r3, r2
 8000916:	2400      	movs	r4, #0
 8000918:	e768      	b.n	80007ec <__aeabi_fdiv+0x138>
 800091a:	2301      	movs	r3, #1
 800091c:	9a01      	ldr	r2, [sp, #4]
 800091e:	01a4      	lsls	r4, r4, #6
 8000920:	0a64      	lsrs	r4, r4, #9
 8000922:	4013      	ands	r3, r2
 8000924:	2100      	movs	r1, #0
 8000926:	e761      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000928:	2380      	movs	r3, #128	; 0x80
 800092a:	03db      	lsls	r3, r3, #15
 800092c:	431c      	orrs	r4, r3
 800092e:	0264      	lsls	r4, r4, #9
 8000930:	0a64      	lsrs	r4, r4, #9
 8000932:	4653      	mov	r3, sl
 8000934:	21ff      	movs	r1, #255	; 0xff
 8000936:	e759      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000938:	0800dae4 	.word	0x0800dae4
 800093c:	0800db24 	.word	0x0800db24
 8000940:	f7ffffff 	.word	0xf7ffffff

08000944 <__eqsf2>:
 8000944:	b570      	push	{r4, r5, r6, lr}
 8000946:	0042      	lsls	r2, r0, #1
 8000948:	0245      	lsls	r5, r0, #9
 800094a:	024e      	lsls	r6, r1, #9
 800094c:	004c      	lsls	r4, r1, #1
 800094e:	0fc3      	lsrs	r3, r0, #31
 8000950:	0a6d      	lsrs	r5, r5, #9
 8000952:	0e12      	lsrs	r2, r2, #24
 8000954:	0a76      	lsrs	r6, r6, #9
 8000956:	0e24      	lsrs	r4, r4, #24
 8000958:	0fc9      	lsrs	r1, r1, #31
 800095a:	2001      	movs	r0, #1
 800095c:	2aff      	cmp	r2, #255	; 0xff
 800095e:	d006      	beq.n	800096e <__eqsf2+0x2a>
 8000960:	2cff      	cmp	r4, #255	; 0xff
 8000962:	d003      	beq.n	800096c <__eqsf2+0x28>
 8000964:	42a2      	cmp	r2, r4
 8000966:	d101      	bne.n	800096c <__eqsf2+0x28>
 8000968:	42b5      	cmp	r5, r6
 800096a:	d006      	beq.n	800097a <__eqsf2+0x36>
 800096c:	bd70      	pop	{r4, r5, r6, pc}
 800096e:	2d00      	cmp	r5, #0
 8000970:	d1fc      	bne.n	800096c <__eqsf2+0x28>
 8000972:	2cff      	cmp	r4, #255	; 0xff
 8000974:	d1fa      	bne.n	800096c <__eqsf2+0x28>
 8000976:	2e00      	cmp	r6, #0
 8000978:	d1f8      	bne.n	800096c <__eqsf2+0x28>
 800097a:	428b      	cmp	r3, r1
 800097c:	d006      	beq.n	800098c <__eqsf2+0x48>
 800097e:	2001      	movs	r0, #1
 8000980:	2a00      	cmp	r2, #0
 8000982:	d1f3      	bne.n	800096c <__eqsf2+0x28>
 8000984:	0028      	movs	r0, r5
 8000986:	1e45      	subs	r5, r0, #1
 8000988:	41a8      	sbcs	r0, r5
 800098a:	e7ef      	b.n	800096c <__eqsf2+0x28>
 800098c:	2000      	movs	r0, #0
 800098e:	e7ed      	b.n	800096c <__eqsf2+0x28>

08000990 <__gesf2>:
 8000990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000992:	0042      	lsls	r2, r0, #1
 8000994:	0245      	lsls	r5, r0, #9
 8000996:	024c      	lsls	r4, r1, #9
 8000998:	0fc3      	lsrs	r3, r0, #31
 800099a:	0048      	lsls	r0, r1, #1
 800099c:	0a6d      	lsrs	r5, r5, #9
 800099e:	0e12      	lsrs	r2, r2, #24
 80009a0:	0a64      	lsrs	r4, r4, #9
 80009a2:	0e00      	lsrs	r0, r0, #24
 80009a4:	0fc9      	lsrs	r1, r1, #31
 80009a6:	2aff      	cmp	r2, #255	; 0xff
 80009a8:	d01e      	beq.n	80009e8 <__gesf2+0x58>
 80009aa:	28ff      	cmp	r0, #255	; 0xff
 80009ac:	d021      	beq.n	80009f2 <__gesf2+0x62>
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	d10a      	bne.n	80009c8 <__gesf2+0x38>
 80009b2:	426e      	negs	r6, r5
 80009b4:	416e      	adcs	r6, r5
 80009b6:	b2f6      	uxtb	r6, r6
 80009b8:	2800      	cmp	r0, #0
 80009ba:	d10f      	bne.n	80009dc <__gesf2+0x4c>
 80009bc:	2c00      	cmp	r4, #0
 80009be:	d10d      	bne.n	80009dc <__gesf2+0x4c>
 80009c0:	2000      	movs	r0, #0
 80009c2:	2d00      	cmp	r5, #0
 80009c4:	d009      	beq.n	80009da <__gesf2+0x4a>
 80009c6:	e005      	b.n	80009d4 <__gesf2+0x44>
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d101      	bne.n	80009d0 <__gesf2+0x40>
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	d001      	beq.n	80009d4 <__gesf2+0x44>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d011      	beq.n	80009f8 <__gesf2+0x68>
 80009d4:	2101      	movs	r1, #1
 80009d6:	4258      	negs	r0, r3
 80009d8:	4308      	orrs	r0, r1
 80009da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009dc:	2e00      	cmp	r6, #0
 80009de:	d0f7      	beq.n	80009d0 <__gesf2+0x40>
 80009e0:	2001      	movs	r0, #1
 80009e2:	3901      	subs	r1, #1
 80009e4:	4308      	orrs	r0, r1
 80009e6:	e7f8      	b.n	80009da <__gesf2+0x4a>
 80009e8:	2d00      	cmp	r5, #0
 80009ea:	d0de      	beq.n	80009aa <__gesf2+0x1a>
 80009ec:	2002      	movs	r0, #2
 80009ee:	4240      	negs	r0, r0
 80009f0:	e7f3      	b.n	80009da <__gesf2+0x4a>
 80009f2:	2c00      	cmp	r4, #0
 80009f4:	d0db      	beq.n	80009ae <__gesf2+0x1e>
 80009f6:	e7f9      	b.n	80009ec <__gesf2+0x5c>
 80009f8:	4282      	cmp	r2, r0
 80009fa:	dceb      	bgt.n	80009d4 <__gesf2+0x44>
 80009fc:	db04      	blt.n	8000a08 <__gesf2+0x78>
 80009fe:	42a5      	cmp	r5, r4
 8000a00:	d8e8      	bhi.n	80009d4 <__gesf2+0x44>
 8000a02:	2000      	movs	r0, #0
 8000a04:	42a5      	cmp	r5, r4
 8000a06:	d2e8      	bcs.n	80009da <__gesf2+0x4a>
 8000a08:	2101      	movs	r1, #1
 8000a0a:	1e58      	subs	r0, r3, #1
 8000a0c:	4308      	orrs	r0, r1
 8000a0e:	e7e4      	b.n	80009da <__gesf2+0x4a>

08000a10 <__lesf2>:
 8000a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a12:	0042      	lsls	r2, r0, #1
 8000a14:	024d      	lsls	r5, r1, #9
 8000a16:	004c      	lsls	r4, r1, #1
 8000a18:	0246      	lsls	r6, r0, #9
 8000a1a:	0a76      	lsrs	r6, r6, #9
 8000a1c:	0e12      	lsrs	r2, r2, #24
 8000a1e:	0fc3      	lsrs	r3, r0, #31
 8000a20:	0a6d      	lsrs	r5, r5, #9
 8000a22:	0e24      	lsrs	r4, r4, #24
 8000a24:	0fc9      	lsrs	r1, r1, #31
 8000a26:	2aff      	cmp	r2, #255	; 0xff
 8000a28:	d016      	beq.n	8000a58 <__lesf2+0x48>
 8000a2a:	2cff      	cmp	r4, #255	; 0xff
 8000a2c:	d018      	beq.n	8000a60 <__lesf2+0x50>
 8000a2e:	2a00      	cmp	r2, #0
 8000a30:	d10a      	bne.n	8000a48 <__lesf2+0x38>
 8000a32:	4270      	negs	r0, r6
 8000a34:	4170      	adcs	r0, r6
 8000a36:	b2c0      	uxtb	r0, r0
 8000a38:	2c00      	cmp	r4, #0
 8000a3a:	d015      	beq.n	8000a68 <__lesf2+0x58>
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d005      	beq.n	8000a4c <__lesf2+0x3c>
 8000a40:	2001      	movs	r0, #1
 8000a42:	3901      	subs	r1, #1
 8000a44:	4308      	orrs	r0, r1
 8000a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a48:	2c00      	cmp	r4, #0
 8000a4a:	d013      	beq.n	8000a74 <__lesf2+0x64>
 8000a4c:	4299      	cmp	r1, r3
 8000a4e:	d014      	beq.n	8000a7a <__lesf2+0x6a>
 8000a50:	2001      	movs	r0, #1
 8000a52:	425b      	negs	r3, r3
 8000a54:	4318      	orrs	r0, r3
 8000a56:	e7f6      	b.n	8000a46 <__lesf2+0x36>
 8000a58:	2002      	movs	r0, #2
 8000a5a:	2e00      	cmp	r6, #0
 8000a5c:	d1f3      	bne.n	8000a46 <__lesf2+0x36>
 8000a5e:	e7e4      	b.n	8000a2a <__lesf2+0x1a>
 8000a60:	2002      	movs	r0, #2
 8000a62:	2d00      	cmp	r5, #0
 8000a64:	d1ef      	bne.n	8000a46 <__lesf2+0x36>
 8000a66:	e7e2      	b.n	8000a2e <__lesf2+0x1e>
 8000a68:	2d00      	cmp	r5, #0
 8000a6a:	d1e7      	bne.n	8000a3c <__lesf2+0x2c>
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	2e00      	cmp	r6, #0
 8000a70:	d0e9      	beq.n	8000a46 <__lesf2+0x36>
 8000a72:	e7ed      	b.n	8000a50 <__lesf2+0x40>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d1e9      	bne.n	8000a4c <__lesf2+0x3c>
 8000a78:	e7ea      	b.n	8000a50 <__lesf2+0x40>
 8000a7a:	42a2      	cmp	r2, r4
 8000a7c:	dc06      	bgt.n	8000a8c <__lesf2+0x7c>
 8000a7e:	dbdf      	blt.n	8000a40 <__lesf2+0x30>
 8000a80:	42ae      	cmp	r6, r5
 8000a82:	d803      	bhi.n	8000a8c <__lesf2+0x7c>
 8000a84:	2000      	movs	r0, #0
 8000a86:	42ae      	cmp	r6, r5
 8000a88:	d3da      	bcc.n	8000a40 <__lesf2+0x30>
 8000a8a:	e7dc      	b.n	8000a46 <__lesf2+0x36>
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	4249      	negs	r1, r1
 8000a90:	4308      	orrs	r0, r1
 8000a92:	e7d8      	b.n	8000a46 <__lesf2+0x36>

08000a94 <__aeabi_fmul>:
 8000a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a96:	4657      	mov	r7, sl
 8000a98:	464e      	mov	r6, r9
 8000a9a:	4645      	mov	r5, r8
 8000a9c:	46de      	mov	lr, fp
 8000a9e:	b5e0      	push	{r5, r6, r7, lr}
 8000aa0:	0247      	lsls	r7, r0, #9
 8000aa2:	0046      	lsls	r6, r0, #1
 8000aa4:	4688      	mov	r8, r1
 8000aa6:	0a7f      	lsrs	r7, r7, #9
 8000aa8:	0e36      	lsrs	r6, r6, #24
 8000aaa:	0fc4      	lsrs	r4, r0, #31
 8000aac:	2e00      	cmp	r6, #0
 8000aae:	d047      	beq.n	8000b40 <__aeabi_fmul+0xac>
 8000ab0:	2eff      	cmp	r6, #255	; 0xff
 8000ab2:	d024      	beq.n	8000afe <__aeabi_fmul+0x6a>
 8000ab4:	00fb      	lsls	r3, r7, #3
 8000ab6:	2780      	movs	r7, #128	; 0x80
 8000ab8:	04ff      	lsls	r7, r7, #19
 8000aba:	431f      	orrs	r7, r3
 8000abc:	2300      	movs	r3, #0
 8000abe:	4699      	mov	r9, r3
 8000ac0:	469a      	mov	sl, r3
 8000ac2:	3e7f      	subs	r6, #127	; 0x7f
 8000ac4:	4643      	mov	r3, r8
 8000ac6:	025d      	lsls	r5, r3, #9
 8000ac8:	0058      	lsls	r0, r3, #1
 8000aca:	0fdb      	lsrs	r3, r3, #31
 8000acc:	0a6d      	lsrs	r5, r5, #9
 8000ace:	0e00      	lsrs	r0, r0, #24
 8000ad0:	4698      	mov	r8, r3
 8000ad2:	d043      	beq.n	8000b5c <__aeabi_fmul+0xc8>
 8000ad4:	28ff      	cmp	r0, #255	; 0xff
 8000ad6:	d03b      	beq.n	8000b50 <__aeabi_fmul+0xbc>
 8000ad8:	00eb      	lsls	r3, r5, #3
 8000ada:	2580      	movs	r5, #128	; 0x80
 8000adc:	2200      	movs	r2, #0
 8000ade:	04ed      	lsls	r5, r5, #19
 8000ae0:	431d      	orrs	r5, r3
 8000ae2:	387f      	subs	r0, #127	; 0x7f
 8000ae4:	1836      	adds	r6, r6, r0
 8000ae6:	1c73      	adds	r3, r6, #1
 8000ae8:	4641      	mov	r1, r8
 8000aea:	469b      	mov	fp, r3
 8000aec:	464b      	mov	r3, r9
 8000aee:	4061      	eors	r1, r4
 8000af0:	4313      	orrs	r3, r2
 8000af2:	2b0f      	cmp	r3, #15
 8000af4:	d864      	bhi.n	8000bc0 <__aeabi_fmul+0x12c>
 8000af6:	4875      	ldr	r0, [pc, #468]	; (8000ccc <__aeabi_fmul+0x238>)
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	58c3      	ldr	r3, [r0, r3]
 8000afc:	469f      	mov	pc, r3
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d142      	bne.n	8000b88 <__aeabi_fmul+0xf4>
 8000b02:	2308      	movs	r3, #8
 8000b04:	4699      	mov	r9, r3
 8000b06:	3b06      	subs	r3, #6
 8000b08:	26ff      	movs	r6, #255	; 0xff
 8000b0a:	469a      	mov	sl, r3
 8000b0c:	e7da      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b0e:	4641      	mov	r1, r8
 8000b10:	2a02      	cmp	r2, #2
 8000b12:	d028      	beq.n	8000b66 <__aeabi_fmul+0xd2>
 8000b14:	2a03      	cmp	r2, #3
 8000b16:	d100      	bne.n	8000b1a <__aeabi_fmul+0x86>
 8000b18:	e0ce      	b.n	8000cb8 <__aeabi_fmul+0x224>
 8000b1a:	2a01      	cmp	r2, #1
 8000b1c:	d000      	beq.n	8000b20 <__aeabi_fmul+0x8c>
 8000b1e:	e0ac      	b.n	8000c7a <__aeabi_fmul+0x1e6>
 8000b20:	4011      	ands	r1, r2
 8000b22:	2000      	movs	r0, #0
 8000b24:	2200      	movs	r2, #0
 8000b26:	b2cc      	uxtb	r4, r1
 8000b28:	0240      	lsls	r0, r0, #9
 8000b2a:	05d2      	lsls	r2, r2, #23
 8000b2c:	0a40      	lsrs	r0, r0, #9
 8000b2e:	07e4      	lsls	r4, r4, #31
 8000b30:	4310      	orrs	r0, r2
 8000b32:	4320      	orrs	r0, r4
 8000b34:	bc3c      	pop	{r2, r3, r4, r5}
 8000b36:	4690      	mov	r8, r2
 8000b38:	4699      	mov	r9, r3
 8000b3a:	46a2      	mov	sl, r4
 8000b3c:	46ab      	mov	fp, r5
 8000b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b40:	2f00      	cmp	r7, #0
 8000b42:	d115      	bne.n	8000b70 <__aeabi_fmul+0xdc>
 8000b44:	2304      	movs	r3, #4
 8000b46:	4699      	mov	r9, r3
 8000b48:	3b03      	subs	r3, #3
 8000b4a:	2600      	movs	r6, #0
 8000b4c:	469a      	mov	sl, r3
 8000b4e:	e7b9      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b50:	20ff      	movs	r0, #255	; 0xff
 8000b52:	2202      	movs	r2, #2
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d0c5      	beq.n	8000ae4 <__aeabi_fmul+0x50>
 8000b58:	2203      	movs	r2, #3
 8000b5a:	e7c3      	b.n	8000ae4 <__aeabi_fmul+0x50>
 8000b5c:	2d00      	cmp	r5, #0
 8000b5e:	d119      	bne.n	8000b94 <__aeabi_fmul+0x100>
 8000b60:	2000      	movs	r0, #0
 8000b62:	2201      	movs	r2, #1
 8000b64:	e7be      	b.n	8000ae4 <__aeabi_fmul+0x50>
 8000b66:	2401      	movs	r4, #1
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	400c      	ands	r4, r1
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	e7db      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000b70:	0038      	movs	r0, r7
 8000b72:	f001 fe83 	bl	800287c <__clzsi2>
 8000b76:	2676      	movs	r6, #118	; 0x76
 8000b78:	1f43      	subs	r3, r0, #5
 8000b7a:	409f      	lsls	r7, r3
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	4276      	negs	r6, r6
 8000b80:	1a36      	subs	r6, r6, r0
 8000b82:	4699      	mov	r9, r3
 8000b84:	469a      	mov	sl, r3
 8000b86:	e79d      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b88:	230c      	movs	r3, #12
 8000b8a:	4699      	mov	r9, r3
 8000b8c:	3b09      	subs	r3, #9
 8000b8e:	26ff      	movs	r6, #255	; 0xff
 8000b90:	469a      	mov	sl, r3
 8000b92:	e797      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b94:	0028      	movs	r0, r5
 8000b96:	f001 fe71 	bl	800287c <__clzsi2>
 8000b9a:	1f43      	subs	r3, r0, #5
 8000b9c:	409d      	lsls	r5, r3
 8000b9e:	2376      	movs	r3, #118	; 0x76
 8000ba0:	425b      	negs	r3, r3
 8000ba2:	1a18      	subs	r0, r3, r0
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	e79d      	b.n	8000ae4 <__aeabi_fmul+0x50>
 8000ba8:	2080      	movs	r0, #128	; 0x80
 8000baa:	2400      	movs	r4, #0
 8000bac:	03c0      	lsls	r0, r0, #15
 8000bae:	22ff      	movs	r2, #255	; 0xff
 8000bb0:	e7ba      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000bb2:	003d      	movs	r5, r7
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	e7ab      	b.n	8000b10 <__aeabi_fmul+0x7c>
 8000bb8:	003d      	movs	r5, r7
 8000bba:	0021      	movs	r1, r4
 8000bbc:	4652      	mov	r2, sl
 8000bbe:	e7a7      	b.n	8000b10 <__aeabi_fmul+0x7c>
 8000bc0:	0c3b      	lsrs	r3, r7, #16
 8000bc2:	469c      	mov	ip, r3
 8000bc4:	042a      	lsls	r2, r5, #16
 8000bc6:	0c12      	lsrs	r2, r2, #16
 8000bc8:	0c2b      	lsrs	r3, r5, #16
 8000bca:	0014      	movs	r4, r2
 8000bcc:	4660      	mov	r0, ip
 8000bce:	4665      	mov	r5, ip
 8000bd0:	043f      	lsls	r7, r7, #16
 8000bd2:	0c3f      	lsrs	r7, r7, #16
 8000bd4:	437c      	muls	r4, r7
 8000bd6:	4342      	muls	r2, r0
 8000bd8:	435d      	muls	r5, r3
 8000bda:	437b      	muls	r3, r7
 8000bdc:	0c27      	lsrs	r7, r4, #16
 8000bde:	189b      	adds	r3, r3, r2
 8000be0:	18ff      	adds	r7, r7, r3
 8000be2:	42ba      	cmp	r2, r7
 8000be4:	d903      	bls.n	8000bee <__aeabi_fmul+0x15a>
 8000be6:	2380      	movs	r3, #128	; 0x80
 8000be8:	025b      	lsls	r3, r3, #9
 8000bea:	469c      	mov	ip, r3
 8000bec:	4465      	add	r5, ip
 8000bee:	0424      	lsls	r4, r4, #16
 8000bf0:	043a      	lsls	r2, r7, #16
 8000bf2:	0c24      	lsrs	r4, r4, #16
 8000bf4:	1912      	adds	r2, r2, r4
 8000bf6:	0193      	lsls	r3, r2, #6
 8000bf8:	1e5c      	subs	r4, r3, #1
 8000bfa:	41a3      	sbcs	r3, r4
 8000bfc:	0c3f      	lsrs	r7, r7, #16
 8000bfe:	0e92      	lsrs	r2, r2, #26
 8000c00:	197d      	adds	r5, r7, r5
 8000c02:	431a      	orrs	r2, r3
 8000c04:	01ad      	lsls	r5, r5, #6
 8000c06:	4315      	orrs	r5, r2
 8000c08:	012b      	lsls	r3, r5, #4
 8000c0a:	d504      	bpl.n	8000c16 <__aeabi_fmul+0x182>
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	465e      	mov	r6, fp
 8000c10:	086a      	lsrs	r2, r5, #1
 8000c12:	401d      	ands	r5, r3
 8000c14:	4315      	orrs	r5, r2
 8000c16:	0032      	movs	r2, r6
 8000c18:	327f      	adds	r2, #127	; 0x7f
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	dd25      	ble.n	8000c6a <__aeabi_fmul+0x1d6>
 8000c1e:	076b      	lsls	r3, r5, #29
 8000c20:	d004      	beq.n	8000c2c <__aeabi_fmul+0x198>
 8000c22:	230f      	movs	r3, #15
 8000c24:	402b      	ands	r3, r5
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	d000      	beq.n	8000c2c <__aeabi_fmul+0x198>
 8000c2a:	3504      	adds	r5, #4
 8000c2c:	012b      	lsls	r3, r5, #4
 8000c2e:	d503      	bpl.n	8000c38 <__aeabi_fmul+0x1a4>
 8000c30:	0032      	movs	r2, r6
 8000c32:	4b27      	ldr	r3, [pc, #156]	; (8000cd0 <__aeabi_fmul+0x23c>)
 8000c34:	3280      	adds	r2, #128	; 0x80
 8000c36:	401d      	ands	r5, r3
 8000c38:	2afe      	cmp	r2, #254	; 0xfe
 8000c3a:	dc94      	bgt.n	8000b66 <__aeabi_fmul+0xd2>
 8000c3c:	2401      	movs	r4, #1
 8000c3e:	01a8      	lsls	r0, r5, #6
 8000c40:	0a40      	lsrs	r0, r0, #9
 8000c42:	b2d2      	uxtb	r2, r2
 8000c44:	400c      	ands	r4, r1
 8000c46:	e76f      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c48:	2080      	movs	r0, #128	; 0x80
 8000c4a:	03c0      	lsls	r0, r0, #15
 8000c4c:	4207      	tst	r7, r0
 8000c4e:	d007      	beq.n	8000c60 <__aeabi_fmul+0x1cc>
 8000c50:	4205      	tst	r5, r0
 8000c52:	d105      	bne.n	8000c60 <__aeabi_fmul+0x1cc>
 8000c54:	4328      	orrs	r0, r5
 8000c56:	0240      	lsls	r0, r0, #9
 8000c58:	0a40      	lsrs	r0, r0, #9
 8000c5a:	4644      	mov	r4, r8
 8000c5c:	22ff      	movs	r2, #255	; 0xff
 8000c5e:	e763      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c60:	4338      	orrs	r0, r7
 8000c62:	0240      	lsls	r0, r0, #9
 8000c64:	0a40      	lsrs	r0, r0, #9
 8000c66:	22ff      	movs	r2, #255	; 0xff
 8000c68:	e75e      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c6a:	2401      	movs	r4, #1
 8000c6c:	1aa3      	subs	r3, r4, r2
 8000c6e:	2b1b      	cmp	r3, #27
 8000c70:	dd05      	ble.n	8000c7e <__aeabi_fmul+0x1ea>
 8000c72:	400c      	ands	r4, r1
 8000c74:	2200      	movs	r2, #0
 8000c76:	2000      	movs	r0, #0
 8000c78:	e756      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c7a:	465e      	mov	r6, fp
 8000c7c:	e7cb      	b.n	8000c16 <__aeabi_fmul+0x182>
 8000c7e:	002a      	movs	r2, r5
 8000c80:	2020      	movs	r0, #32
 8000c82:	40da      	lsrs	r2, r3
 8000c84:	1ac3      	subs	r3, r0, r3
 8000c86:	409d      	lsls	r5, r3
 8000c88:	002b      	movs	r3, r5
 8000c8a:	1e5d      	subs	r5, r3, #1
 8000c8c:	41ab      	sbcs	r3, r5
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	075a      	lsls	r2, r3, #29
 8000c92:	d004      	beq.n	8000c9e <__aeabi_fmul+0x20a>
 8000c94:	220f      	movs	r2, #15
 8000c96:	401a      	ands	r2, r3
 8000c98:	2a04      	cmp	r2, #4
 8000c9a:	d000      	beq.n	8000c9e <__aeabi_fmul+0x20a>
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	015a      	lsls	r2, r3, #5
 8000ca0:	d504      	bpl.n	8000cac <__aeabi_fmul+0x218>
 8000ca2:	2401      	movs	r4, #1
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	400c      	ands	r4, r1
 8000ca8:	2000      	movs	r0, #0
 8000caa:	e73d      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000cac:	2401      	movs	r4, #1
 8000cae:	019b      	lsls	r3, r3, #6
 8000cb0:	0a58      	lsrs	r0, r3, #9
 8000cb2:	400c      	ands	r4, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e737      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000cb8:	2080      	movs	r0, #128	; 0x80
 8000cba:	2401      	movs	r4, #1
 8000cbc:	03c0      	lsls	r0, r0, #15
 8000cbe:	4328      	orrs	r0, r5
 8000cc0:	0240      	lsls	r0, r0, #9
 8000cc2:	0a40      	lsrs	r0, r0, #9
 8000cc4:	400c      	ands	r4, r1
 8000cc6:	22ff      	movs	r2, #255	; 0xff
 8000cc8:	e72e      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	0800db64 	.word	0x0800db64
 8000cd0:	f7ffffff 	.word	0xf7ffffff

08000cd4 <__aeabi_fsub>:
 8000cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd6:	464f      	mov	r7, r9
 8000cd8:	46d6      	mov	lr, sl
 8000cda:	4646      	mov	r6, r8
 8000cdc:	0044      	lsls	r4, r0, #1
 8000cde:	b5c0      	push	{r6, r7, lr}
 8000ce0:	0fc2      	lsrs	r2, r0, #31
 8000ce2:	0247      	lsls	r7, r0, #9
 8000ce4:	0248      	lsls	r0, r1, #9
 8000ce6:	0a40      	lsrs	r0, r0, #9
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4666      	mov	r6, ip
 8000cec:	0a7b      	lsrs	r3, r7, #9
 8000cee:	0048      	lsls	r0, r1, #1
 8000cf0:	0fc9      	lsrs	r1, r1, #31
 8000cf2:	469a      	mov	sl, r3
 8000cf4:	0e24      	lsrs	r4, r4, #24
 8000cf6:	0015      	movs	r5, r2
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	0e00      	lsrs	r0, r0, #24
 8000cfc:	4689      	mov	r9, r1
 8000cfe:	00f6      	lsls	r6, r6, #3
 8000d00:	28ff      	cmp	r0, #255	; 0xff
 8000d02:	d100      	bne.n	8000d06 <__aeabi_fsub+0x32>
 8000d04:	e08f      	b.n	8000e26 <__aeabi_fsub+0x152>
 8000d06:	2101      	movs	r1, #1
 8000d08:	464f      	mov	r7, r9
 8000d0a:	404f      	eors	r7, r1
 8000d0c:	0039      	movs	r1, r7
 8000d0e:	4291      	cmp	r1, r2
 8000d10:	d066      	beq.n	8000de0 <__aeabi_fsub+0x10c>
 8000d12:	1a22      	subs	r2, r4, r0
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	dc00      	bgt.n	8000d1a <__aeabi_fsub+0x46>
 8000d18:	e09d      	b.n	8000e56 <__aeabi_fsub+0x182>
 8000d1a:	2800      	cmp	r0, #0
 8000d1c:	d13d      	bne.n	8000d9a <__aeabi_fsub+0xc6>
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d100      	bne.n	8000d24 <__aeabi_fsub+0x50>
 8000d22:	e08b      	b.n	8000e3c <__aeabi_fsub+0x168>
 8000d24:	1e51      	subs	r1, r2, #1
 8000d26:	2900      	cmp	r1, #0
 8000d28:	d000      	beq.n	8000d2c <__aeabi_fsub+0x58>
 8000d2a:	e0b5      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000d2c:	2401      	movs	r4, #1
 8000d2e:	1b9b      	subs	r3, r3, r6
 8000d30:	015a      	lsls	r2, r3, #5
 8000d32:	d544      	bpl.n	8000dbe <__aeabi_fsub+0xea>
 8000d34:	019b      	lsls	r3, r3, #6
 8000d36:	099f      	lsrs	r7, r3, #6
 8000d38:	0038      	movs	r0, r7
 8000d3a:	f001 fd9f 	bl	800287c <__clzsi2>
 8000d3e:	3805      	subs	r0, #5
 8000d40:	4087      	lsls	r7, r0
 8000d42:	4284      	cmp	r4, r0
 8000d44:	dd00      	ble.n	8000d48 <__aeabi_fsub+0x74>
 8000d46:	e096      	b.n	8000e76 <__aeabi_fsub+0x1a2>
 8000d48:	1b04      	subs	r4, r0, r4
 8000d4a:	003a      	movs	r2, r7
 8000d4c:	2020      	movs	r0, #32
 8000d4e:	3401      	adds	r4, #1
 8000d50:	40e2      	lsrs	r2, r4
 8000d52:	1b04      	subs	r4, r0, r4
 8000d54:	40a7      	lsls	r7, r4
 8000d56:	003b      	movs	r3, r7
 8000d58:	1e5f      	subs	r7, r3, #1
 8000d5a:	41bb      	sbcs	r3, r7
 8000d5c:	2400      	movs	r4, #0
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	075a      	lsls	r2, r3, #29
 8000d62:	d004      	beq.n	8000d6e <__aeabi_fsub+0x9a>
 8000d64:	220f      	movs	r2, #15
 8000d66:	401a      	ands	r2, r3
 8000d68:	2a04      	cmp	r2, #4
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_fsub+0x9a>
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	015a      	lsls	r2, r3, #5
 8000d70:	d527      	bpl.n	8000dc2 <__aeabi_fsub+0xee>
 8000d72:	3401      	adds	r4, #1
 8000d74:	2cff      	cmp	r4, #255	; 0xff
 8000d76:	d100      	bne.n	8000d7a <__aeabi_fsub+0xa6>
 8000d78:	e079      	b.n	8000e6e <__aeabi_fsub+0x19a>
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	019b      	lsls	r3, r3, #6
 8000d7e:	0a5b      	lsrs	r3, r3, #9
 8000d80:	b2e4      	uxtb	r4, r4
 8000d82:	402a      	ands	r2, r5
 8000d84:	025b      	lsls	r3, r3, #9
 8000d86:	05e4      	lsls	r4, r4, #23
 8000d88:	0a58      	lsrs	r0, r3, #9
 8000d8a:	07d2      	lsls	r2, r2, #31
 8000d8c:	4320      	orrs	r0, r4
 8000d8e:	4310      	orrs	r0, r2
 8000d90:	bc1c      	pop	{r2, r3, r4}
 8000d92:	4690      	mov	r8, r2
 8000d94:	4699      	mov	r9, r3
 8000d96:	46a2      	mov	sl, r4
 8000d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d9a:	2cff      	cmp	r4, #255	; 0xff
 8000d9c:	d0e0      	beq.n	8000d60 <__aeabi_fsub+0x8c>
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	04c9      	lsls	r1, r1, #19
 8000da2:	430e      	orrs	r6, r1
 8000da4:	2a1b      	cmp	r2, #27
 8000da6:	dc7b      	bgt.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000da8:	0031      	movs	r1, r6
 8000daa:	2020      	movs	r0, #32
 8000dac:	40d1      	lsrs	r1, r2
 8000dae:	1a82      	subs	r2, r0, r2
 8000db0:	4096      	lsls	r6, r2
 8000db2:	1e72      	subs	r2, r6, #1
 8000db4:	4196      	sbcs	r6, r2
 8000db6:	430e      	orrs	r6, r1
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	015a      	lsls	r2, r3, #5
 8000dbc:	d4ba      	bmi.n	8000d34 <__aeabi_fsub+0x60>
 8000dbe:	075a      	lsls	r2, r3, #29
 8000dc0:	d1d0      	bne.n	8000d64 <__aeabi_fsub+0x90>
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	08df      	lsrs	r7, r3, #3
 8000dc6:	402a      	ands	r2, r5
 8000dc8:	2cff      	cmp	r4, #255	; 0xff
 8000dca:	d133      	bne.n	8000e34 <__aeabi_fsub+0x160>
 8000dcc:	2f00      	cmp	r7, #0
 8000dce:	d100      	bne.n	8000dd2 <__aeabi_fsub+0xfe>
 8000dd0:	e0a8      	b.n	8000f24 <__aeabi_fsub+0x250>
 8000dd2:	2380      	movs	r3, #128	; 0x80
 8000dd4:	03db      	lsls	r3, r3, #15
 8000dd6:	433b      	orrs	r3, r7
 8000dd8:	025b      	lsls	r3, r3, #9
 8000dda:	0a5b      	lsrs	r3, r3, #9
 8000ddc:	24ff      	movs	r4, #255	; 0xff
 8000dde:	e7d1      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000de0:	1a21      	subs	r1, r4, r0
 8000de2:	2900      	cmp	r1, #0
 8000de4:	dd4c      	ble.n	8000e80 <__aeabi_fsub+0x1ac>
 8000de6:	2800      	cmp	r0, #0
 8000de8:	d02a      	beq.n	8000e40 <__aeabi_fsub+0x16c>
 8000dea:	2cff      	cmp	r4, #255	; 0xff
 8000dec:	d0b8      	beq.n	8000d60 <__aeabi_fsub+0x8c>
 8000dee:	2080      	movs	r0, #128	; 0x80
 8000df0:	04c0      	lsls	r0, r0, #19
 8000df2:	4306      	orrs	r6, r0
 8000df4:	291b      	cmp	r1, #27
 8000df6:	dd00      	ble.n	8000dfa <__aeabi_fsub+0x126>
 8000df8:	e0af      	b.n	8000f5a <__aeabi_fsub+0x286>
 8000dfa:	0030      	movs	r0, r6
 8000dfc:	2720      	movs	r7, #32
 8000dfe:	40c8      	lsrs	r0, r1
 8000e00:	1a79      	subs	r1, r7, r1
 8000e02:	408e      	lsls	r6, r1
 8000e04:	1e71      	subs	r1, r6, #1
 8000e06:	418e      	sbcs	r6, r1
 8000e08:	4306      	orrs	r6, r0
 8000e0a:	199b      	adds	r3, r3, r6
 8000e0c:	0159      	lsls	r1, r3, #5
 8000e0e:	d5d6      	bpl.n	8000dbe <__aeabi_fsub+0xea>
 8000e10:	3401      	adds	r4, #1
 8000e12:	2cff      	cmp	r4, #255	; 0xff
 8000e14:	d100      	bne.n	8000e18 <__aeabi_fsub+0x144>
 8000e16:	e085      	b.n	8000f24 <__aeabi_fsub+0x250>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	497a      	ldr	r1, [pc, #488]	; (8001004 <__aeabi_fsub+0x330>)
 8000e1c:	401a      	ands	r2, r3
 8000e1e:	085b      	lsrs	r3, r3, #1
 8000e20:	400b      	ands	r3, r1
 8000e22:	4313      	orrs	r3, r2
 8000e24:	e79c      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d000      	beq.n	8000e2c <__aeabi_fsub+0x158>
 8000e2a:	e770      	b.n	8000d0e <__aeabi_fsub+0x3a>
 8000e2c:	e76b      	b.n	8000d06 <__aeabi_fsub+0x32>
 8000e2e:	1e3b      	subs	r3, r7, #0
 8000e30:	d1c5      	bne.n	8000dbe <__aeabi_fsub+0xea>
 8000e32:	2200      	movs	r2, #0
 8000e34:	027b      	lsls	r3, r7, #9
 8000e36:	0a5b      	lsrs	r3, r3, #9
 8000e38:	b2e4      	uxtb	r4, r4
 8000e3a:	e7a3      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000e3c:	0014      	movs	r4, r2
 8000e3e:	e78f      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e40:	2e00      	cmp	r6, #0
 8000e42:	d04d      	beq.n	8000ee0 <__aeabi_fsub+0x20c>
 8000e44:	1e48      	subs	r0, r1, #1
 8000e46:	2800      	cmp	r0, #0
 8000e48:	d157      	bne.n	8000efa <__aeabi_fsub+0x226>
 8000e4a:	199b      	adds	r3, r3, r6
 8000e4c:	2401      	movs	r4, #1
 8000e4e:	015a      	lsls	r2, r3, #5
 8000e50:	d5b5      	bpl.n	8000dbe <__aeabi_fsub+0xea>
 8000e52:	2402      	movs	r4, #2
 8000e54:	e7e0      	b.n	8000e18 <__aeabi_fsub+0x144>
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	d125      	bne.n	8000ea6 <__aeabi_fsub+0x1d2>
 8000e5a:	1c62      	adds	r2, r4, #1
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	2a01      	cmp	r2, #1
 8000e60:	dd72      	ble.n	8000f48 <__aeabi_fsub+0x274>
 8000e62:	1b9f      	subs	r7, r3, r6
 8000e64:	017a      	lsls	r2, r7, #5
 8000e66:	d535      	bpl.n	8000ed4 <__aeabi_fsub+0x200>
 8000e68:	1af7      	subs	r7, r6, r3
 8000e6a:	000d      	movs	r5, r1
 8000e6c:	e764      	b.n	8000d38 <__aeabi_fsub+0x64>
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2300      	movs	r3, #0
 8000e72:	402a      	ands	r2, r5
 8000e74:	e786      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000e76:	003b      	movs	r3, r7
 8000e78:	4a63      	ldr	r2, [pc, #396]	; (8001008 <__aeabi_fsub+0x334>)
 8000e7a:	1a24      	subs	r4, r4, r0
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	e76f      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e80:	2900      	cmp	r1, #0
 8000e82:	d16c      	bne.n	8000f5e <__aeabi_fsub+0x28a>
 8000e84:	1c61      	adds	r1, r4, #1
 8000e86:	b2c8      	uxtb	r0, r1
 8000e88:	2801      	cmp	r0, #1
 8000e8a:	dd4e      	ble.n	8000f2a <__aeabi_fsub+0x256>
 8000e8c:	29ff      	cmp	r1, #255	; 0xff
 8000e8e:	d049      	beq.n	8000f24 <__aeabi_fsub+0x250>
 8000e90:	199b      	adds	r3, r3, r6
 8000e92:	085b      	lsrs	r3, r3, #1
 8000e94:	000c      	movs	r4, r1
 8000e96:	e763      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e98:	2aff      	cmp	r2, #255	; 0xff
 8000e9a:	d041      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000e9c:	000a      	movs	r2, r1
 8000e9e:	e781      	b.n	8000da4 <__aeabi_fsub+0xd0>
 8000ea0:	2601      	movs	r6, #1
 8000ea2:	1b9b      	subs	r3, r3, r6
 8000ea4:	e789      	b.n	8000dba <__aeabi_fsub+0xe6>
 8000ea6:	2c00      	cmp	r4, #0
 8000ea8:	d01c      	beq.n	8000ee4 <__aeabi_fsub+0x210>
 8000eaa:	28ff      	cmp	r0, #255	; 0xff
 8000eac:	d021      	beq.n	8000ef2 <__aeabi_fsub+0x21e>
 8000eae:	2480      	movs	r4, #128	; 0x80
 8000eb0:	04e4      	lsls	r4, r4, #19
 8000eb2:	4252      	negs	r2, r2
 8000eb4:	4323      	orrs	r3, r4
 8000eb6:	2a1b      	cmp	r2, #27
 8000eb8:	dd00      	ble.n	8000ebc <__aeabi_fsub+0x1e8>
 8000eba:	e096      	b.n	8000fea <__aeabi_fsub+0x316>
 8000ebc:	001c      	movs	r4, r3
 8000ebe:	2520      	movs	r5, #32
 8000ec0:	40d4      	lsrs	r4, r2
 8000ec2:	1aaa      	subs	r2, r5, r2
 8000ec4:	4093      	lsls	r3, r2
 8000ec6:	1e5a      	subs	r2, r3, #1
 8000ec8:	4193      	sbcs	r3, r2
 8000eca:	4323      	orrs	r3, r4
 8000ecc:	1af3      	subs	r3, r6, r3
 8000ece:	0004      	movs	r4, r0
 8000ed0:	000d      	movs	r5, r1
 8000ed2:	e72d      	b.n	8000d30 <__aeabi_fsub+0x5c>
 8000ed4:	2f00      	cmp	r7, #0
 8000ed6:	d000      	beq.n	8000eda <__aeabi_fsub+0x206>
 8000ed8:	e72e      	b.n	8000d38 <__aeabi_fsub+0x64>
 8000eda:	2200      	movs	r2, #0
 8000edc:	2400      	movs	r4, #0
 8000ede:	e7a9      	b.n	8000e34 <__aeabi_fsub+0x160>
 8000ee0:	000c      	movs	r4, r1
 8000ee2:	e73d      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d058      	beq.n	8000f9a <__aeabi_fsub+0x2c6>
 8000ee8:	43d2      	mvns	r2, r2
 8000eea:	2a00      	cmp	r2, #0
 8000eec:	d0ee      	beq.n	8000ecc <__aeabi_fsub+0x1f8>
 8000eee:	28ff      	cmp	r0, #255	; 0xff
 8000ef0:	d1e1      	bne.n	8000eb6 <__aeabi_fsub+0x1e2>
 8000ef2:	0033      	movs	r3, r6
 8000ef4:	24ff      	movs	r4, #255	; 0xff
 8000ef6:	000d      	movs	r5, r1
 8000ef8:	e732      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000efa:	29ff      	cmp	r1, #255	; 0xff
 8000efc:	d010      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000efe:	0001      	movs	r1, r0
 8000f00:	e778      	b.n	8000df4 <__aeabi_fsub+0x120>
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d06e      	beq.n	8000fe4 <__aeabi_fsub+0x310>
 8000f06:	24ff      	movs	r4, #255	; 0xff
 8000f08:	2e00      	cmp	r6, #0
 8000f0a:	d100      	bne.n	8000f0e <__aeabi_fsub+0x23a>
 8000f0c:	e728      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f0e:	2280      	movs	r2, #128	; 0x80
 8000f10:	4651      	mov	r1, sl
 8000f12:	03d2      	lsls	r2, r2, #15
 8000f14:	4211      	tst	r1, r2
 8000f16:	d003      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000f18:	4661      	mov	r1, ip
 8000f1a:	4211      	tst	r1, r2
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x24c>
 8000f1e:	0033      	movs	r3, r6
 8000f20:	24ff      	movs	r4, #255	; 0xff
 8000f22:	e71d      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f24:	24ff      	movs	r4, #255	; 0xff
 8000f26:	2300      	movs	r3, #0
 8000f28:	e72c      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000f2a:	2c00      	cmp	r4, #0
 8000f2c:	d1e9      	bne.n	8000f02 <__aeabi_fsub+0x22e>
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d063      	beq.n	8000ffa <__aeabi_fsub+0x326>
 8000f32:	2e00      	cmp	r6, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x264>
 8000f36:	e713      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f38:	199b      	adds	r3, r3, r6
 8000f3a:	015a      	lsls	r2, r3, #5
 8000f3c:	d400      	bmi.n	8000f40 <__aeabi_fsub+0x26c>
 8000f3e:	e73e      	b.n	8000dbe <__aeabi_fsub+0xea>
 8000f40:	4a31      	ldr	r2, [pc, #196]	; (8001008 <__aeabi_fsub+0x334>)
 8000f42:	000c      	movs	r4, r1
 8000f44:	4013      	ands	r3, r2
 8000f46:	e70b      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f48:	2c00      	cmp	r4, #0
 8000f4a:	d11e      	bne.n	8000f8a <__aeabi_fsub+0x2b6>
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d12f      	bne.n	8000fb0 <__aeabi_fsub+0x2dc>
 8000f50:	2e00      	cmp	r6, #0
 8000f52:	d04f      	beq.n	8000ff4 <__aeabi_fsub+0x320>
 8000f54:	0033      	movs	r3, r6
 8000f56:	000d      	movs	r5, r1
 8000f58:	e702      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f5a:	2601      	movs	r6, #1
 8000f5c:	e755      	b.n	8000e0a <__aeabi_fsub+0x136>
 8000f5e:	2c00      	cmp	r4, #0
 8000f60:	d11f      	bne.n	8000fa2 <__aeabi_fsub+0x2ce>
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d043      	beq.n	8000fee <__aeabi_fsub+0x31a>
 8000f66:	43c9      	mvns	r1, r1
 8000f68:	2900      	cmp	r1, #0
 8000f6a:	d00b      	beq.n	8000f84 <__aeabi_fsub+0x2b0>
 8000f6c:	28ff      	cmp	r0, #255	; 0xff
 8000f6e:	d039      	beq.n	8000fe4 <__aeabi_fsub+0x310>
 8000f70:	291b      	cmp	r1, #27
 8000f72:	dc44      	bgt.n	8000ffe <__aeabi_fsub+0x32a>
 8000f74:	001c      	movs	r4, r3
 8000f76:	2720      	movs	r7, #32
 8000f78:	40cc      	lsrs	r4, r1
 8000f7a:	1a79      	subs	r1, r7, r1
 8000f7c:	408b      	lsls	r3, r1
 8000f7e:	1e59      	subs	r1, r3, #1
 8000f80:	418b      	sbcs	r3, r1
 8000f82:	4323      	orrs	r3, r4
 8000f84:	199b      	adds	r3, r3, r6
 8000f86:	0004      	movs	r4, r0
 8000f88:	e740      	b.n	8000e0c <__aeabi_fsub+0x138>
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d11a      	bne.n	8000fc4 <__aeabi_fsub+0x2f0>
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	d124      	bne.n	8000fdc <__aeabi_fsub+0x308>
 8000f92:	2780      	movs	r7, #128	; 0x80
 8000f94:	2200      	movs	r2, #0
 8000f96:	03ff      	lsls	r7, r7, #15
 8000f98:	e71b      	b.n	8000dd2 <__aeabi_fsub+0xfe>
 8000f9a:	0033      	movs	r3, r6
 8000f9c:	0004      	movs	r4, r0
 8000f9e:	000d      	movs	r5, r1
 8000fa0:	e6de      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fa2:	28ff      	cmp	r0, #255	; 0xff
 8000fa4:	d01e      	beq.n	8000fe4 <__aeabi_fsub+0x310>
 8000fa6:	2480      	movs	r4, #128	; 0x80
 8000fa8:	04e4      	lsls	r4, r4, #19
 8000faa:	4249      	negs	r1, r1
 8000fac:	4323      	orrs	r3, r4
 8000fae:	e7df      	b.n	8000f70 <__aeabi_fsub+0x29c>
 8000fb0:	2e00      	cmp	r6, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_fsub+0x2e2>
 8000fb4:	e6d4      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fb6:	1b9f      	subs	r7, r3, r6
 8000fb8:	017a      	lsls	r2, r7, #5
 8000fba:	d400      	bmi.n	8000fbe <__aeabi_fsub+0x2ea>
 8000fbc:	e737      	b.n	8000e2e <__aeabi_fsub+0x15a>
 8000fbe:	1af3      	subs	r3, r6, r3
 8000fc0:	000d      	movs	r5, r1
 8000fc2:	e6cd      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fc4:	24ff      	movs	r4, #255	; 0xff
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	d100      	bne.n	8000fcc <__aeabi_fsub+0x2f8>
 8000fca:	e6c9      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fcc:	2280      	movs	r2, #128	; 0x80
 8000fce:	4650      	mov	r0, sl
 8000fd0:	03d2      	lsls	r2, r2, #15
 8000fd2:	4210      	tst	r0, r2
 8000fd4:	d0a4      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000fd6:	4660      	mov	r0, ip
 8000fd8:	4210      	tst	r0, r2
 8000fda:	d1a1      	bne.n	8000f20 <__aeabi_fsub+0x24c>
 8000fdc:	0033      	movs	r3, r6
 8000fde:	000d      	movs	r5, r1
 8000fe0:	24ff      	movs	r4, #255	; 0xff
 8000fe2:	e6bd      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fe4:	0033      	movs	r3, r6
 8000fe6:	24ff      	movs	r4, #255	; 0xff
 8000fe8:	e6ba      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e76e      	b.n	8000ecc <__aeabi_fsub+0x1f8>
 8000fee:	0033      	movs	r3, r6
 8000ff0:	0004      	movs	r4, r0
 8000ff2:	e6b5      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000ff4:	2700      	movs	r7, #0
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	e71c      	b.n	8000e34 <__aeabi_fsub+0x160>
 8000ffa:	0033      	movs	r3, r6
 8000ffc:	e6b0      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000ffe:	2301      	movs	r3, #1
 8001000:	e7c0      	b.n	8000f84 <__aeabi_fsub+0x2b0>
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	7dffffff 	.word	0x7dffffff
 8001008:	fbffffff 	.word	0xfbffffff

0800100c <__aeabi_fcmpun>:
 800100c:	0242      	lsls	r2, r0, #9
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	0040      	lsls	r0, r0, #1
 8001012:	0049      	lsls	r1, r1, #1
 8001014:	0a52      	lsrs	r2, r2, #9
 8001016:	0e00      	lsrs	r0, r0, #24
 8001018:	0a5b      	lsrs	r3, r3, #9
 800101a:	0e09      	lsrs	r1, r1, #24
 800101c:	28ff      	cmp	r0, #255	; 0xff
 800101e:	d003      	beq.n	8001028 <__aeabi_fcmpun+0x1c>
 8001020:	2000      	movs	r0, #0
 8001022:	29ff      	cmp	r1, #255	; 0xff
 8001024:	d006      	beq.n	8001034 <__aeabi_fcmpun+0x28>
 8001026:	4770      	bx	lr
 8001028:	38fe      	subs	r0, #254	; 0xfe
 800102a:	2a00      	cmp	r2, #0
 800102c:	d1fb      	bne.n	8001026 <__aeabi_fcmpun+0x1a>
 800102e:	2000      	movs	r0, #0
 8001030:	29ff      	cmp	r1, #255	; 0xff
 8001032:	d1f8      	bne.n	8001026 <__aeabi_fcmpun+0x1a>
 8001034:	0018      	movs	r0, r3
 8001036:	1e43      	subs	r3, r0, #1
 8001038:	4198      	sbcs	r0, r3
 800103a:	e7f4      	b.n	8001026 <__aeabi_fcmpun+0x1a>

0800103c <__aeabi_f2iz>:
 800103c:	0241      	lsls	r1, r0, #9
 800103e:	0043      	lsls	r3, r0, #1
 8001040:	0fc2      	lsrs	r2, r0, #31
 8001042:	0a49      	lsrs	r1, r1, #9
 8001044:	0e1b      	lsrs	r3, r3, #24
 8001046:	2000      	movs	r0, #0
 8001048:	2b7e      	cmp	r3, #126	; 0x7e
 800104a:	dd0d      	ble.n	8001068 <__aeabi_f2iz+0x2c>
 800104c:	2b9d      	cmp	r3, #157	; 0x9d
 800104e:	dc0c      	bgt.n	800106a <__aeabi_f2iz+0x2e>
 8001050:	2080      	movs	r0, #128	; 0x80
 8001052:	0400      	lsls	r0, r0, #16
 8001054:	4301      	orrs	r1, r0
 8001056:	2b95      	cmp	r3, #149	; 0x95
 8001058:	dc0a      	bgt.n	8001070 <__aeabi_f2iz+0x34>
 800105a:	2096      	movs	r0, #150	; 0x96
 800105c:	1ac3      	subs	r3, r0, r3
 800105e:	40d9      	lsrs	r1, r3
 8001060:	4248      	negs	r0, r1
 8001062:	2a00      	cmp	r2, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_f2iz+0x2c>
 8001066:	0008      	movs	r0, r1
 8001068:	4770      	bx	lr
 800106a:	4b03      	ldr	r3, [pc, #12]	; (8001078 <__aeabi_f2iz+0x3c>)
 800106c:	18d0      	adds	r0, r2, r3
 800106e:	e7fb      	b.n	8001068 <__aeabi_f2iz+0x2c>
 8001070:	3b96      	subs	r3, #150	; 0x96
 8001072:	4099      	lsls	r1, r3
 8001074:	e7f4      	b.n	8001060 <__aeabi_f2iz+0x24>
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	7fffffff 	.word	0x7fffffff

0800107c <__aeabi_i2f>:
 800107c:	b570      	push	{r4, r5, r6, lr}
 800107e:	2800      	cmp	r0, #0
 8001080:	d030      	beq.n	80010e4 <__aeabi_i2f+0x68>
 8001082:	17c3      	asrs	r3, r0, #31
 8001084:	18c4      	adds	r4, r0, r3
 8001086:	405c      	eors	r4, r3
 8001088:	0fc5      	lsrs	r5, r0, #31
 800108a:	0020      	movs	r0, r4
 800108c:	f001 fbf6 	bl	800287c <__clzsi2>
 8001090:	239e      	movs	r3, #158	; 0x9e
 8001092:	1a1b      	subs	r3, r3, r0
 8001094:	2b96      	cmp	r3, #150	; 0x96
 8001096:	dc0d      	bgt.n	80010b4 <__aeabi_i2f+0x38>
 8001098:	2296      	movs	r2, #150	; 0x96
 800109a:	1ad2      	subs	r2, r2, r3
 800109c:	4094      	lsls	r4, r2
 800109e:	002a      	movs	r2, r5
 80010a0:	0264      	lsls	r4, r4, #9
 80010a2:	0a64      	lsrs	r4, r4, #9
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	0264      	lsls	r4, r4, #9
 80010a8:	05db      	lsls	r3, r3, #23
 80010aa:	0a60      	lsrs	r0, r4, #9
 80010ac:	07d2      	lsls	r2, r2, #31
 80010ae:	4318      	orrs	r0, r3
 80010b0:	4310      	orrs	r0, r2
 80010b2:	bd70      	pop	{r4, r5, r6, pc}
 80010b4:	2b99      	cmp	r3, #153	; 0x99
 80010b6:	dc19      	bgt.n	80010ec <__aeabi_i2f+0x70>
 80010b8:	2299      	movs	r2, #153	; 0x99
 80010ba:	1ad2      	subs	r2, r2, r3
 80010bc:	2a00      	cmp	r2, #0
 80010be:	dd29      	ble.n	8001114 <__aeabi_i2f+0x98>
 80010c0:	4094      	lsls	r4, r2
 80010c2:	0022      	movs	r2, r4
 80010c4:	4c14      	ldr	r4, [pc, #80]	; (8001118 <__aeabi_i2f+0x9c>)
 80010c6:	4014      	ands	r4, r2
 80010c8:	0751      	lsls	r1, r2, #29
 80010ca:	d004      	beq.n	80010d6 <__aeabi_i2f+0x5a>
 80010cc:	210f      	movs	r1, #15
 80010ce:	400a      	ands	r2, r1
 80010d0:	2a04      	cmp	r2, #4
 80010d2:	d000      	beq.n	80010d6 <__aeabi_i2f+0x5a>
 80010d4:	3404      	adds	r4, #4
 80010d6:	0162      	lsls	r2, r4, #5
 80010d8:	d413      	bmi.n	8001102 <__aeabi_i2f+0x86>
 80010da:	01a4      	lsls	r4, r4, #6
 80010dc:	0a64      	lsrs	r4, r4, #9
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	002a      	movs	r2, r5
 80010e2:	e7e0      	b.n	80010a6 <__aeabi_i2f+0x2a>
 80010e4:	2200      	movs	r2, #0
 80010e6:	2300      	movs	r3, #0
 80010e8:	2400      	movs	r4, #0
 80010ea:	e7dc      	b.n	80010a6 <__aeabi_i2f+0x2a>
 80010ec:	2205      	movs	r2, #5
 80010ee:	0021      	movs	r1, r4
 80010f0:	1a12      	subs	r2, r2, r0
 80010f2:	40d1      	lsrs	r1, r2
 80010f4:	22b9      	movs	r2, #185	; 0xb9
 80010f6:	1ad2      	subs	r2, r2, r3
 80010f8:	4094      	lsls	r4, r2
 80010fa:	1e62      	subs	r2, r4, #1
 80010fc:	4194      	sbcs	r4, r2
 80010fe:	430c      	orrs	r4, r1
 8001100:	e7da      	b.n	80010b8 <__aeabi_i2f+0x3c>
 8001102:	4b05      	ldr	r3, [pc, #20]	; (8001118 <__aeabi_i2f+0x9c>)
 8001104:	002a      	movs	r2, r5
 8001106:	401c      	ands	r4, r3
 8001108:	239f      	movs	r3, #159	; 0x9f
 800110a:	01a4      	lsls	r4, r4, #6
 800110c:	1a1b      	subs	r3, r3, r0
 800110e:	0a64      	lsrs	r4, r4, #9
 8001110:	b2db      	uxtb	r3, r3
 8001112:	e7c8      	b.n	80010a6 <__aeabi_i2f+0x2a>
 8001114:	0022      	movs	r2, r4
 8001116:	e7d5      	b.n	80010c4 <__aeabi_i2f+0x48>
 8001118:	fbffffff 	.word	0xfbffffff

0800111c <__aeabi_ui2f>:
 800111c:	b510      	push	{r4, lr}
 800111e:	1e04      	subs	r4, r0, #0
 8001120:	d027      	beq.n	8001172 <__aeabi_ui2f+0x56>
 8001122:	f001 fbab 	bl	800287c <__clzsi2>
 8001126:	239e      	movs	r3, #158	; 0x9e
 8001128:	1a1b      	subs	r3, r3, r0
 800112a:	2b96      	cmp	r3, #150	; 0x96
 800112c:	dc0a      	bgt.n	8001144 <__aeabi_ui2f+0x28>
 800112e:	2296      	movs	r2, #150	; 0x96
 8001130:	1ad2      	subs	r2, r2, r3
 8001132:	4094      	lsls	r4, r2
 8001134:	0264      	lsls	r4, r4, #9
 8001136:	0a64      	lsrs	r4, r4, #9
 8001138:	b2db      	uxtb	r3, r3
 800113a:	0264      	lsls	r4, r4, #9
 800113c:	05db      	lsls	r3, r3, #23
 800113e:	0a60      	lsrs	r0, r4, #9
 8001140:	4318      	orrs	r0, r3
 8001142:	bd10      	pop	{r4, pc}
 8001144:	2b99      	cmp	r3, #153	; 0x99
 8001146:	dc17      	bgt.n	8001178 <__aeabi_ui2f+0x5c>
 8001148:	2299      	movs	r2, #153	; 0x99
 800114a:	1ad2      	subs	r2, r2, r3
 800114c:	2a00      	cmp	r2, #0
 800114e:	dd27      	ble.n	80011a0 <__aeabi_ui2f+0x84>
 8001150:	4094      	lsls	r4, r2
 8001152:	0022      	movs	r2, r4
 8001154:	4c13      	ldr	r4, [pc, #76]	; (80011a4 <__aeabi_ui2f+0x88>)
 8001156:	4014      	ands	r4, r2
 8001158:	0751      	lsls	r1, r2, #29
 800115a:	d004      	beq.n	8001166 <__aeabi_ui2f+0x4a>
 800115c:	210f      	movs	r1, #15
 800115e:	400a      	ands	r2, r1
 8001160:	2a04      	cmp	r2, #4
 8001162:	d000      	beq.n	8001166 <__aeabi_ui2f+0x4a>
 8001164:	3404      	adds	r4, #4
 8001166:	0162      	lsls	r2, r4, #5
 8001168:	d412      	bmi.n	8001190 <__aeabi_ui2f+0x74>
 800116a:	01a4      	lsls	r4, r4, #6
 800116c:	0a64      	lsrs	r4, r4, #9
 800116e:	b2db      	uxtb	r3, r3
 8001170:	e7e3      	b.n	800113a <__aeabi_ui2f+0x1e>
 8001172:	2300      	movs	r3, #0
 8001174:	2400      	movs	r4, #0
 8001176:	e7e0      	b.n	800113a <__aeabi_ui2f+0x1e>
 8001178:	22b9      	movs	r2, #185	; 0xb9
 800117a:	0021      	movs	r1, r4
 800117c:	1ad2      	subs	r2, r2, r3
 800117e:	4091      	lsls	r1, r2
 8001180:	000a      	movs	r2, r1
 8001182:	1e51      	subs	r1, r2, #1
 8001184:	418a      	sbcs	r2, r1
 8001186:	2105      	movs	r1, #5
 8001188:	1a09      	subs	r1, r1, r0
 800118a:	40cc      	lsrs	r4, r1
 800118c:	4314      	orrs	r4, r2
 800118e:	e7db      	b.n	8001148 <__aeabi_ui2f+0x2c>
 8001190:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <__aeabi_ui2f+0x88>)
 8001192:	401c      	ands	r4, r3
 8001194:	239f      	movs	r3, #159	; 0x9f
 8001196:	01a4      	lsls	r4, r4, #6
 8001198:	1a1b      	subs	r3, r3, r0
 800119a:	0a64      	lsrs	r4, r4, #9
 800119c:	b2db      	uxtb	r3, r3
 800119e:	e7cc      	b.n	800113a <__aeabi_ui2f+0x1e>
 80011a0:	0022      	movs	r2, r4
 80011a2:	e7d7      	b.n	8001154 <__aeabi_ui2f+0x38>
 80011a4:	fbffffff 	.word	0xfbffffff

080011a8 <__aeabi_dadd>:
 80011a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011aa:	4645      	mov	r5, r8
 80011ac:	46de      	mov	lr, fp
 80011ae:	4657      	mov	r7, sl
 80011b0:	464e      	mov	r6, r9
 80011b2:	030c      	lsls	r4, r1, #12
 80011b4:	b5e0      	push	{r5, r6, r7, lr}
 80011b6:	004e      	lsls	r6, r1, #1
 80011b8:	0fc9      	lsrs	r1, r1, #31
 80011ba:	4688      	mov	r8, r1
 80011bc:	000d      	movs	r5, r1
 80011be:	0a61      	lsrs	r1, r4, #9
 80011c0:	0f44      	lsrs	r4, r0, #29
 80011c2:	430c      	orrs	r4, r1
 80011c4:	00c7      	lsls	r7, r0, #3
 80011c6:	0319      	lsls	r1, r3, #12
 80011c8:	0058      	lsls	r0, r3, #1
 80011ca:	0fdb      	lsrs	r3, r3, #31
 80011cc:	469b      	mov	fp, r3
 80011ce:	0a4b      	lsrs	r3, r1, #9
 80011d0:	0f51      	lsrs	r1, r2, #29
 80011d2:	430b      	orrs	r3, r1
 80011d4:	0d76      	lsrs	r6, r6, #21
 80011d6:	0d40      	lsrs	r0, r0, #21
 80011d8:	0019      	movs	r1, r3
 80011da:	00d2      	lsls	r2, r2, #3
 80011dc:	45d8      	cmp	r8, fp
 80011de:	d100      	bne.n	80011e2 <__aeabi_dadd+0x3a>
 80011e0:	e0ae      	b.n	8001340 <__aeabi_dadd+0x198>
 80011e2:	1a35      	subs	r5, r6, r0
 80011e4:	2d00      	cmp	r5, #0
 80011e6:	dc00      	bgt.n	80011ea <__aeabi_dadd+0x42>
 80011e8:	e0f6      	b.n	80013d8 <__aeabi_dadd+0x230>
 80011ea:	2800      	cmp	r0, #0
 80011ec:	d10f      	bne.n	800120e <__aeabi_dadd+0x66>
 80011ee:	4313      	orrs	r3, r2
 80011f0:	d100      	bne.n	80011f4 <__aeabi_dadd+0x4c>
 80011f2:	e0db      	b.n	80013ac <__aeabi_dadd+0x204>
 80011f4:	1e6b      	subs	r3, r5, #1
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d000      	beq.n	80011fc <__aeabi_dadd+0x54>
 80011fa:	e137      	b.n	800146c <__aeabi_dadd+0x2c4>
 80011fc:	1aba      	subs	r2, r7, r2
 80011fe:	4297      	cmp	r7, r2
 8001200:	41bf      	sbcs	r7, r7
 8001202:	1a64      	subs	r4, r4, r1
 8001204:	427f      	negs	r7, r7
 8001206:	1be4      	subs	r4, r4, r7
 8001208:	2601      	movs	r6, #1
 800120a:	0017      	movs	r7, r2
 800120c:	e024      	b.n	8001258 <__aeabi_dadd+0xb0>
 800120e:	4bc6      	ldr	r3, [pc, #792]	; (8001528 <__aeabi_dadd+0x380>)
 8001210:	429e      	cmp	r6, r3
 8001212:	d04d      	beq.n	80012b0 <__aeabi_dadd+0x108>
 8001214:	2380      	movs	r3, #128	; 0x80
 8001216:	041b      	lsls	r3, r3, #16
 8001218:	4319      	orrs	r1, r3
 800121a:	2d38      	cmp	r5, #56	; 0x38
 800121c:	dd00      	ble.n	8001220 <__aeabi_dadd+0x78>
 800121e:	e107      	b.n	8001430 <__aeabi_dadd+0x288>
 8001220:	2d1f      	cmp	r5, #31
 8001222:	dd00      	ble.n	8001226 <__aeabi_dadd+0x7e>
 8001224:	e138      	b.n	8001498 <__aeabi_dadd+0x2f0>
 8001226:	2020      	movs	r0, #32
 8001228:	1b43      	subs	r3, r0, r5
 800122a:	469a      	mov	sl, r3
 800122c:	000b      	movs	r3, r1
 800122e:	4650      	mov	r0, sl
 8001230:	4083      	lsls	r3, r0
 8001232:	4699      	mov	r9, r3
 8001234:	0013      	movs	r3, r2
 8001236:	4648      	mov	r0, r9
 8001238:	40eb      	lsrs	r3, r5
 800123a:	4318      	orrs	r0, r3
 800123c:	0003      	movs	r3, r0
 800123e:	4650      	mov	r0, sl
 8001240:	4082      	lsls	r2, r0
 8001242:	1e50      	subs	r0, r2, #1
 8001244:	4182      	sbcs	r2, r0
 8001246:	40e9      	lsrs	r1, r5
 8001248:	431a      	orrs	r2, r3
 800124a:	1aba      	subs	r2, r7, r2
 800124c:	1a61      	subs	r1, r4, r1
 800124e:	4297      	cmp	r7, r2
 8001250:	41a4      	sbcs	r4, r4
 8001252:	0017      	movs	r7, r2
 8001254:	4264      	negs	r4, r4
 8001256:	1b0c      	subs	r4, r1, r4
 8001258:	0223      	lsls	r3, r4, #8
 800125a:	d562      	bpl.n	8001322 <__aeabi_dadd+0x17a>
 800125c:	0264      	lsls	r4, r4, #9
 800125e:	0a65      	lsrs	r5, r4, #9
 8001260:	2d00      	cmp	r5, #0
 8001262:	d100      	bne.n	8001266 <__aeabi_dadd+0xbe>
 8001264:	e0df      	b.n	8001426 <__aeabi_dadd+0x27e>
 8001266:	0028      	movs	r0, r5
 8001268:	f001 fb08 	bl	800287c <__clzsi2>
 800126c:	0003      	movs	r3, r0
 800126e:	3b08      	subs	r3, #8
 8001270:	2b1f      	cmp	r3, #31
 8001272:	dd00      	ble.n	8001276 <__aeabi_dadd+0xce>
 8001274:	e0d2      	b.n	800141c <__aeabi_dadd+0x274>
 8001276:	2220      	movs	r2, #32
 8001278:	003c      	movs	r4, r7
 800127a:	1ad2      	subs	r2, r2, r3
 800127c:	409d      	lsls	r5, r3
 800127e:	40d4      	lsrs	r4, r2
 8001280:	409f      	lsls	r7, r3
 8001282:	4325      	orrs	r5, r4
 8001284:	429e      	cmp	r6, r3
 8001286:	dd00      	ble.n	800128a <__aeabi_dadd+0xe2>
 8001288:	e0c4      	b.n	8001414 <__aeabi_dadd+0x26c>
 800128a:	1b9e      	subs	r6, r3, r6
 800128c:	1c73      	adds	r3, r6, #1
 800128e:	2b1f      	cmp	r3, #31
 8001290:	dd00      	ble.n	8001294 <__aeabi_dadd+0xec>
 8001292:	e0f1      	b.n	8001478 <__aeabi_dadd+0x2d0>
 8001294:	2220      	movs	r2, #32
 8001296:	0038      	movs	r0, r7
 8001298:	0029      	movs	r1, r5
 800129a:	1ad2      	subs	r2, r2, r3
 800129c:	40d8      	lsrs	r0, r3
 800129e:	4091      	lsls	r1, r2
 80012a0:	4097      	lsls	r7, r2
 80012a2:	002c      	movs	r4, r5
 80012a4:	4301      	orrs	r1, r0
 80012a6:	1e78      	subs	r0, r7, #1
 80012a8:	4187      	sbcs	r7, r0
 80012aa:	40dc      	lsrs	r4, r3
 80012ac:	2600      	movs	r6, #0
 80012ae:	430f      	orrs	r7, r1
 80012b0:	077b      	lsls	r3, r7, #29
 80012b2:	d009      	beq.n	80012c8 <__aeabi_dadd+0x120>
 80012b4:	230f      	movs	r3, #15
 80012b6:	403b      	ands	r3, r7
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d005      	beq.n	80012c8 <__aeabi_dadd+0x120>
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	42bb      	cmp	r3, r7
 80012c0:	41bf      	sbcs	r7, r7
 80012c2:	427f      	negs	r7, r7
 80012c4:	19e4      	adds	r4, r4, r7
 80012c6:	001f      	movs	r7, r3
 80012c8:	0223      	lsls	r3, r4, #8
 80012ca:	d52c      	bpl.n	8001326 <__aeabi_dadd+0x17e>
 80012cc:	4b96      	ldr	r3, [pc, #600]	; (8001528 <__aeabi_dadd+0x380>)
 80012ce:	3601      	adds	r6, #1
 80012d0:	429e      	cmp	r6, r3
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dadd+0x12e>
 80012d4:	e09a      	b.n	800140c <__aeabi_dadd+0x264>
 80012d6:	4645      	mov	r5, r8
 80012d8:	4b94      	ldr	r3, [pc, #592]	; (800152c <__aeabi_dadd+0x384>)
 80012da:	08ff      	lsrs	r7, r7, #3
 80012dc:	401c      	ands	r4, r3
 80012de:	0760      	lsls	r0, r4, #29
 80012e0:	0576      	lsls	r6, r6, #21
 80012e2:	0264      	lsls	r4, r4, #9
 80012e4:	4307      	orrs	r7, r0
 80012e6:	0b24      	lsrs	r4, r4, #12
 80012e8:	0d76      	lsrs	r6, r6, #21
 80012ea:	2100      	movs	r1, #0
 80012ec:	0324      	lsls	r4, r4, #12
 80012ee:	0b23      	lsrs	r3, r4, #12
 80012f0:	0d0c      	lsrs	r4, r1, #20
 80012f2:	4a8f      	ldr	r2, [pc, #572]	; (8001530 <__aeabi_dadd+0x388>)
 80012f4:	0524      	lsls	r4, r4, #20
 80012f6:	431c      	orrs	r4, r3
 80012f8:	4014      	ands	r4, r2
 80012fa:	0533      	lsls	r3, r6, #20
 80012fc:	4323      	orrs	r3, r4
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	07ed      	lsls	r5, r5, #31
 8001302:	085b      	lsrs	r3, r3, #1
 8001304:	432b      	orrs	r3, r5
 8001306:	0038      	movs	r0, r7
 8001308:	0019      	movs	r1, r3
 800130a:	bc3c      	pop	{r2, r3, r4, r5}
 800130c:	4690      	mov	r8, r2
 800130e:	4699      	mov	r9, r3
 8001310:	46a2      	mov	sl, r4
 8001312:	46ab      	mov	fp, r5
 8001314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001316:	4664      	mov	r4, ip
 8001318:	4304      	orrs	r4, r0
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x176>
 800131c:	e211      	b.n	8001742 <__aeabi_dadd+0x59a>
 800131e:	0004      	movs	r4, r0
 8001320:	4667      	mov	r7, ip
 8001322:	077b      	lsls	r3, r7, #29
 8001324:	d1c6      	bne.n	80012b4 <__aeabi_dadd+0x10c>
 8001326:	4645      	mov	r5, r8
 8001328:	0760      	lsls	r0, r4, #29
 800132a:	08ff      	lsrs	r7, r7, #3
 800132c:	4307      	orrs	r7, r0
 800132e:	08e4      	lsrs	r4, r4, #3
 8001330:	4b7d      	ldr	r3, [pc, #500]	; (8001528 <__aeabi_dadd+0x380>)
 8001332:	429e      	cmp	r6, r3
 8001334:	d030      	beq.n	8001398 <__aeabi_dadd+0x1f0>
 8001336:	0324      	lsls	r4, r4, #12
 8001338:	0576      	lsls	r6, r6, #21
 800133a:	0b24      	lsrs	r4, r4, #12
 800133c:	0d76      	lsrs	r6, r6, #21
 800133e:	e7d4      	b.n	80012ea <__aeabi_dadd+0x142>
 8001340:	1a33      	subs	r3, r6, r0
 8001342:	469a      	mov	sl, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	dd78      	ble.n	800143a <__aeabi_dadd+0x292>
 8001348:	2800      	cmp	r0, #0
 800134a:	d031      	beq.n	80013b0 <__aeabi_dadd+0x208>
 800134c:	4876      	ldr	r0, [pc, #472]	; (8001528 <__aeabi_dadd+0x380>)
 800134e:	4286      	cmp	r6, r0
 8001350:	d0ae      	beq.n	80012b0 <__aeabi_dadd+0x108>
 8001352:	2080      	movs	r0, #128	; 0x80
 8001354:	0400      	lsls	r0, r0, #16
 8001356:	4301      	orrs	r1, r0
 8001358:	4653      	mov	r3, sl
 800135a:	2b38      	cmp	r3, #56	; 0x38
 800135c:	dc00      	bgt.n	8001360 <__aeabi_dadd+0x1b8>
 800135e:	e0e9      	b.n	8001534 <__aeabi_dadd+0x38c>
 8001360:	430a      	orrs	r2, r1
 8001362:	1e51      	subs	r1, r2, #1
 8001364:	418a      	sbcs	r2, r1
 8001366:	2100      	movs	r1, #0
 8001368:	19d2      	adds	r2, r2, r7
 800136a:	42ba      	cmp	r2, r7
 800136c:	41bf      	sbcs	r7, r7
 800136e:	1909      	adds	r1, r1, r4
 8001370:	427c      	negs	r4, r7
 8001372:	0017      	movs	r7, r2
 8001374:	190c      	adds	r4, r1, r4
 8001376:	0223      	lsls	r3, r4, #8
 8001378:	d5d3      	bpl.n	8001322 <__aeabi_dadd+0x17a>
 800137a:	4b6b      	ldr	r3, [pc, #428]	; (8001528 <__aeabi_dadd+0x380>)
 800137c:	3601      	adds	r6, #1
 800137e:	429e      	cmp	r6, r3
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0x1dc>
 8001382:	e13a      	b.n	80015fa <__aeabi_dadd+0x452>
 8001384:	2001      	movs	r0, #1
 8001386:	4b69      	ldr	r3, [pc, #420]	; (800152c <__aeabi_dadd+0x384>)
 8001388:	401c      	ands	r4, r3
 800138a:	087b      	lsrs	r3, r7, #1
 800138c:	4007      	ands	r7, r0
 800138e:	431f      	orrs	r7, r3
 8001390:	07e0      	lsls	r0, r4, #31
 8001392:	4307      	orrs	r7, r0
 8001394:	0864      	lsrs	r4, r4, #1
 8001396:	e78b      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001398:	0023      	movs	r3, r4
 800139a:	433b      	orrs	r3, r7
 800139c:	d100      	bne.n	80013a0 <__aeabi_dadd+0x1f8>
 800139e:	e1cb      	b.n	8001738 <__aeabi_dadd+0x590>
 80013a0:	2280      	movs	r2, #128	; 0x80
 80013a2:	0312      	lsls	r2, r2, #12
 80013a4:	4314      	orrs	r4, r2
 80013a6:	0324      	lsls	r4, r4, #12
 80013a8:	0b24      	lsrs	r4, r4, #12
 80013aa:	e79e      	b.n	80012ea <__aeabi_dadd+0x142>
 80013ac:	002e      	movs	r6, r5
 80013ae:	e77f      	b.n	80012b0 <__aeabi_dadd+0x108>
 80013b0:	0008      	movs	r0, r1
 80013b2:	4310      	orrs	r0, r2
 80013b4:	d100      	bne.n	80013b8 <__aeabi_dadd+0x210>
 80013b6:	e0b4      	b.n	8001522 <__aeabi_dadd+0x37a>
 80013b8:	1e58      	subs	r0, r3, #1
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d000      	beq.n	80013c0 <__aeabi_dadd+0x218>
 80013be:	e0de      	b.n	800157e <__aeabi_dadd+0x3d6>
 80013c0:	18ba      	adds	r2, r7, r2
 80013c2:	42ba      	cmp	r2, r7
 80013c4:	419b      	sbcs	r3, r3
 80013c6:	1864      	adds	r4, r4, r1
 80013c8:	425b      	negs	r3, r3
 80013ca:	18e4      	adds	r4, r4, r3
 80013cc:	0017      	movs	r7, r2
 80013ce:	2601      	movs	r6, #1
 80013d0:	0223      	lsls	r3, r4, #8
 80013d2:	d5a6      	bpl.n	8001322 <__aeabi_dadd+0x17a>
 80013d4:	2602      	movs	r6, #2
 80013d6:	e7d5      	b.n	8001384 <__aeabi_dadd+0x1dc>
 80013d8:	2d00      	cmp	r5, #0
 80013da:	d16e      	bne.n	80014ba <__aeabi_dadd+0x312>
 80013dc:	1c70      	adds	r0, r6, #1
 80013de:	0540      	lsls	r0, r0, #21
 80013e0:	0d40      	lsrs	r0, r0, #21
 80013e2:	2801      	cmp	r0, #1
 80013e4:	dc00      	bgt.n	80013e8 <__aeabi_dadd+0x240>
 80013e6:	e0f9      	b.n	80015dc <__aeabi_dadd+0x434>
 80013e8:	1ab8      	subs	r0, r7, r2
 80013ea:	4684      	mov	ip, r0
 80013ec:	4287      	cmp	r7, r0
 80013ee:	4180      	sbcs	r0, r0
 80013f0:	1ae5      	subs	r5, r4, r3
 80013f2:	4240      	negs	r0, r0
 80013f4:	1a2d      	subs	r5, r5, r0
 80013f6:	0228      	lsls	r0, r5, #8
 80013f8:	d400      	bmi.n	80013fc <__aeabi_dadd+0x254>
 80013fa:	e089      	b.n	8001510 <__aeabi_dadd+0x368>
 80013fc:	1bd7      	subs	r7, r2, r7
 80013fe:	42ba      	cmp	r2, r7
 8001400:	4192      	sbcs	r2, r2
 8001402:	1b1c      	subs	r4, r3, r4
 8001404:	4252      	negs	r2, r2
 8001406:	1aa5      	subs	r5, r4, r2
 8001408:	46d8      	mov	r8, fp
 800140a:	e729      	b.n	8001260 <__aeabi_dadd+0xb8>
 800140c:	4645      	mov	r5, r8
 800140e:	2400      	movs	r4, #0
 8001410:	2700      	movs	r7, #0
 8001412:	e76a      	b.n	80012ea <__aeabi_dadd+0x142>
 8001414:	4c45      	ldr	r4, [pc, #276]	; (800152c <__aeabi_dadd+0x384>)
 8001416:	1af6      	subs	r6, r6, r3
 8001418:	402c      	ands	r4, r5
 800141a:	e749      	b.n	80012b0 <__aeabi_dadd+0x108>
 800141c:	003d      	movs	r5, r7
 800141e:	3828      	subs	r0, #40	; 0x28
 8001420:	4085      	lsls	r5, r0
 8001422:	2700      	movs	r7, #0
 8001424:	e72e      	b.n	8001284 <__aeabi_dadd+0xdc>
 8001426:	0038      	movs	r0, r7
 8001428:	f001 fa28 	bl	800287c <__clzsi2>
 800142c:	3020      	adds	r0, #32
 800142e:	e71d      	b.n	800126c <__aeabi_dadd+0xc4>
 8001430:	430a      	orrs	r2, r1
 8001432:	1e51      	subs	r1, r2, #1
 8001434:	418a      	sbcs	r2, r1
 8001436:	2100      	movs	r1, #0
 8001438:	e707      	b.n	800124a <__aeabi_dadd+0xa2>
 800143a:	2b00      	cmp	r3, #0
 800143c:	d000      	beq.n	8001440 <__aeabi_dadd+0x298>
 800143e:	e0f3      	b.n	8001628 <__aeabi_dadd+0x480>
 8001440:	1c70      	adds	r0, r6, #1
 8001442:	0543      	lsls	r3, r0, #21
 8001444:	0d5b      	lsrs	r3, r3, #21
 8001446:	2b01      	cmp	r3, #1
 8001448:	dc00      	bgt.n	800144c <__aeabi_dadd+0x2a4>
 800144a:	e0ad      	b.n	80015a8 <__aeabi_dadd+0x400>
 800144c:	4b36      	ldr	r3, [pc, #216]	; (8001528 <__aeabi_dadd+0x380>)
 800144e:	4298      	cmp	r0, r3
 8001450:	d100      	bne.n	8001454 <__aeabi_dadd+0x2ac>
 8001452:	e0d1      	b.n	80015f8 <__aeabi_dadd+0x450>
 8001454:	18ba      	adds	r2, r7, r2
 8001456:	42ba      	cmp	r2, r7
 8001458:	41bf      	sbcs	r7, r7
 800145a:	1864      	adds	r4, r4, r1
 800145c:	427f      	negs	r7, r7
 800145e:	19e4      	adds	r4, r4, r7
 8001460:	07e7      	lsls	r7, r4, #31
 8001462:	0852      	lsrs	r2, r2, #1
 8001464:	4317      	orrs	r7, r2
 8001466:	0864      	lsrs	r4, r4, #1
 8001468:	0006      	movs	r6, r0
 800146a:	e721      	b.n	80012b0 <__aeabi_dadd+0x108>
 800146c:	482e      	ldr	r0, [pc, #184]	; (8001528 <__aeabi_dadd+0x380>)
 800146e:	4285      	cmp	r5, r0
 8001470:	d100      	bne.n	8001474 <__aeabi_dadd+0x2cc>
 8001472:	e093      	b.n	800159c <__aeabi_dadd+0x3f4>
 8001474:	001d      	movs	r5, r3
 8001476:	e6d0      	b.n	800121a <__aeabi_dadd+0x72>
 8001478:	0029      	movs	r1, r5
 800147a:	3e1f      	subs	r6, #31
 800147c:	40f1      	lsrs	r1, r6
 800147e:	2b20      	cmp	r3, #32
 8001480:	d100      	bne.n	8001484 <__aeabi_dadd+0x2dc>
 8001482:	e08d      	b.n	80015a0 <__aeabi_dadd+0x3f8>
 8001484:	2240      	movs	r2, #64	; 0x40
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	409d      	lsls	r5, r3
 800148a:	432f      	orrs	r7, r5
 800148c:	1e7d      	subs	r5, r7, #1
 800148e:	41af      	sbcs	r7, r5
 8001490:	2400      	movs	r4, #0
 8001492:	430f      	orrs	r7, r1
 8001494:	2600      	movs	r6, #0
 8001496:	e744      	b.n	8001322 <__aeabi_dadd+0x17a>
 8001498:	002b      	movs	r3, r5
 800149a:	0008      	movs	r0, r1
 800149c:	3b20      	subs	r3, #32
 800149e:	40d8      	lsrs	r0, r3
 80014a0:	0003      	movs	r3, r0
 80014a2:	2d20      	cmp	r5, #32
 80014a4:	d100      	bne.n	80014a8 <__aeabi_dadd+0x300>
 80014a6:	e07d      	b.n	80015a4 <__aeabi_dadd+0x3fc>
 80014a8:	2040      	movs	r0, #64	; 0x40
 80014aa:	1b45      	subs	r5, r0, r5
 80014ac:	40a9      	lsls	r1, r5
 80014ae:	430a      	orrs	r2, r1
 80014b0:	1e51      	subs	r1, r2, #1
 80014b2:	418a      	sbcs	r2, r1
 80014b4:	2100      	movs	r1, #0
 80014b6:	431a      	orrs	r2, r3
 80014b8:	e6c7      	b.n	800124a <__aeabi_dadd+0xa2>
 80014ba:	2e00      	cmp	r6, #0
 80014bc:	d050      	beq.n	8001560 <__aeabi_dadd+0x3b8>
 80014be:	4e1a      	ldr	r6, [pc, #104]	; (8001528 <__aeabi_dadd+0x380>)
 80014c0:	42b0      	cmp	r0, r6
 80014c2:	d057      	beq.n	8001574 <__aeabi_dadd+0x3cc>
 80014c4:	2680      	movs	r6, #128	; 0x80
 80014c6:	426b      	negs	r3, r5
 80014c8:	4699      	mov	r9, r3
 80014ca:	0436      	lsls	r6, r6, #16
 80014cc:	4334      	orrs	r4, r6
 80014ce:	464b      	mov	r3, r9
 80014d0:	2b38      	cmp	r3, #56	; 0x38
 80014d2:	dd00      	ble.n	80014d6 <__aeabi_dadd+0x32e>
 80014d4:	e0d6      	b.n	8001684 <__aeabi_dadd+0x4dc>
 80014d6:	2b1f      	cmp	r3, #31
 80014d8:	dd00      	ble.n	80014dc <__aeabi_dadd+0x334>
 80014da:	e135      	b.n	8001748 <__aeabi_dadd+0x5a0>
 80014dc:	2620      	movs	r6, #32
 80014de:	1af5      	subs	r5, r6, r3
 80014e0:	0026      	movs	r6, r4
 80014e2:	40ae      	lsls	r6, r5
 80014e4:	46b2      	mov	sl, r6
 80014e6:	003e      	movs	r6, r7
 80014e8:	40de      	lsrs	r6, r3
 80014ea:	46ac      	mov	ip, r5
 80014ec:	0035      	movs	r5, r6
 80014ee:	4656      	mov	r6, sl
 80014f0:	432e      	orrs	r6, r5
 80014f2:	4665      	mov	r5, ip
 80014f4:	40af      	lsls	r7, r5
 80014f6:	1e7d      	subs	r5, r7, #1
 80014f8:	41af      	sbcs	r7, r5
 80014fa:	40dc      	lsrs	r4, r3
 80014fc:	4337      	orrs	r7, r6
 80014fe:	1bd7      	subs	r7, r2, r7
 8001500:	42ba      	cmp	r2, r7
 8001502:	4192      	sbcs	r2, r2
 8001504:	1b0c      	subs	r4, r1, r4
 8001506:	4252      	negs	r2, r2
 8001508:	1aa4      	subs	r4, r4, r2
 800150a:	0006      	movs	r6, r0
 800150c:	46d8      	mov	r8, fp
 800150e:	e6a3      	b.n	8001258 <__aeabi_dadd+0xb0>
 8001510:	4664      	mov	r4, ip
 8001512:	4667      	mov	r7, ip
 8001514:	432c      	orrs	r4, r5
 8001516:	d000      	beq.n	800151a <__aeabi_dadd+0x372>
 8001518:	e6a2      	b.n	8001260 <__aeabi_dadd+0xb8>
 800151a:	2500      	movs	r5, #0
 800151c:	2600      	movs	r6, #0
 800151e:	2700      	movs	r7, #0
 8001520:	e706      	b.n	8001330 <__aeabi_dadd+0x188>
 8001522:	001e      	movs	r6, r3
 8001524:	e6c4      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	000007ff 	.word	0x000007ff
 800152c:	ff7fffff 	.word	0xff7fffff
 8001530:	800fffff 	.word	0x800fffff
 8001534:	2b1f      	cmp	r3, #31
 8001536:	dc63      	bgt.n	8001600 <__aeabi_dadd+0x458>
 8001538:	2020      	movs	r0, #32
 800153a:	1ac3      	subs	r3, r0, r3
 800153c:	0008      	movs	r0, r1
 800153e:	4098      	lsls	r0, r3
 8001540:	469c      	mov	ip, r3
 8001542:	4683      	mov	fp, r0
 8001544:	4653      	mov	r3, sl
 8001546:	0010      	movs	r0, r2
 8001548:	40d8      	lsrs	r0, r3
 800154a:	0003      	movs	r3, r0
 800154c:	4658      	mov	r0, fp
 800154e:	4318      	orrs	r0, r3
 8001550:	4663      	mov	r3, ip
 8001552:	409a      	lsls	r2, r3
 8001554:	1e53      	subs	r3, r2, #1
 8001556:	419a      	sbcs	r2, r3
 8001558:	4653      	mov	r3, sl
 800155a:	4302      	orrs	r2, r0
 800155c:	40d9      	lsrs	r1, r3
 800155e:	e703      	b.n	8001368 <__aeabi_dadd+0x1c0>
 8001560:	0026      	movs	r6, r4
 8001562:	433e      	orrs	r6, r7
 8001564:	d006      	beq.n	8001574 <__aeabi_dadd+0x3cc>
 8001566:	43eb      	mvns	r3, r5
 8001568:	4699      	mov	r9, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0c7      	beq.n	80014fe <__aeabi_dadd+0x356>
 800156e:	4e94      	ldr	r6, [pc, #592]	; (80017c0 <__aeabi_dadd+0x618>)
 8001570:	42b0      	cmp	r0, r6
 8001572:	d1ac      	bne.n	80014ce <__aeabi_dadd+0x326>
 8001574:	000c      	movs	r4, r1
 8001576:	0017      	movs	r7, r2
 8001578:	0006      	movs	r6, r0
 800157a:	46d8      	mov	r8, fp
 800157c:	e698      	b.n	80012b0 <__aeabi_dadd+0x108>
 800157e:	4b90      	ldr	r3, [pc, #576]	; (80017c0 <__aeabi_dadd+0x618>)
 8001580:	459a      	cmp	sl, r3
 8001582:	d00b      	beq.n	800159c <__aeabi_dadd+0x3f4>
 8001584:	4682      	mov	sl, r0
 8001586:	e6e7      	b.n	8001358 <__aeabi_dadd+0x1b0>
 8001588:	2800      	cmp	r0, #0
 800158a:	d000      	beq.n	800158e <__aeabi_dadd+0x3e6>
 800158c:	e09e      	b.n	80016cc <__aeabi_dadd+0x524>
 800158e:	0018      	movs	r0, r3
 8001590:	4310      	orrs	r0, r2
 8001592:	d100      	bne.n	8001596 <__aeabi_dadd+0x3ee>
 8001594:	e0e9      	b.n	800176a <__aeabi_dadd+0x5c2>
 8001596:	001c      	movs	r4, r3
 8001598:	0017      	movs	r7, r2
 800159a:	46d8      	mov	r8, fp
 800159c:	4e88      	ldr	r6, [pc, #544]	; (80017c0 <__aeabi_dadd+0x618>)
 800159e:	e687      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015a0:	2500      	movs	r5, #0
 80015a2:	e772      	b.n	800148a <__aeabi_dadd+0x2e2>
 80015a4:	2100      	movs	r1, #0
 80015a6:	e782      	b.n	80014ae <__aeabi_dadd+0x306>
 80015a8:	0023      	movs	r3, r4
 80015aa:	433b      	orrs	r3, r7
 80015ac:	2e00      	cmp	r6, #0
 80015ae:	d000      	beq.n	80015b2 <__aeabi_dadd+0x40a>
 80015b0:	e0ab      	b.n	800170a <__aeabi_dadd+0x562>
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d100      	bne.n	80015b8 <__aeabi_dadd+0x410>
 80015b6:	e0e7      	b.n	8001788 <__aeabi_dadd+0x5e0>
 80015b8:	000b      	movs	r3, r1
 80015ba:	4313      	orrs	r3, r2
 80015bc:	d100      	bne.n	80015c0 <__aeabi_dadd+0x418>
 80015be:	e677      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015c0:	18ba      	adds	r2, r7, r2
 80015c2:	42ba      	cmp	r2, r7
 80015c4:	41bf      	sbcs	r7, r7
 80015c6:	1864      	adds	r4, r4, r1
 80015c8:	427f      	negs	r7, r7
 80015ca:	19e4      	adds	r4, r4, r7
 80015cc:	0223      	lsls	r3, r4, #8
 80015ce:	d400      	bmi.n	80015d2 <__aeabi_dadd+0x42a>
 80015d0:	e0f2      	b.n	80017b8 <__aeabi_dadd+0x610>
 80015d2:	4b7c      	ldr	r3, [pc, #496]	; (80017c4 <__aeabi_dadd+0x61c>)
 80015d4:	0017      	movs	r7, r2
 80015d6:	401c      	ands	r4, r3
 80015d8:	0006      	movs	r6, r0
 80015da:	e669      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015dc:	0020      	movs	r0, r4
 80015de:	4338      	orrs	r0, r7
 80015e0:	2e00      	cmp	r6, #0
 80015e2:	d1d1      	bne.n	8001588 <__aeabi_dadd+0x3e0>
 80015e4:	2800      	cmp	r0, #0
 80015e6:	d15b      	bne.n	80016a0 <__aeabi_dadd+0x4f8>
 80015e8:	001c      	movs	r4, r3
 80015ea:	4314      	orrs	r4, r2
 80015ec:	d100      	bne.n	80015f0 <__aeabi_dadd+0x448>
 80015ee:	e0a8      	b.n	8001742 <__aeabi_dadd+0x59a>
 80015f0:	001c      	movs	r4, r3
 80015f2:	0017      	movs	r7, r2
 80015f4:	46d8      	mov	r8, fp
 80015f6:	e65b      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015f8:	0006      	movs	r6, r0
 80015fa:	2400      	movs	r4, #0
 80015fc:	2700      	movs	r7, #0
 80015fe:	e697      	b.n	8001330 <__aeabi_dadd+0x188>
 8001600:	4650      	mov	r0, sl
 8001602:	000b      	movs	r3, r1
 8001604:	3820      	subs	r0, #32
 8001606:	40c3      	lsrs	r3, r0
 8001608:	4699      	mov	r9, r3
 800160a:	4653      	mov	r3, sl
 800160c:	2b20      	cmp	r3, #32
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x46a>
 8001610:	e095      	b.n	800173e <__aeabi_dadd+0x596>
 8001612:	2340      	movs	r3, #64	; 0x40
 8001614:	4650      	mov	r0, sl
 8001616:	1a1b      	subs	r3, r3, r0
 8001618:	4099      	lsls	r1, r3
 800161a:	430a      	orrs	r2, r1
 800161c:	1e51      	subs	r1, r2, #1
 800161e:	418a      	sbcs	r2, r1
 8001620:	464b      	mov	r3, r9
 8001622:	2100      	movs	r1, #0
 8001624:	431a      	orrs	r2, r3
 8001626:	e69f      	b.n	8001368 <__aeabi_dadd+0x1c0>
 8001628:	2e00      	cmp	r6, #0
 800162a:	d130      	bne.n	800168e <__aeabi_dadd+0x4e6>
 800162c:	0026      	movs	r6, r4
 800162e:	433e      	orrs	r6, r7
 8001630:	d067      	beq.n	8001702 <__aeabi_dadd+0x55a>
 8001632:	43db      	mvns	r3, r3
 8001634:	469a      	mov	sl, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d01c      	beq.n	8001674 <__aeabi_dadd+0x4cc>
 800163a:	4e61      	ldr	r6, [pc, #388]	; (80017c0 <__aeabi_dadd+0x618>)
 800163c:	42b0      	cmp	r0, r6
 800163e:	d060      	beq.n	8001702 <__aeabi_dadd+0x55a>
 8001640:	4653      	mov	r3, sl
 8001642:	2b38      	cmp	r3, #56	; 0x38
 8001644:	dd00      	ble.n	8001648 <__aeabi_dadd+0x4a0>
 8001646:	e096      	b.n	8001776 <__aeabi_dadd+0x5ce>
 8001648:	2b1f      	cmp	r3, #31
 800164a:	dd00      	ble.n	800164e <__aeabi_dadd+0x4a6>
 800164c:	e09f      	b.n	800178e <__aeabi_dadd+0x5e6>
 800164e:	2620      	movs	r6, #32
 8001650:	1af3      	subs	r3, r6, r3
 8001652:	0026      	movs	r6, r4
 8001654:	409e      	lsls	r6, r3
 8001656:	469c      	mov	ip, r3
 8001658:	46b3      	mov	fp, r6
 800165a:	4653      	mov	r3, sl
 800165c:	003e      	movs	r6, r7
 800165e:	40de      	lsrs	r6, r3
 8001660:	0033      	movs	r3, r6
 8001662:	465e      	mov	r6, fp
 8001664:	431e      	orrs	r6, r3
 8001666:	4663      	mov	r3, ip
 8001668:	409f      	lsls	r7, r3
 800166a:	1e7b      	subs	r3, r7, #1
 800166c:	419f      	sbcs	r7, r3
 800166e:	4653      	mov	r3, sl
 8001670:	40dc      	lsrs	r4, r3
 8001672:	4337      	orrs	r7, r6
 8001674:	18bf      	adds	r7, r7, r2
 8001676:	4297      	cmp	r7, r2
 8001678:	4192      	sbcs	r2, r2
 800167a:	1864      	adds	r4, r4, r1
 800167c:	4252      	negs	r2, r2
 800167e:	18a4      	adds	r4, r4, r2
 8001680:	0006      	movs	r6, r0
 8001682:	e678      	b.n	8001376 <__aeabi_dadd+0x1ce>
 8001684:	4327      	orrs	r7, r4
 8001686:	1e7c      	subs	r4, r7, #1
 8001688:	41a7      	sbcs	r7, r4
 800168a:	2400      	movs	r4, #0
 800168c:	e737      	b.n	80014fe <__aeabi_dadd+0x356>
 800168e:	4e4c      	ldr	r6, [pc, #304]	; (80017c0 <__aeabi_dadd+0x618>)
 8001690:	42b0      	cmp	r0, r6
 8001692:	d036      	beq.n	8001702 <__aeabi_dadd+0x55a>
 8001694:	2680      	movs	r6, #128	; 0x80
 8001696:	425b      	negs	r3, r3
 8001698:	0436      	lsls	r6, r6, #16
 800169a:	469a      	mov	sl, r3
 800169c:	4334      	orrs	r4, r6
 800169e:	e7cf      	b.n	8001640 <__aeabi_dadd+0x498>
 80016a0:	0018      	movs	r0, r3
 80016a2:	4310      	orrs	r0, r2
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dadd+0x500>
 80016a6:	e603      	b.n	80012b0 <__aeabi_dadd+0x108>
 80016a8:	1ab8      	subs	r0, r7, r2
 80016aa:	4684      	mov	ip, r0
 80016ac:	4567      	cmp	r7, ip
 80016ae:	41ad      	sbcs	r5, r5
 80016b0:	1ae0      	subs	r0, r4, r3
 80016b2:	426d      	negs	r5, r5
 80016b4:	1b40      	subs	r0, r0, r5
 80016b6:	0205      	lsls	r5, r0, #8
 80016b8:	d400      	bmi.n	80016bc <__aeabi_dadd+0x514>
 80016ba:	e62c      	b.n	8001316 <__aeabi_dadd+0x16e>
 80016bc:	1bd7      	subs	r7, r2, r7
 80016be:	42ba      	cmp	r2, r7
 80016c0:	4192      	sbcs	r2, r2
 80016c2:	1b1c      	subs	r4, r3, r4
 80016c4:	4252      	negs	r2, r2
 80016c6:	1aa4      	subs	r4, r4, r2
 80016c8:	46d8      	mov	r8, fp
 80016ca:	e5f1      	b.n	80012b0 <__aeabi_dadd+0x108>
 80016cc:	0018      	movs	r0, r3
 80016ce:	4310      	orrs	r0, r2
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x52c>
 80016d2:	e763      	b.n	800159c <__aeabi_dadd+0x3f4>
 80016d4:	08f8      	lsrs	r0, r7, #3
 80016d6:	0767      	lsls	r7, r4, #29
 80016d8:	4307      	orrs	r7, r0
 80016da:	2080      	movs	r0, #128	; 0x80
 80016dc:	08e4      	lsrs	r4, r4, #3
 80016de:	0300      	lsls	r0, r0, #12
 80016e0:	4204      	tst	r4, r0
 80016e2:	d008      	beq.n	80016f6 <__aeabi_dadd+0x54e>
 80016e4:	08dd      	lsrs	r5, r3, #3
 80016e6:	4205      	tst	r5, r0
 80016e8:	d105      	bne.n	80016f6 <__aeabi_dadd+0x54e>
 80016ea:	08d2      	lsrs	r2, r2, #3
 80016ec:	0759      	lsls	r1, r3, #29
 80016ee:	4311      	orrs	r1, r2
 80016f0:	000f      	movs	r7, r1
 80016f2:	002c      	movs	r4, r5
 80016f4:	46d8      	mov	r8, fp
 80016f6:	0f7b      	lsrs	r3, r7, #29
 80016f8:	00e4      	lsls	r4, r4, #3
 80016fa:	431c      	orrs	r4, r3
 80016fc:	00ff      	lsls	r7, r7, #3
 80016fe:	4e30      	ldr	r6, [pc, #192]	; (80017c0 <__aeabi_dadd+0x618>)
 8001700:	e5d6      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001702:	000c      	movs	r4, r1
 8001704:	0017      	movs	r7, r2
 8001706:	0006      	movs	r6, r0
 8001708:	e5d2      	b.n	80012b0 <__aeabi_dadd+0x108>
 800170a:	2b00      	cmp	r3, #0
 800170c:	d038      	beq.n	8001780 <__aeabi_dadd+0x5d8>
 800170e:	000b      	movs	r3, r1
 8001710:	4313      	orrs	r3, r2
 8001712:	d100      	bne.n	8001716 <__aeabi_dadd+0x56e>
 8001714:	e742      	b.n	800159c <__aeabi_dadd+0x3f4>
 8001716:	08f8      	lsrs	r0, r7, #3
 8001718:	0767      	lsls	r7, r4, #29
 800171a:	4307      	orrs	r7, r0
 800171c:	2080      	movs	r0, #128	; 0x80
 800171e:	08e4      	lsrs	r4, r4, #3
 8001720:	0300      	lsls	r0, r0, #12
 8001722:	4204      	tst	r4, r0
 8001724:	d0e7      	beq.n	80016f6 <__aeabi_dadd+0x54e>
 8001726:	08cb      	lsrs	r3, r1, #3
 8001728:	4203      	tst	r3, r0
 800172a:	d1e4      	bne.n	80016f6 <__aeabi_dadd+0x54e>
 800172c:	08d2      	lsrs	r2, r2, #3
 800172e:	0749      	lsls	r1, r1, #29
 8001730:	4311      	orrs	r1, r2
 8001732:	000f      	movs	r7, r1
 8001734:	001c      	movs	r4, r3
 8001736:	e7de      	b.n	80016f6 <__aeabi_dadd+0x54e>
 8001738:	2700      	movs	r7, #0
 800173a:	2400      	movs	r4, #0
 800173c:	e5d5      	b.n	80012ea <__aeabi_dadd+0x142>
 800173e:	2100      	movs	r1, #0
 8001740:	e76b      	b.n	800161a <__aeabi_dadd+0x472>
 8001742:	2500      	movs	r5, #0
 8001744:	2700      	movs	r7, #0
 8001746:	e5f3      	b.n	8001330 <__aeabi_dadd+0x188>
 8001748:	464e      	mov	r6, r9
 800174a:	0025      	movs	r5, r4
 800174c:	3e20      	subs	r6, #32
 800174e:	40f5      	lsrs	r5, r6
 8001750:	464b      	mov	r3, r9
 8001752:	002e      	movs	r6, r5
 8001754:	2b20      	cmp	r3, #32
 8001756:	d02d      	beq.n	80017b4 <__aeabi_dadd+0x60c>
 8001758:	2540      	movs	r5, #64	; 0x40
 800175a:	1aed      	subs	r5, r5, r3
 800175c:	40ac      	lsls	r4, r5
 800175e:	4327      	orrs	r7, r4
 8001760:	1e7c      	subs	r4, r7, #1
 8001762:	41a7      	sbcs	r7, r4
 8001764:	2400      	movs	r4, #0
 8001766:	4337      	orrs	r7, r6
 8001768:	e6c9      	b.n	80014fe <__aeabi_dadd+0x356>
 800176a:	2480      	movs	r4, #128	; 0x80
 800176c:	2500      	movs	r5, #0
 800176e:	0324      	lsls	r4, r4, #12
 8001770:	4e13      	ldr	r6, [pc, #76]	; (80017c0 <__aeabi_dadd+0x618>)
 8001772:	2700      	movs	r7, #0
 8001774:	e5dc      	b.n	8001330 <__aeabi_dadd+0x188>
 8001776:	4327      	orrs	r7, r4
 8001778:	1e7c      	subs	r4, r7, #1
 800177a:	41a7      	sbcs	r7, r4
 800177c:	2400      	movs	r4, #0
 800177e:	e779      	b.n	8001674 <__aeabi_dadd+0x4cc>
 8001780:	000c      	movs	r4, r1
 8001782:	0017      	movs	r7, r2
 8001784:	4e0e      	ldr	r6, [pc, #56]	; (80017c0 <__aeabi_dadd+0x618>)
 8001786:	e593      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001788:	000c      	movs	r4, r1
 800178a:	0017      	movs	r7, r2
 800178c:	e590      	b.n	80012b0 <__aeabi_dadd+0x108>
 800178e:	4656      	mov	r6, sl
 8001790:	0023      	movs	r3, r4
 8001792:	3e20      	subs	r6, #32
 8001794:	40f3      	lsrs	r3, r6
 8001796:	4699      	mov	r9, r3
 8001798:	4653      	mov	r3, sl
 800179a:	2b20      	cmp	r3, #32
 800179c:	d00e      	beq.n	80017bc <__aeabi_dadd+0x614>
 800179e:	2340      	movs	r3, #64	; 0x40
 80017a0:	4656      	mov	r6, sl
 80017a2:	1b9b      	subs	r3, r3, r6
 80017a4:	409c      	lsls	r4, r3
 80017a6:	4327      	orrs	r7, r4
 80017a8:	1e7c      	subs	r4, r7, #1
 80017aa:	41a7      	sbcs	r7, r4
 80017ac:	464b      	mov	r3, r9
 80017ae:	2400      	movs	r4, #0
 80017b0:	431f      	orrs	r7, r3
 80017b2:	e75f      	b.n	8001674 <__aeabi_dadd+0x4cc>
 80017b4:	2400      	movs	r4, #0
 80017b6:	e7d2      	b.n	800175e <__aeabi_dadd+0x5b6>
 80017b8:	0017      	movs	r7, r2
 80017ba:	e5b2      	b.n	8001322 <__aeabi_dadd+0x17a>
 80017bc:	2400      	movs	r4, #0
 80017be:	e7f2      	b.n	80017a6 <__aeabi_dadd+0x5fe>
 80017c0:	000007ff 	.word	0x000007ff
 80017c4:	ff7fffff 	.word	0xff7fffff

080017c8 <__aeabi_ddiv>:
 80017c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ca:	4657      	mov	r7, sl
 80017cc:	4645      	mov	r5, r8
 80017ce:	46de      	mov	lr, fp
 80017d0:	464e      	mov	r6, r9
 80017d2:	b5e0      	push	{r5, r6, r7, lr}
 80017d4:	004c      	lsls	r4, r1, #1
 80017d6:	030e      	lsls	r6, r1, #12
 80017d8:	b087      	sub	sp, #28
 80017da:	4683      	mov	fp, r0
 80017dc:	4692      	mov	sl, r2
 80017de:	001d      	movs	r5, r3
 80017e0:	4680      	mov	r8, r0
 80017e2:	0b36      	lsrs	r6, r6, #12
 80017e4:	0d64      	lsrs	r4, r4, #21
 80017e6:	0fcf      	lsrs	r7, r1, #31
 80017e8:	2c00      	cmp	r4, #0
 80017ea:	d04f      	beq.n	800188c <__aeabi_ddiv+0xc4>
 80017ec:	4b6f      	ldr	r3, [pc, #444]	; (80019ac <__aeabi_ddiv+0x1e4>)
 80017ee:	429c      	cmp	r4, r3
 80017f0:	d035      	beq.n	800185e <__aeabi_ddiv+0x96>
 80017f2:	2380      	movs	r3, #128	; 0x80
 80017f4:	0f42      	lsrs	r2, r0, #29
 80017f6:	041b      	lsls	r3, r3, #16
 80017f8:	00f6      	lsls	r6, r6, #3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	4333      	orrs	r3, r6
 80017fe:	4699      	mov	r9, r3
 8001800:	00c3      	lsls	r3, r0, #3
 8001802:	4698      	mov	r8, r3
 8001804:	4b6a      	ldr	r3, [pc, #424]	; (80019b0 <__aeabi_ddiv+0x1e8>)
 8001806:	2600      	movs	r6, #0
 8001808:	469c      	mov	ip, r3
 800180a:	2300      	movs	r3, #0
 800180c:	4464      	add	r4, ip
 800180e:	9303      	str	r3, [sp, #12]
 8001810:	032b      	lsls	r3, r5, #12
 8001812:	0b1b      	lsrs	r3, r3, #12
 8001814:	469b      	mov	fp, r3
 8001816:	006b      	lsls	r3, r5, #1
 8001818:	0fed      	lsrs	r5, r5, #31
 800181a:	4650      	mov	r0, sl
 800181c:	0d5b      	lsrs	r3, r3, #21
 800181e:	9501      	str	r5, [sp, #4]
 8001820:	d05e      	beq.n	80018e0 <__aeabi_ddiv+0x118>
 8001822:	4a62      	ldr	r2, [pc, #392]	; (80019ac <__aeabi_ddiv+0x1e4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d053      	beq.n	80018d0 <__aeabi_ddiv+0x108>
 8001828:	465a      	mov	r2, fp
 800182a:	00d1      	lsls	r1, r2, #3
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	0f40      	lsrs	r0, r0, #29
 8001830:	0412      	lsls	r2, r2, #16
 8001832:	4302      	orrs	r2, r0
 8001834:	430a      	orrs	r2, r1
 8001836:	4693      	mov	fp, r2
 8001838:	4652      	mov	r2, sl
 800183a:	00d1      	lsls	r1, r2, #3
 800183c:	4a5c      	ldr	r2, [pc, #368]	; (80019b0 <__aeabi_ddiv+0x1e8>)
 800183e:	4694      	mov	ip, r2
 8001840:	2200      	movs	r2, #0
 8001842:	4463      	add	r3, ip
 8001844:	0038      	movs	r0, r7
 8001846:	4068      	eors	r0, r5
 8001848:	4684      	mov	ip, r0
 800184a:	9002      	str	r0, [sp, #8]
 800184c:	1ae4      	subs	r4, r4, r3
 800184e:	4316      	orrs	r6, r2
 8001850:	2e0f      	cmp	r6, #15
 8001852:	d900      	bls.n	8001856 <__aeabi_ddiv+0x8e>
 8001854:	e0b4      	b.n	80019c0 <__aeabi_ddiv+0x1f8>
 8001856:	4b57      	ldr	r3, [pc, #348]	; (80019b4 <__aeabi_ddiv+0x1ec>)
 8001858:	00b6      	lsls	r6, r6, #2
 800185a:	599b      	ldr	r3, [r3, r6]
 800185c:	469f      	mov	pc, r3
 800185e:	0003      	movs	r3, r0
 8001860:	4333      	orrs	r3, r6
 8001862:	4699      	mov	r9, r3
 8001864:	d16c      	bne.n	8001940 <__aeabi_ddiv+0x178>
 8001866:	2300      	movs	r3, #0
 8001868:	4698      	mov	r8, r3
 800186a:	3302      	adds	r3, #2
 800186c:	2608      	movs	r6, #8
 800186e:	9303      	str	r3, [sp, #12]
 8001870:	e7ce      	b.n	8001810 <__aeabi_ddiv+0x48>
 8001872:	46cb      	mov	fp, r9
 8001874:	4641      	mov	r1, r8
 8001876:	9a03      	ldr	r2, [sp, #12]
 8001878:	9701      	str	r7, [sp, #4]
 800187a:	2a02      	cmp	r2, #2
 800187c:	d165      	bne.n	800194a <__aeabi_ddiv+0x182>
 800187e:	9b01      	ldr	r3, [sp, #4]
 8001880:	4c4a      	ldr	r4, [pc, #296]	; (80019ac <__aeabi_ddiv+0x1e4>)
 8001882:	469c      	mov	ip, r3
 8001884:	2300      	movs	r3, #0
 8001886:	2200      	movs	r2, #0
 8001888:	4698      	mov	r8, r3
 800188a:	e06b      	b.n	8001964 <__aeabi_ddiv+0x19c>
 800188c:	0003      	movs	r3, r0
 800188e:	4333      	orrs	r3, r6
 8001890:	4699      	mov	r9, r3
 8001892:	d04e      	beq.n	8001932 <__aeabi_ddiv+0x16a>
 8001894:	2e00      	cmp	r6, #0
 8001896:	d100      	bne.n	800189a <__aeabi_ddiv+0xd2>
 8001898:	e1bc      	b.n	8001c14 <__aeabi_ddiv+0x44c>
 800189a:	0030      	movs	r0, r6
 800189c:	f000 ffee 	bl	800287c <__clzsi2>
 80018a0:	0003      	movs	r3, r0
 80018a2:	3b0b      	subs	r3, #11
 80018a4:	2b1c      	cmp	r3, #28
 80018a6:	dd00      	ble.n	80018aa <__aeabi_ddiv+0xe2>
 80018a8:	e1ac      	b.n	8001c04 <__aeabi_ddiv+0x43c>
 80018aa:	221d      	movs	r2, #29
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	465a      	mov	r2, fp
 80018b0:	0001      	movs	r1, r0
 80018b2:	40da      	lsrs	r2, r3
 80018b4:	3908      	subs	r1, #8
 80018b6:	408e      	lsls	r6, r1
 80018b8:	0013      	movs	r3, r2
 80018ba:	4333      	orrs	r3, r6
 80018bc:	4699      	mov	r9, r3
 80018be:	465b      	mov	r3, fp
 80018c0:	408b      	lsls	r3, r1
 80018c2:	4698      	mov	r8, r3
 80018c4:	2300      	movs	r3, #0
 80018c6:	4c3c      	ldr	r4, [pc, #240]	; (80019b8 <__aeabi_ddiv+0x1f0>)
 80018c8:	2600      	movs	r6, #0
 80018ca:	1a24      	subs	r4, r4, r0
 80018cc:	9303      	str	r3, [sp, #12]
 80018ce:	e79f      	b.n	8001810 <__aeabi_ddiv+0x48>
 80018d0:	4651      	mov	r1, sl
 80018d2:	465a      	mov	r2, fp
 80018d4:	4311      	orrs	r1, r2
 80018d6:	d129      	bne.n	800192c <__aeabi_ddiv+0x164>
 80018d8:	2200      	movs	r2, #0
 80018da:	4693      	mov	fp, r2
 80018dc:	3202      	adds	r2, #2
 80018de:	e7b1      	b.n	8001844 <__aeabi_ddiv+0x7c>
 80018e0:	4659      	mov	r1, fp
 80018e2:	4301      	orrs	r1, r0
 80018e4:	d01e      	beq.n	8001924 <__aeabi_ddiv+0x15c>
 80018e6:	465b      	mov	r3, fp
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d100      	bne.n	80018ee <__aeabi_ddiv+0x126>
 80018ec:	e19e      	b.n	8001c2c <__aeabi_ddiv+0x464>
 80018ee:	4658      	mov	r0, fp
 80018f0:	f000 ffc4 	bl	800287c <__clzsi2>
 80018f4:	0003      	movs	r3, r0
 80018f6:	3b0b      	subs	r3, #11
 80018f8:	2b1c      	cmp	r3, #28
 80018fa:	dd00      	ble.n	80018fe <__aeabi_ddiv+0x136>
 80018fc:	e18f      	b.n	8001c1e <__aeabi_ddiv+0x456>
 80018fe:	0002      	movs	r2, r0
 8001900:	4659      	mov	r1, fp
 8001902:	3a08      	subs	r2, #8
 8001904:	4091      	lsls	r1, r2
 8001906:	468b      	mov	fp, r1
 8001908:	211d      	movs	r1, #29
 800190a:	1acb      	subs	r3, r1, r3
 800190c:	4651      	mov	r1, sl
 800190e:	40d9      	lsrs	r1, r3
 8001910:	000b      	movs	r3, r1
 8001912:	4659      	mov	r1, fp
 8001914:	430b      	orrs	r3, r1
 8001916:	4651      	mov	r1, sl
 8001918:	469b      	mov	fp, r3
 800191a:	4091      	lsls	r1, r2
 800191c:	4b26      	ldr	r3, [pc, #152]	; (80019b8 <__aeabi_ddiv+0x1f0>)
 800191e:	2200      	movs	r2, #0
 8001920:	1a1b      	subs	r3, r3, r0
 8001922:	e78f      	b.n	8001844 <__aeabi_ddiv+0x7c>
 8001924:	2300      	movs	r3, #0
 8001926:	2201      	movs	r2, #1
 8001928:	469b      	mov	fp, r3
 800192a:	e78b      	b.n	8001844 <__aeabi_ddiv+0x7c>
 800192c:	4651      	mov	r1, sl
 800192e:	2203      	movs	r2, #3
 8001930:	e788      	b.n	8001844 <__aeabi_ddiv+0x7c>
 8001932:	2300      	movs	r3, #0
 8001934:	4698      	mov	r8, r3
 8001936:	3301      	adds	r3, #1
 8001938:	2604      	movs	r6, #4
 800193a:	2400      	movs	r4, #0
 800193c:	9303      	str	r3, [sp, #12]
 800193e:	e767      	b.n	8001810 <__aeabi_ddiv+0x48>
 8001940:	2303      	movs	r3, #3
 8001942:	46b1      	mov	r9, r6
 8001944:	9303      	str	r3, [sp, #12]
 8001946:	260c      	movs	r6, #12
 8001948:	e762      	b.n	8001810 <__aeabi_ddiv+0x48>
 800194a:	2a03      	cmp	r2, #3
 800194c:	d100      	bne.n	8001950 <__aeabi_ddiv+0x188>
 800194e:	e25c      	b.n	8001e0a <__aeabi_ddiv+0x642>
 8001950:	9b01      	ldr	r3, [sp, #4]
 8001952:	2a01      	cmp	r2, #1
 8001954:	d000      	beq.n	8001958 <__aeabi_ddiv+0x190>
 8001956:	e1e4      	b.n	8001d22 <__aeabi_ddiv+0x55a>
 8001958:	4013      	ands	r3, r2
 800195a:	469c      	mov	ip, r3
 800195c:	2300      	movs	r3, #0
 800195e:	2400      	movs	r4, #0
 8001960:	2200      	movs	r2, #0
 8001962:	4698      	mov	r8, r3
 8001964:	2100      	movs	r1, #0
 8001966:	0312      	lsls	r2, r2, #12
 8001968:	0b13      	lsrs	r3, r2, #12
 800196a:	0d0a      	lsrs	r2, r1, #20
 800196c:	0512      	lsls	r2, r2, #20
 800196e:	431a      	orrs	r2, r3
 8001970:	0523      	lsls	r3, r4, #20
 8001972:	4c12      	ldr	r4, [pc, #72]	; (80019bc <__aeabi_ddiv+0x1f4>)
 8001974:	4640      	mov	r0, r8
 8001976:	4022      	ands	r2, r4
 8001978:	4313      	orrs	r3, r2
 800197a:	4662      	mov	r2, ip
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	07d2      	lsls	r2, r2, #31
 8001980:	085b      	lsrs	r3, r3, #1
 8001982:	4313      	orrs	r3, r2
 8001984:	0019      	movs	r1, r3
 8001986:	b007      	add	sp, #28
 8001988:	bc3c      	pop	{r2, r3, r4, r5}
 800198a:	4690      	mov	r8, r2
 800198c:	4699      	mov	r9, r3
 800198e:	46a2      	mov	sl, r4
 8001990:	46ab      	mov	fp, r5
 8001992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001994:	2300      	movs	r3, #0
 8001996:	2280      	movs	r2, #128	; 0x80
 8001998:	469c      	mov	ip, r3
 800199a:	0312      	lsls	r2, r2, #12
 800199c:	4698      	mov	r8, r3
 800199e:	4c03      	ldr	r4, [pc, #12]	; (80019ac <__aeabi_ddiv+0x1e4>)
 80019a0:	e7e0      	b.n	8001964 <__aeabi_ddiv+0x19c>
 80019a2:	2300      	movs	r3, #0
 80019a4:	4c01      	ldr	r4, [pc, #4]	; (80019ac <__aeabi_ddiv+0x1e4>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	4698      	mov	r8, r3
 80019aa:	e7db      	b.n	8001964 <__aeabi_ddiv+0x19c>
 80019ac:	000007ff 	.word	0x000007ff
 80019b0:	fffffc01 	.word	0xfffffc01
 80019b4:	0800dba4 	.word	0x0800dba4
 80019b8:	fffffc0d 	.word	0xfffffc0d
 80019bc:	800fffff 	.word	0x800fffff
 80019c0:	45d9      	cmp	r9, fp
 80019c2:	d900      	bls.n	80019c6 <__aeabi_ddiv+0x1fe>
 80019c4:	e139      	b.n	8001c3a <__aeabi_ddiv+0x472>
 80019c6:	d100      	bne.n	80019ca <__aeabi_ddiv+0x202>
 80019c8:	e134      	b.n	8001c34 <__aeabi_ddiv+0x46c>
 80019ca:	2300      	movs	r3, #0
 80019cc:	4646      	mov	r6, r8
 80019ce:	464d      	mov	r5, r9
 80019d0:	469a      	mov	sl, r3
 80019d2:	3c01      	subs	r4, #1
 80019d4:	465b      	mov	r3, fp
 80019d6:	0e0a      	lsrs	r2, r1, #24
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	431a      	orrs	r2, r3
 80019dc:	020b      	lsls	r3, r1, #8
 80019de:	0c17      	lsrs	r7, r2, #16
 80019e0:	9303      	str	r3, [sp, #12]
 80019e2:	0413      	lsls	r3, r2, #16
 80019e4:	0c1b      	lsrs	r3, r3, #16
 80019e6:	0039      	movs	r1, r7
 80019e8:	0028      	movs	r0, r5
 80019ea:	4690      	mov	r8, r2
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	f7fe fb95 	bl	800011c <__udivsi3>
 80019f2:	0002      	movs	r2, r0
 80019f4:	9b01      	ldr	r3, [sp, #4]
 80019f6:	4683      	mov	fp, r0
 80019f8:	435a      	muls	r2, r3
 80019fa:	0028      	movs	r0, r5
 80019fc:	0039      	movs	r1, r7
 80019fe:	4691      	mov	r9, r2
 8001a00:	f7fe fc12 	bl	8000228 <__aeabi_uidivmod>
 8001a04:	0c35      	lsrs	r5, r6, #16
 8001a06:	0409      	lsls	r1, r1, #16
 8001a08:	430d      	orrs	r5, r1
 8001a0a:	45a9      	cmp	r9, r5
 8001a0c:	d90d      	bls.n	8001a2a <__aeabi_ddiv+0x262>
 8001a0e:	465b      	mov	r3, fp
 8001a10:	4445      	add	r5, r8
 8001a12:	3b01      	subs	r3, #1
 8001a14:	45a8      	cmp	r8, r5
 8001a16:	d900      	bls.n	8001a1a <__aeabi_ddiv+0x252>
 8001a18:	e13a      	b.n	8001c90 <__aeabi_ddiv+0x4c8>
 8001a1a:	45a9      	cmp	r9, r5
 8001a1c:	d800      	bhi.n	8001a20 <__aeabi_ddiv+0x258>
 8001a1e:	e137      	b.n	8001c90 <__aeabi_ddiv+0x4c8>
 8001a20:	2302      	movs	r3, #2
 8001a22:	425b      	negs	r3, r3
 8001a24:	469c      	mov	ip, r3
 8001a26:	4445      	add	r5, r8
 8001a28:	44e3      	add	fp, ip
 8001a2a:	464b      	mov	r3, r9
 8001a2c:	1aeb      	subs	r3, r5, r3
 8001a2e:	0039      	movs	r1, r7
 8001a30:	0018      	movs	r0, r3
 8001a32:	9304      	str	r3, [sp, #16]
 8001a34:	f7fe fb72 	bl	800011c <__udivsi3>
 8001a38:	9b01      	ldr	r3, [sp, #4]
 8001a3a:	0005      	movs	r5, r0
 8001a3c:	4343      	muls	r3, r0
 8001a3e:	0039      	movs	r1, r7
 8001a40:	9804      	ldr	r0, [sp, #16]
 8001a42:	4699      	mov	r9, r3
 8001a44:	f7fe fbf0 	bl	8000228 <__aeabi_uidivmod>
 8001a48:	0433      	lsls	r3, r6, #16
 8001a4a:	0409      	lsls	r1, r1, #16
 8001a4c:	0c1b      	lsrs	r3, r3, #16
 8001a4e:	430b      	orrs	r3, r1
 8001a50:	4599      	cmp	r9, r3
 8001a52:	d909      	bls.n	8001a68 <__aeabi_ddiv+0x2a0>
 8001a54:	4443      	add	r3, r8
 8001a56:	1e6a      	subs	r2, r5, #1
 8001a58:	4598      	cmp	r8, r3
 8001a5a:	d900      	bls.n	8001a5e <__aeabi_ddiv+0x296>
 8001a5c:	e11a      	b.n	8001c94 <__aeabi_ddiv+0x4cc>
 8001a5e:	4599      	cmp	r9, r3
 8001a60:	d800      	bhi.n	8001a64 <__aeabi_ddiv+0x29c>
 8001a62:	e117      	b.n	8001c94 <__aeabi_ddiv+0x4cc>
 8001a64:	3d02      	subs	r5, #2
 8001a66:	4443      	add	r3, r8
 8001a68:	464a      	mov	r2, r9
 8001a6a:	1a9b      	subs	r3, r3, r2
 8001a6c:	465a      	mov	r2, fp
 8001a6e:	0412      	lsls	r2, r2, #16
 8001a70:	432a      	orrs	r2, r5
 8001a72:	9903      	ldr	r1, [sp, #12]
 8001a74:	4693      	mov	fp, r2
 8001a76:	0c10      	lsrs	r0, r2, #16
 8001a78:	0c0a      	lsrs	r2, r1, #16
 8001a7a:	4691      	mov	r9, r2
 8001a7c:	0409      	lsls	r1, r1, #16
 8001a7e:	465a      	mov	r2, fp
 8001a80:	0c09      	lsrs	r1, r1, #16
 8001a82:	464e      	mov	r6, r9
 8001a84:	000d      	movs	r5, r1
 8001a86:	0412      	lsls	r2, r2, #16
 8001a88:	0c12      	lsrs	r2, r2, #16
 8001a8a:	4345      	muls	r5, r0
 8001a8c:	9105      	str	r1, [sp, #20]
 8001a8e:	4351      	muls	r1, r2
 8001a90:	4372      	muls	r2, r6
 8001a92:	4370      	muls	r0, r6
 8001a94:	1952      	adds	r2, r2, r5
 8001a96:	0c0e      	lsrs	r6, r1, #16
 8001a98:	18b2      	adds	r2, r6, r2
 8001a9a:	4295      	cmp	r5, r2
 8001a9c:	d903      	bls.n	8001aa6 <__aeabi_ddiv+0x2de>
 8001a9e:	2580      	movs	r5, #128	; 0x80
 8001aa0:	026d      	lsls	r5, r5, #9
 8001aa2:	46ac      	mov	ip, r5
 8001aa4:	4460      	add	r0, ip
 8001aa6:	0c15      	lsrs	r5, r2, #16
 8001aa8:	0409      	lsls	r1, r1, #16
 8001aaa:	0412      	lsls	r2, r2, #16
 8001aac:	0c09      	lsrs	r1, r1, #16
 8001aae:	1828      	adds	r0, r5, r0
 8001ab0:	1852      	adds	r2, r2, r1
 8001ab2:	4283      	cmp	r3, r0
 8001ab4:	d200      	bcs.n	8001ab8 <__aeabi_ddiv+0x2f0>
 8001ab6:	e0ce      	b.n	8001c56 <__aeabi_ddiv+0x48e>
 8001ab8:	d100      	bne.n	8001abc <__aeabi_ddiv+0x2f4>
 8001aba:	e0c8      	b.n	8001c4e <__aeabi_ddiv+0x486>
 8001abc:	1a1d      	subs	r5, r3, r0
 8001abe:	4653      	mov	r3, sl
 8001ac0:	1a9e      	subs	r6, r3, r2
 8001ac2:	45b2      	cmp	sl, r6
 8001ac4:	4192      	sbcs	r2, r2
 8001ac6:	4252      	negs	r2, r2
 8001ac8:	1aab      	subs	r3, r5, r2
 8001aca:	469a      	mov	sl, r3
 8001acc:	4598      	cmp	r8, r3
 8001ace:	d100      	bne.n	8001ad2 <__aeabi_ddiv+0x30a>
 8001ad0:	e117      	b.n	8001d02 <__aeabi_ddiv+0x53a>
 8001ad2:	0039      	movs	r1, r7
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7fe fb21 	bl	800011c <__udivsi3>
 8001ada:	9b01      	ldr	r3, [sp, #4]
 8001adc:	0005      	movs	r5, r0
 8001ade:	4343      	muls	r3, r0
 8001ae0:	0039      	movs	r1, r7
 8001ae2:	4650      	mov	r0, sl
 8001ae4:	9304      	str	r3, [sp, #16]
 8001ae6:	f7fe fb9f 	bl	8000228 <__aeabi_uidivmod>
 8001aea:	9804      	ldr	r0, [sp, #16]
 8001aec:	040b      	lsls	r3, r1, #16
 8001aee:	0c31      	lsrs	r1, r6, #16
 8001af0:	4319      	orrs	r1, r3
 8001af2:	4288      	cmp	r0, r1
 8001af4:	d909      	bls.n	8001b0a <__aeabi_ddiv+0x342>
 8001af6:	4441      	add	r1, r8
 8001af8:	1e6b      	subs	r3, r5, #1
 8001afa:	4588      	cmp	r8, r1
 8001afc:	d900      	bls.n	8001b00 <__aeabi_ddiv+0x338>
 8001afe:	e107      	b.n	8001d10 <__aeabi_ddiv+0x548>
 8001b00:	4288      	cmp	r0, r1
 8001b02:	d800      	bhi.n	8001b06 <__aeabi_ddiv+0x33e>
 8001b04:	e104      	b.n	8001d10 <__aeabi_ddiv+0x548>
 8001b06:	3d02      	subs	r5, #2
 8001b08:	4441      	add	r1, r8
 8001b0a:	9b04      	ldr	r3, [sp, #16]
 8001b0c:	1acb      	subs	r3, r1, r3
 8001b0e:	0018      	movs	r0, r3
 8001b10:	0039      	movs	r1, r7
 8001b12:	9304      	str	r3, [sp, #16]
 8001b14:	f7fe fb02 	bl	800011c <__udivsi3>
 8001b18:	9b01      	ldr	r3, [sp, #4]
 8001b1a:	4682      	mov	sl, r0
 8001b1c:	4343      	muls	r3, r0
 8001b1e:	0039      	movs	r1, r7
 8001b20:	9804      	ldr	r0, [sp, #16]
 8001b22:	9301      	str	r3, [sp, #4]
 8001b24:	f7fe fb80 	bl	8000228 <__aeabi_uidivmod>
 8001b28:	9801      	ldr	r0, [sp, #4]
 8001b2a:	040b      	lsls	r3, r1, #16
 8001b2c:	0431      	lsls	r1, r6, #16
 8001b2e:	0c09      	lsrs	r1, r1, #16
 8001b30:	4319      	orrs	r1, r3
 8001b32:	4288      	cmp	r0, r1
 8001b34:	d90d      	bls.n	8001b52 <__aeabi_ddiv+0x38a>
 8001b36:	4653      	mov	r3, sl
 8001b38:	4441      	add	r1, r8
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	4588      	cmp	r8, r1
 8001b3e:	d900      	bls.n	8001b42 <__aeabi_ddiv+0x37a>
 8001b40:	e0e8      	b.n	8001d14 <__aeabi_ddiv+0x54c>
 8001b42:	4288      	cmp	r0, r1
 8001b44:	d800      	bhi.n	8001b48 <__aeabi_ddiv+0x380>
 8001b46:	e0e5      	b.n	8001d14 <__aeabi_ddiv+0x54c>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	425b      	negs	r3, r3
 8001b4c:	469c      	mov	ip, r3
 8001b4e:	4441      	add	r1, r8
 8001b50:	44e2      	add	sl, ip
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	042d      	lsls	r5, r5, #16
 8001b56:	1ace      	subs	r6, r1, r3
 8001b58:	4651      	mov	r1, sl
 8001b5a:	4329      	orrs	r1, r5
 8001b5c:	9d05      	ldr	r5, [sp, #20]
 8001b5e:	464f      	mov	r7, r9
 8001b60:	002a      	movs	r2, r5
 8001b62:	040b      	lsls	r3, r1, #16
 8001b64:	0c08      	lsrs	r0, r1, #16
 8001b66:	0c1b      	lsrs	r3, r3, #16
 8001b68:	435a      	muls	r2, r3
 8001b6a:	4345      	muls	r5, r0
 8001b6c:	437b      	muls	r3, r7
 8001b6e:	4378      	muls	r0, r7
 8001b70:	195b      	adds	r3, r3, r5
 8001b72:	0c17      	lsrs	r7, r2, #16
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	429d      	cmp	r5, r3
 8001b78:	d903      	bls.n	8001b82 <__aeabi_ddiv+0x3ba>
 8001b7a:	2580      	movs	r5, #128	; 0x80
 8001b7c:	026d      	lsls	r5, r5, #9
 8001b7e:	46ac      	mov	ip, r5
 8001b80:	4460      	add	r0, ip
 8001b82:	0c1d      	lsrs	r5, r3, #16
 8001b84:	0412      	lsls	r2, r2, #16
 8001b86:	041b      	lsls	r3, r3, #16
 8001b88:	0c12      	lsrs	r2, r2, #16
 8001b8a:	1828      	adds	r0, r5, r0
 8001b8c:	189b      	adds	r3, r3, r2
 8001b8e:	4286      	cmp	r6, r0
 8001b90:	d200      	bcs.n	8001b94 <__aeabi_ddiv+0x3cc>
 8001b92:	e093      	b.n	8001cbc <__aeabi_ddiv+0x4f4>
 8001b94:	d100      	bne.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001b96:	e08e      	b.n	8001cb6 <__aeabi_ddiv+0x4ee>
 8001b98:	2301      	movs	r3, #1
 8001b9a:	4319      	orrs	r1, r3
 8001b9c:	4ba0      	ldr	r3, [pc, #640]	; (8001e20 <__aeabi_ddiv+0x658>)
 8001b9e:	18e3      	adds	r3, r4, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dc00      	bgt.n	8001ba6 <__aeabi_ddiv+0x3de>
 8001ba4:	e099      	b.n	8001cda <__aeabi_ddiv+0x512>
 8001ba6:	074a      	lsls	r2, r1, #29
 8001ba8:	d000      	beq.n	8001bac <__aeabi_ddiv+0x3e4>
 8001baa:	e09e      	b.n	8001cea <__aeabi_ddiv+0x522>
 8001bac:	465a      	mov	r2, fp
 8001bae:	01d2      	lsls	r2, r2, #7
 8001bb0:	d506      	bpl.n	8001bc0 <__aeabi_ddiv+0x3f8>
 8001bb2:	465a      	mov	r2, fp
 8001bb4:	4b9b      	ldr	r3, [pc, #620]	; (8001e24 <__aeabi_ddiv+0x65c>)
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	4693      	mov	fp, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	18e3      	adds	r3, r4, r3
 8001bc0:	4a99      	ldr	r2, [pc, #612]	; (8001e28 <__aeabi_ddiv+0x660>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	dd68      	ble.n	8001c98 <__aeabi_ddiv+0x4d0>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	9a02      	ldr	r2, [sp, #8]
 8001bca:	4c98      	ldr	r4, [pc, #608]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001bcc:	401a      	ands	r2, r3
 8001bce:	2300      	movs	r3, #0
 8001bd0:	4694      	mov	ip, r2
 8001bd2:	4698      	mov	r8, r3
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	e6c5      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001bd8:	2280      	movs	r2, #128	; 0x80
 8001bda:	464b      	mov	r3, r9
 8001bdc:	0312      	lsls	r2, r2, #12
 8001bde:	4213      	tst	r3, r2
 8001be0:	d00a      	beq.n	8001bf8 <__aeabi_ddiv+0x430>
 8001be2:	465b      	mov	r3, fp
 8001be4:	4213      	tst	r3, r2
 8001be6:	d106      	bne.n	8001bf6 <__aeabi_ddiv+0x42e>
 8001be8:	431a      	orrs	r2, r3
 8001bea:	0312      	lsls	r2, r2, #12
 8001bec:	0b12      	lsrs	r2, r2, #12
 8001bee:	46ac      	mov	ip, r5
 8001bf0:	4688      	mov	r8, r1
 8001bf2:	4c8e      	ldr	r4, [pc, #568]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001bf4:	e6b6      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001bf6:	464b      	mov	r3, r9
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	0312      	lsls	r2, r2, #12
 8001bfc:	0b12      	lsrs	r2, r2, #12
 8001bfe:	46bc      	mov	ip, r7
 8001c00:	4c8a      	ldr	r4, [pc, #552]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001c02:	e6af      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001c04:	0003      	movs	r3, r0
 8001c06:	465a      	mov	r2, fp
 8001c08:	3b28      	subs	r3, #40	; 0x28
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	4691      	mov	r9, r2
 8001c10:	4698      	mov	r8, r3
 8001c12:	e657      	b.n	80018c4 <__aeabi_ddiv+0xfc>
 8001c14:	4658      	mov	r0, fp
 8001c16:	f000 fe31 	bl	800287c <__clzsi2>
 8001c1a:	3020      	adds	r0, #32
 8001c1c:	e640      	b.n	80018a0 <__aeabi_ddiv+0xd8>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	4652      	mov	r2, sl
 8001c22:	3b28      	subs	r3, #40	; 0x28
 8001c24:	409a      	lsls	r2, r3
 8001c26:	2100      	movs	r1, #0
 8001c28:	4693      	mov	fp, r2
 8001c2a:	e677      	b.n	800191c <__aeabi_ddiv+0x154>
 8001c2c:	f000 fe26 	bl	800287c <__clzsi2>
 8001c30:	3020      	adds	r0, #32
 8001c32:	e65f      	b.n	80018f4 <__aeabi_ddiv+0x12c>
 8001c34:	4588      	cmp	r8, r1
 8001c36:	d200      	bcs.n	8001c3a <__aeabi_ddiv+0x472>
 8001c38:	e6c7      	b.n	80019ca <__aeabi_ddiv+0x202>
 8001c3a:	464b      	mov	r3, r9
 8001c3c:	07de      	lsls	r6, r3, #31
 8001c3e:	085d      	lsrs	r5, r3, #1
 8001c40:	4643      	mov	r3, r8
 8001c42:	085b      	lsrs	r3, r3, #1
 8001c44:	431e      	orrs	r6, r3
 8001c46:	4643      	mov	r3, r8
 8001c48:	07db      	lsls	r3, r3, #31
 8001c4a:	469a      	mov	sl, r3
 8001c4c:	e6c2      	b.n	80019d4 <__aeabi_ddiv+0x20c>
 8001c4e:	2500      	movs	r5, #0
 8001c50:	4592      	cmp	sl, r2
 8001c52:	d300      	bcc.n	8001c56 <__aeabi_ddiv+0x48e>
 8001c54:	e733      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001c56:	9e03      	ldr	r6, [sp, #12]
 8001c58:	4659      	mov	r1, fp
 8001c5a:	46b4      	mov	ip, r6
 8001c5c:	44e2      	add	sl, ip
 8001c5e:	45b2      	cmp	sl, r6
 8001c60:	41ad      	sbcs	r5, r5
 8001c62:	426d      	negs	r5, r5
 8001c64:	4445      	add	r5, r8
 8001c66:	18eb      	adds	r3, r5, r3
 8001c68:	3901      	subs	r1, #1
 8001c6a:	4598      	cmp	r8, r3
 8001c6c:	d207      	bcs.n	8001c7e <__aeabi_ddiv+0x4b6>
 8001c6e:	4298      	cmp	r0, r3
 8001c70:	d900      	bls.n	8001c74 <__aeabi_ddiv+0x4ac>
 8001c72:	e07f      	b.n	8001d74 <__aeabi_ddiv+0x5ac>
 8001c74:	d100      	bne.n	8001c78 <__aeabi_ddiv+0x4b0>
 8001c76:	e0bc      	b.n	8001df2 <__aeabi_ddiv+0x62a>
 8001c78:	1a1d      	subs	r5, r3, r0
 8001c7a:	468b      	mov	fp, r1
 8001c7c:	e71f      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001c7e:	4598      	cmp	r8, r3
 8001c80:	d1fa      	bne.n	8001c78 <__aeabi_ddiv+0x4b0>
 8001c82:	9d03      	ldr	r5, [sp, #12]
 8001c84:	4555      	cmp	r5, sl
 8001c86:	d9f2      	bls.n	8001c6e <__aeabi_ddiv+0x4a6>
 8001c88:	4643      	mov	r3, r8
 8001c8a:	468b      	mov	fp, r1
 8001c8c:	1a1d      	subs	r5, r3, r0
 8001c8e:	e716      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001c90:	469b      	mov	fp, r3
 8001c92:	e6ca      	b.n	8001a2a <__aeabi_ddiv+0x262>
 8001c94:	0015      	movs	r5, r2
 8001c96:	e6e7      	b.n	8001a68 <__aeabi_ddiv+0x2a0>
 8001c98:	465a      	mov	r2, fp
 8001c9a:	08c9      	lsrs	r1, r1, #3
 8001c9c:	0752      	lsls	r2, r2, #29
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	055b      	lsls	r3, r3, #21
 8001ca2:	4690      	mov	r8, r2
 8001ca4:	0d5c      	lsrs	r4, r3, #21
 8001ca6:	465a      	mov	r2, fp
 8001ca8:	2301      	movs	r3, #1
 8001caa:	9902      	ldr	r1, [sp, #8]
 8001cac:	0252      	lsls	r2, r2, #9
 8001cae:	4019      	ands	r1, r3
 8001cb0:	0b12      	lsrs	r2, r2, #12
 8001cb2:	468c      	mov	ip, r1
 8001cb4:	e656      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_ddiv+0x4f4>
 8001cba:	e76f      	b.n	8001b9c <__aeabi_ddiv+0x3d4>
 8001cbc:	4446      	add	r6, r8
 8001cbe:	1e4a      	subs	r2, r1, #1
 8001cc0:	45b0      	cmp	r8, r6
 8001cc2:	d929      	bls.n	8001d18 <__aeabi_ddiv+0x550>
 8001cc4:	0011      	movs	r1, r2
 8001cc6:	4286      	cmp	r6, r0
 8001cc8:	d000      	beq.n	8001ccc <__aeabi_ddiv+0x504>
 8001cca:	e765      	b.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001ccc:	9a03      	ldr	r2, [sp, #12]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d000      	beq.n	8001cd4 <__aeabi_ddiv+0x50c>
 8001cd2:	e761      	b.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001cd4:	e762      	b.n	8001b9c <__aeabi_ddiv+0x3d4>
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	4249      	negs	r1, r1
 8001cda:	2001      	movs	r0, #1
 8001cdc:	1ac2      	subs	r2, r0, r3
 8001cde:	2a38      	cmp	r2, #56	; 0x38
 8001ce0:	dd21      	ble.n	8001d26 <__aeabi_ddiv+0x55e>
 8001ce2:	9b02      	ldr	r3, [sp, #8]
 8001ce4:	4003      	ands	r3, r0
 8001ce6:	469c      	mov	ip, r3
 8001ce8:	e638      	b.n	800195c <__aeabi_ddiv+0x194>
 8001cea:	220f      	movs	r2, #15
 8001cec:	400a      	ands	r2, r1
 8001cee:	2a04      	cmp	r2, #4
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_ddiv+0x52c>
 8001cf2:	e75b      	b.n	8001bac <__aeabi_ddiv+0x3e4>
 8001cf4:	000a      	movs	r2, r1
 8001cf6:	1d11      	adds	r1, r2, #4
 8001cf8:	4291      	cmp	r1, r2
 8001cfa:	4192      	sbcs	r2, r2
 8001cfc:	4252      	negs	r2, r2
 8001cfe:	4493      	add	fp, r2
 8001d00:	e754      	b.n	8001bac <__aeabi_ddiv+0x3e4>
 8001d02:	4b47      	ldr	r3, [pc, #284]	; (8001e20 <__aeabi_ddiv+0x658>)
 8001d04:	18e3      	adds	r3, r4, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	dde5      	ble.n	8001cd6 <__aeabi_ddiv+0x50e>
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	4252      	negs	r2, r2
 8001d0e:	e7f2      	b.n	8001cf6 <__aeabi_ddiv+0x52e>
 8001d10:	001d      	movs	r5, r3
 8001d12:	e6fa      	b.n	8001b0a <__aeabi_ddiv+0x342>
 8001d14:	469a      	mov	sl, r3
 8001d16:	e71c      	b.n	8001b52 <__aeabi_ddiv+0x38a>
 8001d18:	42b0      	cmp	r0, r6
 8001d1a:	d839      	bhi.n	8001d90 <__aeabi_ddiv+0x5c8>
 8001d1c:	d06e      	beq.n	8001dfc <__aeabi_ddiv+0x634>
 8001d1e:	0011      	movs	r1, r2
 8001d20:	e73a      	b.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001d22:	9302      	str	r3, [sp, #8]
 8001d24:	e73a      	b.n	8001b9c <__aeabi_ddiv+0x3d4>
 8001d26:	2a1f      	cmp	r2, #31
 8001d28:	dc3c      	bgt.n	8001da4 <__aeabi_ddiv+0x5dc>
 8001d2a:	2320      	movs	r3, #32
 8001d2c:	1a9b      	subs	r3, r3, r2
 8001d2e:	000c      	movs	r4, r1
 8001d30:	4658      	mov	r0, fp
 8001d32:	4099      	lsls	r1, r3
 8001d34:	4098      	lsls	r0, r3
 8001d36:	1e4b      	subs	r3, r1, #1
 8001d38:	4199      	sbcs	r1, r3
 8001d3a:	465b      	mov	r3, fp
 8001d3c:	40d4      	lsrs	r4, r2
 8001d3e:	40d3      	lsrs	r3, r2
 8001d40:	4320      	orrs	r0, r4
 8001d42:	4308      	orrs	r0, r1
 8001d44:	001a      	movs	r2, r3
 8001d46:	0743      	lsls	r3, r0, #29
 8001d48:	d009      	beq.n	8001d5e <__aeabi_ddiv+0x596>
 8001d4a:	230f      	movs	r3, #15
 8001d4c:	4003      	ands	r3, r0
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d005      	beq.n	8001d5e <__aeabi_ddiv+0x596>
 8001d52:	0001      	movs	r1, r0
 8001d54:	1d08      	adds	r0, r1, #4
 8001d56:	4288      	cmp	r0, r1
 8001d58:	419b      	sbcs	r3, r3
 8001d5a:	425b      	negs	r3, r3
 8001d5c:	18d2      	adds	r2, r2, r3
 8001d5e:	0213      	lsls	r3, r2, #8
 8001d60:	d53a      	bpl.n	8001dd8 <__aeabi_ddiv+0x610>
 8001d62:	2301      	movs	r3, #1
 8001d64:	9a02      	ldr	r2, [sp, #8]
 8001d66:	2401      	movs	r4, #1
 8001d68:	401a      	ands	r2, r3
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	4694      	mov	ip, r2
 8001d6e:	4698      	mov	r8, r3
 8001d70:	2200      	movs	r2, #0
 8001d72:	e5f7      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001d74:	2102      	movs	r1, #2
 8001d76:	4249      	negs	r1, r1
 8001d78:	468c      	mov	ip, r1
 8001d7a:	9d03      	ldr	r5, [sp, #12]
 8001d7c:	44e3      	add	fp, ip
 8001d7e:	46ac      	mov	ip, r5
 8001d80:	44e2      	add	sl, ip
 8001d82:	45aa      	cmp	sl, r5
 8001d84:	41ad      	sbcs	r5, r5
 8001d86:	426d      	negs	r5, r5
 8001d88:	4445      	add	r5, r8
 8001d8a:	18ed      	adds	r5, r5, r3
 8001d8c:	1a2d      	subs	r5, r5, r0
 8001d8e:	e696      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001d90:	1e8a      	subs	r2, r1, #2
 8001d92:	9903      	ldr	r1, [sp, #12]
 8001d94:	004d      	lsls	r5, r1, #1
 8001d96:	428d      	cmp	r5, r1
 8001d98:	4189      	sbcs	r1, r1
 8001d9a:	4249      	negs	r1, r1
 8001d9c:	4441      	add	r1, r8
 8001d9e:	1876      	adds	r6, r6, r1
 8001da0:	9503      	str	r5, [sp, #12]
 8001da2:	e78f      	b.n	8001cc4 <__aeabi_ddiv+0x4fc>
 8001da4:	201f      	movs	r0, #31
 8001da6:	4240      	negs	r0, r0
 8001da8:	1ac3      	subs	r3, r0, r3
 8001daa:	4658      	mov	r0, fp
 8001dac:	40d8      	lsrs	r0, r3
 8001dae:	0003      	movs	r3, r0
 8001db0:	2a20      	cmp	r2, #32
 8001db2:	d028      	beq.n	8001e06 <__aeabi_ddiv+0x63e>
 8001db4:	2040      	movs	r0, #64	; 0x40
 8001db6:	465d      	mov	r5, fp
 8001db8:	1a82      	subs	r2, r0, r2
 8001dba:	4095      	lsls	r5, r2
 8001dbc:	4329      	orrs	r1, r5
 8001dbe:	1e4a      	subs	r2, r1, #1
 8001dc0:	4191      	sbcs	r1, r2
 8001dc2:	4319      	orrs	r1, r3
 8001dc4:	2307      	movs	r3, #7
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	400b      	ands	r3, r1
 8001dca:	d009      	beq.n	8001de0 <__aeabi_ddiv+0x618>
 8001dcc:	230f      	movs	r3, #15
 8001dce:	2200      	movs	r2, #0
 8001dd0:	400b      	ands	r3, r1
 8001dd2:	0008      	movs	r0, r1
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d1bd      	bne.n	8001d54 <__aeabi_ddiv+0x58c>
 8001dd8:	0001      	movs	r1, r0
 8001dda:	0753      	lsls	r3, r2, #29
 8001ddc:	0252      	lsls	r2, r2, #9
 8001dde:	0b12      	lsrs	r2, r2, #12
 8001de0:	08c9      	lsrs	r1, r1, #3
 8001de2:	4319      	orrs	r1, r3
 8001de4:	2301      	movs	r3, #1
 8001de6:	4688      	mov	r8, r1
 8001de8:	9902      	ldr	r1, [sp, #8]
 8001dea:	2400      	movs	r4, #0
 8001dec:	4019      	ands	r1, r3
 8001dee:	468c      	mov	ip, r1
 8001df0:	e5b8      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001df2:	4552      	cmp	r2, sl
 8001df4:	d8be      	bhi.n	8001d74 <__aeabi_ddiv+0x5ac>
 8001df6:	468b      	mov	fp, r1
 8001df8:	2500      	movs	r5, #0
 8001dfa:	e660      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001dfc:	9d03      	ldr	r5, [sp, #12]
 8001dfe:	429d      	cmp	r5, r3
 8001e00:	d3c6      	bcc.n	8001d90 <__aeabi_ddiv+0x5c8>
 8001e02:	0011      	movs	r1, r2
 8001e04:	e762      	b.n	8001ccc <__aeabi_ddiv+0x504>
 8001e06:	2500      	movs	r5, #0
 8001e08:	e7d8      	b.n	8001dbc <__aeabi_ddiv+0x5f4>
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	465b      	mov	r3, fp
 8001e0e:	0312      	lsls	r2, r2, #12
 8001e10:	431a      	orrs	r2, r3
 8001e12:	9b01      	ldr	r3, [sp, #4]
 8001e14:	0312      	lsls	r2, r2, #12
 8001e16:	0b12      	lsrs	r2, r2, #12
 8001e18:	469c      	mov	ip, r3
 8001e1a:	4688      	mov	r8, r1
 8001e1c:	4c03      	ldr	r4, [pc, #12]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001e1e:	e5a1      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001e20:	000003ff 	.word	0x000003ff
 8001e24:	feffffff 	.word	0xfeffffff
 8001e28:	000007fe 	.word	0x000007fe
 8001e2c:	000007ff 	.word	0x000007ff

08001e30 <__eqdf2>:
 8001e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e32:	464f      	mov	r7, r9
 8001e34:	4646      	mov	r6, r8
 8001e36:	46d6      	mov	lr, sl
 8001e38:	005c      	lsls	r4, r3, #1
 8001e3a:	b5c0      	push	{r6, r7, lr}
 8001e3c:	031f      	lsls	r7, r3, #12
 8001e3e:	0fdb      	lsrs	r3, r3, #31
 8001e40:	469a      	mov	sl, r3
 8001e42:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <__eqdf2+0x70>)
 8001e44:	030e      	lsls	r6, r1, #12
 8001e46:	004d      	lsls	r5, r1, #1
 8001e48:	4684      	mov	ip, r0
 8001e4a:	4680      	mov	r8, r0
 8001e4c:	0b36      	lsrs	r6, r6, #12
 8001e4e:	0d6d      	lsrs	r5, r5, #21
 8001e50:	0fc9      	lsrs	r1, r1, #31
 8001e52:	4691      	mov	r9, r2
 8001e54:	0b3f      	lsrs	r7, r7, #12
 8001e56:	0d64      	lsrs	r4, r4, #21
 8001e58:	2001      	movs	r0, #1
 8001e5a:	429d      	cmp	r5, r3
 8001e5c:	d008      	beq.n	8001e70 <__eqdf2+0x40>
 8001e5e:	429c      	cmp	r4, r3
 8001e60:	d001      	beq.n	8001e66 <__eqdf2+0x36>
 8001e62:	42a5      	cmp	r5, r4
 8001e64:	d00b      	beq.n	8001e7e <__eqdf2+0x4e>
 8001e66:	bc1c      	pop	{r2, r3, r4}
 8001e68:	4690      	mov	r8, r2
 8001e6a:	4699      	mov	r9, r3
 8001e6c:	46a2      	mov	sl, r4
 8001e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e70:	4663      	mov	r3, ip
 8001e72:	4333      	orrs	r3, r6
 8001e74:	d1f7      	bne.n	8001e66 <__eqdf2+0x36>
 8001e76:	42ac      	cmp	r4, r5
 8001e78:	d1f5      	bne.n	8001e66 <__eqdf2+0x36>
 8001e7a:	433a      	orrs	r2, r7
 8001e7c:	d1f3      	bne.n	8001e66 <__eqdf2+0x36>
 8001e7e:	2001      	movs	r0, #1
 8001e80:	42be      	cmp	r6, r7
 8001e82:	d1f0      	bne.n	8001e66 <__eqdf2+0x36>
 8001e84:	45c8      	cmp	r8, r9
 8001e86:	d1ee      	bne.n	8001e66 <__eqdf2+0x36>
 8001e88:	4551      	cmp	r1, sl
 8001e8a:	d007      	beq.n	8001e9c <__eqdf2+0x6c>
 8001e8c:	2d00      	cmp	r5, #0
 8001e8e:	d1ea      	bne.n	8001e66 <__eqdf2+0x36>
 8001e90:	4663      	mov	r3, ip
 8001e92:	431e      	orrs	r6, r3
 8001e94:	0030      	movs	r0, r6
 8001e96:	1e46      	subs	r6, r0, #1
 8001e98:	41b0      	sbcs	r0, r6
 8001e9a:	e7e4      	b.n	8001e66 <__eqdf2+0x36>
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	e7e2      	b.n	8001e66 <__eqdf2+0x36>
 8001ea0:	000007ff 	.word	0x000007ff

08001ea4 <__gedf2>:
 8001ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea6:	4645      	mov	r5, r8
 8001ea8:	46de      	mov	lr, fp
 8001eaa:	4657      	mov	r7, sl
 8001eac:	464e      	mov	r6, r9
 8001eae:	b5e0      	push	{r5, r6, r7, lr}
 8001eb0:	031f      	lsls	r7, r3, #12
 8001eb2:	0b3d      	lsrs	r5, r7, #12
 8001eb4:	4f2c      	ldr	r7, [pc, #176]	; (8001f68 <__gedf2+0xc4>)
 8001eb6:	030e      	lsls	r6, r1, #12
 8001eb8:	004c      	lsls	r4, r1, #1
 8001eba:	46ab      	mov	fp, r5
 8001ebc:	005d      	lsls	r5, r3, #1
 8001ebe:	4684      	mov	ip, r0
 8001ec0:	0b36      	lsrs	r6, r6, #12
 8001ec2:	0d64      	lsrs	r4, r4, #21
 8001ec4:	0fc9      	lsrs	r1, r1, #31
 8001ec6:	4690      	mov	r8, r2
 8001ec8:	0d6d      	lsrs	r5, r5, #21
 8001eca:	0fdb      	lsrs	r3, r3, #31
 8001ecc:	42bc      	cmp	r4, r7
 8001ece:	d02a      	beq.n	8001f26 <__gedf2+0x82>
 8001ed0:	4f25      	ldr	r7, [pc, #148]	; (8001f68 <__gedf2+0xc4>)
 8001ed2:	42bd      	cmp	r5, r7
 8001ed4:	d02d      	beq.n	8001f32 <__gedf2+0x8e>
 8001ed6:	2c00      	cmp	r4, #0
 8001ed8:	d10f      	bne.n	8001efa <__gedf2+0x56>
 8001eda:	4330      	orrs	r0, r6
 8001edc:	0007      	movs	r7, r0
 8001ede:	4681      	mov	r9, r0
 8001ee0:	4278      	negs	r0, r7
 8001ee2:	4178      	adcs	r0, r7
 8001ee4:	b2c0      	uxtb	r0, r0
 8001ee6:	2d00      	cmp	r5, #0
 8001ee8:	d117      	bne.n	8001f1a <__gedf2+0x76>
 8001eea:	465f      	mov	r7, fp
 8001eec:	433a      	orrs	r2, r7
 8001eee:	d114      	bne.n	8001f1a <__gedf2+0x76>
 8001ef0:	464b      	mov	r3, r9
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00a      	beq.n	8001f0e <__gedf2+0x6a>
 8001ef8:	e006      	b.n	8001f08 <__gedf2+0x64>
 8001efa:	2d00      	cmp	r5, #0
 8001efc:	d102      	bne.n	8001f04 <__gedf2+0x60>
 8001efe:	4658      	mov	r0, fp
 8001f00:	4302      	orrs	r2, r0
 8001f02:	d001      	beq.n	8001f08 <__gedf2+0x64>
 8001f04:	4299      	cmp	r1, r3
 8001f06:	d018      	beq.n	8001f3a <__gedf2+0x96>
 8001f08:	4248      	negs	r0, r1
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	4308      	orrs	r0, r1
 8001f0e:	bc3c      	pop	{r2, r3, r4, r5}
 8001f10:	4690      	mov	r8, r2
 8001f12:	4699      	mov	r9, r3
 8001f14:	46a2      	mov	sl, r4
 8001f16:	46ab      	mov	fp, r5
 8001f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f1a:	2800      	cmp	r0, #0
 8001f1c:	d0f2      	beq.n	8001f04 <__gedf2+0x60>
 8001f1e:	2001      	movs	r0, #1
 8001f20:	3b01      	subs	r3, #1
 8001f22:	4318      	orrs	r0, r3
 8001f24:	e7f3      	b.n	8001f0e <__gedf2+0x6a>
 8001f26:	0037      	movs	r7, r6
 8001f28:	4307      	orrs	r7, r0
 8001f2a:	d0d1      	beq.n	8001ed0 <__gedf2+0x2c>
 8001f2c:	2002      	movs	r0, #2
 8001f2e:	4240      	negs	r0, r0
 8001f30:	e7ed      	b.n	8001f0e <__gedf2+0x6a>
 8001f32:	465f      	mov	r7, fp
 8001f34:	4317      	orrs	r7, r2
 8001f36:	d0ce      	beq.n	8001ed6 <__gedf2+0x32>
 8001f38:	e7f8      	b.n	8001f2c <__gedf2+0x88>
 8001f3a:	42ac      	cmp	r4, r5
 8001f3c:	dce4      	bgt.n	8001f08 <__gedf2+0x64>
 8001f3e:	da03      	bge.n	8001f48 <__gedf2+0xa4>
 8001f40:	1e48      	subs	r0, r1, #1
 8001f42:	2101      	movs	r1, #1
 8001f44:	4308      	orrs	r0, r1
 8001f46:	e7e2      	b.n	8001f0e <__gedf2+0x6a>
 8001f48:	455e      	cmp	r6, fp
 8001f4a:	d8dd      	bhi.n	8001f08 <__gedf2+0x64>
 8001f4c:	d006      	beq.n	8001f5c <__gedf2+0xb8>
 8001f4e:	2000      	movs	r0, #0
 8001f50:	455e      	cmp	r6, fp
 8001f52:	d2dc      	bcs.n	8001f0e <__gedf2+0x6a>
 8001f54:	2301      	movs	r3, #1
 8001f56:	1e48      	subs	r0, r1, #1
 8001f58:	4318      	orrs	r0, r3
 8001f5a:	e7d8      	b.n	8001f0e <__gedf2+0x6a>
 8001f5c:	45c4      	cmp	ip, r8
 8001f5e:	d8d3      	bhi.n	8001f08 <__gedf2+0x64>
 8001f60:	2000      	movs	r0, #0
 8001f62:	45c4      	cmp	ip, r8
 8001f64:	d3f6      	bcc.n	8001f54 <__gedf2+0xb0>
 8001f66:	e7d2      	b.n	8001f0e <__gedf2+0x6a>
 8001f68:	000007ff 	.word	0x000007ff

08001f6c <__ledf2>:
 8001f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f6e:	464e      	mov	r6, r9
 8001f70:	4645      	mov	r5, r8
 8001f72:	46de      	mov	lr, fp
 8001f74:	4657      	mov	r7, sl
 8001f76:	005c      	lsls	r4, r3, #1
 8001f78:	b5e0      	push	{r5, r6, r7, lr}
 8001f7a:	031f      	lsls	r7, r3, #12
 8001f7c:	0fdb      	lsrs	r3, r3, #31
 8001f7e:	4699      	mov	r9, r3
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <__ledf2+0xc0>)
 8001f82:	030e      	lsls	r6, r1, #12
 8001f84:	004d      	lsls	r5, r1, #1
 8001f86:	0fc9      	lsrs	r1, r1, #31
 8001f88:	4684      	mov	ip, r0
 8001f8a:	0b36      	lsrs	r6, r6, #12
 8001f8c:	0d6d      	lsrs	r5, r5, #21
 8001f8e:	468b      	mov	fp, r1
 8001f90:	4690      	mov	r8, r2
 8001f92:	0b3f      	lsrs	r7, r7, #12
 8001f94:	0d64      	lsrs	r4, r4, #21
 8001f96:	429d      	cmp	r5, r3
 8001f98:	d020      	beq.n	8001fdc <__ledf2+0x70>
 8001f9a:	4b24      	ldr	r3, [pc, #144]	; (800202c <__ledf2+0xc0>)
 8001f9c:	429c      	cmp	r4, r3
 8001f9e:	d022      	beq.n	8001fe6 <__ledf2+0x7a>
 8001fa0:	2d00      	cmp	r5, #0
 8001fa2:	d112      	bne.n	8001fca <__ledf2+0x5e>
 8001fa4:	4330      	orrs	r0, r6
 8001fa6:	4243      	negs	r3, r0
 8001fa8:	4143      	adcs	r3, r0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2c00      	cmp	r4, #0
 8001fae:	d01f      	beq.n	8001ff0 <__ledf2+0x84>
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00c      	beq.n	8001fce <__ledf2+0x62>
 8001fb4:	464b      	mov	r3, r9
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	4303      	orrs	r3, r0
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	bc3c      	pop	{r2, r3, r4, r5}
 8001fc0:	4690      	mov	r8, r2
 8001fc2:	4699      	mov	r9, r3
 8001fc4:	46a2      	mov	sl, r4
 8001fc6:	46ab      	mov	fp, r5
 8001fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fca:	2c00      	cmp	r4, #0
 8001fcc:	d016      	beq.n	8001ffc <__ledf2+0x90>
 8001fce:	45cb      	cmp	fp, r9
 8001fd0:	d017      	beq.n	8002002 <__ledf2+0x96>
 8001fd2:	465b      	mov	r3, fp
 8001fd4:	4259      	negs	r1, r3
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	e7ef      	b.n	8001fbc <__ledf2+0x50>
 8001fdc:	0031      	movs	r1, r6
 8001fde:	2302      	movs	r3, #2
 8001fe0:	4301      	orrs	r1, r0
 8001fe2:	d1eb      	bne.n	8001fbc <__ledf2+0x50>
 8001fe4:	e7d9      	b.n	8001f9a <__ledf2+0x2e>
 8001fe6:	0039      	movs	r1, r7
 8001fe8:	2302      	movs	r3, #2
 8001fea:	4311      	orrs	r1, r2
 8001fec:	d1e6      	bne.n	8001fbc <__ledf2+0x50>
 8001fee:	e7d7      	b.n	8001fa0 <__ledf2+0x34>
 8001ff0:	433a      	orrs	r2, r7
 8001ff2:	d1dd      	bne.n	8001fb0 <__ledf2+0x44>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	2800      	cmp	r0, #0
 8001ff8:	d0e0      	beq.n	8001fbc <__ledf2+0x50>
 8001ffa:	e7ea      	b.n	8001fd2 <__ledf2+0x66>
 8001ffc:	433a      	orrs	r2, r7
 8001ffe:	d1e6      	bne.n	8001fce <__ledf2+0x62>
 8002000:	e7e7      	b.n	8001fd2 <__ledf2+0x66>
 8002002:	42a5      	cmp	r5, r4
 8002004:	dce5      	bgt.n	8001fd2 <__ledf2+0x66>
 8002006:	db05      	blt.n	8002014 <__ledf2+0xa8>
 8002008:	42be      	cmp	r6, r7
 800200a:	d8e2      	bhi.n	8001fd2 <__ledf2+0x66>
 800200c:	d007      	beq.n	800201e <__ledf2+0xb2>
 800200e:	2300      	movs	r3, #0
 8002010:	42be      	cmp	r6, r7
 8002012:	d2d3      	bcs.n	8001fbc <__ledf2+0x50>
 8002014:	4659      	mov	r1, fp
 8002016:	2301      	movs	r3, #1
 8002018:	3901      	subs	r1, #1
 800201a:	430b      	orrs	r3, r1
 800201c:	e7ce      	b.n	8001fbc <__ledf2+0x50>
 800201e:	45c4      	cmp	ip, r8
 8002020:	d8d7      	bhi.n	8001fd2 <__ledf2+0x66>
 8002022:	2300      	movs	r3, #0
 8002024:	45c4      	cmp	ip, r8
 8002026:	d3f5      	bcc.n	8002014 <__ledf2+0xa8>
 8002028:	e7c8      	b.n	8001fbc <__ledf2+0x50>
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	000007ff 	.word	0x000007ff

08002030 <__aeabi_dsub>:
 8002030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002032:	4646      	mov	r6, r8
 8002034:	46d6      	mov	lr, sl
 8002036:	464f      	mov	r7, r9
 8002038:	030c      	lsls	r4, r1, #12
 800203a:	b5c0      	push	{r6, r7, lr}
 800203c:	0fcd      	lsrs	r5, r1, #31
 800203e:	004e      	lsls	r6, r1, #1
 8002040:	0a61      	lsrs	r1, r4, #9
 8002042:	0f44      	lsrs	r4, r0, #29
 8002044:	430c      	orrs	r4, r1
 8002046:	00c1      	lsls	r1, r0, #3
 8002048:	0058      	lsls	r0, r3, #1
 800204a:	0d40      	lsrs	r0, r0, #21
 800204c:	4684      	mov	ip, r0
 800204e:	468a      	mov	sl, r1
 8002050:	000f      	movs	r7, r1
 8002052:	0319      	lsls	r1, r3, #12
 8002054:	0f50      	lsrs	r0, r2, #29
 8002056:	0a49      	lsrs	r1, r1, #9
 8002058:	4301      	orrs	r1, r0
 800205a:	48c6      	ldr	r0, [pc, #792]	; (8002374 <__aeabi_dsub+0x344>)
 800205c:	0d76      	lsrs	r6, r6, #21
 800205e:	46a8      	mov	r8, r5
 8002060:	0fdb      	lsrs	r3, r3, #31
 8002062:	00d2      	lsls	r2, r2, #3
 8002064:	4584      	cmp	ip, r0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x3a>
 8002068:	e0d8      	b.n	800221c <__aeabi_dsub+0x1ec>
 800206a:	2001      	movs	r0, #1
 800206c:	4043      	eors	r3, r0
 800206e:	42ab      	cmp	r3, r5
 8002070:	d100      	bne.n	8002074 <__aeabi_dsub+0x44>
 8002072:	e0a6      	b.n	80021c2 <__aeabi_dsub+0x192>
 8002074:	4660      	mov	r0, ip
 8002076:	1a35      	subs	r5, r6, r0
 8002078:	2d00      	cmp	r5, #0
 800207a:	dc00      	bgt.n	800207e <__aeabi_dsub+0x4e>
 800207c:	e105      	b.n	800228a <__aeabi_dsub+0x25a>
 800207e:	2800      	cmp	r0, #0
 8002080:	d110      	bne.n	80020a4 <__aeabi_dsub+0x74>
 8002082:	000b      	movs	r3, r1
 8002084:	4313      	orrs	r3, r2
 8002086:	d100      	bne.n	800208a <__aeabi_dsub+0x5a>
 8002088:	e0d7      	b.n	800223a <__aeabi_dsub+0x20a>
 800208a:	1e6b      	subs	r3, r5, #1
 800208c:	2b00      	cmp	r3, #0
 800208e:	d000      	beq.n	8002092 <__aeabi_dsub+0x62>
 8002090:	e14b      	b.n	800232a <__aeabi_dsub+0x2fa>
 8002092:	4653      	mov	r3, sl
 8002094:	1a9f      	subs	r7, r3, r2
 8002096:	45ba      	cmp	sl, r7
 8002098:	4180      	sbcs	r0, r0
 800209a:	1a64      	subs	r4, r4, r1
 800209c:	4240      	negs	r0, r0
 800209e:	1a24      	subs	r4, r4, r0
 80020a0:	2601      	movs	r6, #1
 80020a2:	e01e      	b.n	80020e2 <__aeabi_dsub+0xb2>
 80020a4:	4bb3      	ldr	r3, [pc, #716]	; (8002374 <__aeabi_dsub+0x344>)
 80020a6:	429e      	cmp	r6, r3
 80020a8:	d048      	beq.n	800213c <__aeabi_dsub+0x10c>
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	041b      	lsls	r3, r3, #16
 80020ae:	4319      	orrs	r1, r3
 80020b0:	2d38      	cmp	r5, #56	; 0x38
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x86>
 80020b4:	e119      	b.n	80022ea <__aeabi_dsub+0x2ba>
 80020b6:	2d1f      	cmp	r5, #31
 80020b8:	dd00      	ble.n	80020bc <__aeabi_dsub+0x8c>
 80020ba:	e14c      	b.n	8002356 <__aeabi_dsub+0x326>
 80020bc:	2320      	movs	r3, #32
 80020be:	000f      	movs	r7, r1
 80020c0:	1b5b      	subs	r3, r3, r5
 80020c2:	0010      	movs	r0, r2
 80020c4:	409a      	lsls	r2, r3
 80020c6:	409f      	lsls	r7, r3
 80020c8:	40e8      	lsrs	r0, r5
 80020ca:	1e53      	subs	r3, r2, #1
 80020cc:	419a      	sbcs	r2, r3
 80020ce:	40e9      	lsrs	r1, r5
 80020d0:	4307      	orrs	r7, r0
 80020d2:	4317      	orrs	r7, r2
 80020d4:	4653      	mov	r3, sl
 80020d6:	1bdf      	subs	r7, r3, r7
 80020d8:	1a61      	subs	r1, r4, r1
 80020da:	45ba      	cmp	sl, r7
 80020dc:	41a4      	sbcs	r4, r4
 80020de:	4264      	negs	r4, r4
 80020e0:	1b0c      	subs	r4, r1, r4
 80020e2:	0223      	lsls	r3, r4, #8
 80020e4:	d400      	bmi.n	80020e8 <__aeabi_dsub+0xb8>
 80020e6:	e0c5      	b.n	8002274 <__aeabi_dsub+0x244>
 80020e8:	0264      	lsls	r4, r4, #9
 80020ea:	0a65      	lsrs	r5, r4, #9
 80020ec:	2d00      	cmp	r5, #0
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0xc2>
 80020f0:	e0f6      	b.n	80022e0 <__aeabi_dsub+0x2b0>
 80020f2:	0028      	movs	r0, r5
 80020f4:	f000 fbc2 	bl	800287c <__clzsi2>
 80020f8:	0003      	movs	r3, r0
 80020fa:	3b08      	subs	r3, #8
 80020fc:	2b1f      	cmp	r3, #31
 80020fe:	dd00      	ble.n	8002102 <__aeabi_dsub+0xd2>
 8002100:	e0e9      	b.n	80022d6 <__aeabi_dsub+0x2a6>
 8002102:	2220      	movs	r2, #32
 8002104:	003c      	movs	r4, r7
 8002106:	1ad2      	subs	r2, r2, r3
 8002108:	409d      	lsls	r5, r3
 800210a:	40d4      	lsrs	r4, r2
 800210c:	409f      	lsls	r7, r3
 800210e:	4325      	orrs	r5, r4
 8002110:	429e      	cmp	r6, r3
 8002112:	dd00      	ble.n	8002116 <__aeabi_dsub+0xe6>
 8002114:	e0db      	b.n	80022ce <__aeabi_dsub+0x29e>
 8002116:	1b9e      	subs	r6, r3, r6
 8002118:	1c73      	adds	r3, r6, #1
 800211a:	2b1f      	cmp	r3, #31
 800211c:	dd00      	ble.n	8002120 <__aeabi_dsub+0xf0>
 800211e:	e10a      	b.n	8002336 <__aeabi_dsub+0x306>
 8002120:	2220      	movs	r2, #32
 8002122:	0038      	movs	r0, r7
 8002124:	1ad2      	subs	r2, r2, r3
 8002126:	0029      	movs	r1, r5
 8002128:	4097      	lsls	r7, r2
 800212a:	002c      	movs	r4, r5
 800212c:	4091      	lsls	r1, r2
 800212e:	40d8      	lsrs	r0, r3
 8002130:	1e7a      	subs	r2, r7, #1
 8002132:	4197      	sbcs	r7, r2
 8002134:	40dc      	lsrs	r4, r3
 8002136:	2600      	movs	r6, #0
 8002138:	4301      	orrs	r1, r0
 800213a:	430f      	orrs	r7, r1
 800213c:	077b      	lsls	r3, r7, #29
 800213e:	d009      	beq.n	8002154 <__aeabi_dsub+0x124>
 8002140:	230f      	movs	r3, #15
 8002142:	403b      	ands	r3, r7
 8002144:	2b04      	cmp	r3, #4
 8002146:	d005      	beq.n	8002154 <__aeabi_dsub+0x124>
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	42bb      	cmp	r3, r7
 800214c:	41bf      	sbcs	r7, r7
 800214e:	427f      	negs	r7, r7
 8002150:	19e4      	adds	r4, r4, r7
 8002152:	001f      	movs	r7, r3
 8002154:	0223      	lsls	r3, r4, #8
 8002156:	d525      	bpl.n	80021a4 <__aeabi_dsub+0x174>
 8002158:	4b86      	ldr	r3, [pc, #536]	; (8002374 <__aeabi_dsub+0x344>)
 800215a:	3601      	adds	r6, #1
 800215c:	429e      	cmp	r6, r3
 800215e:	d100      	bne.n	8002162 <__aeabi_dsub+0x132>
 8002160:	e0af      	b.n	80022c2 <__aeabi_dsub+0x292>
 8002162:	4b85      	ldr	r3, [pc, #532]	; (8002378 <__aeabi_dsub+0x348>)
 8002164:	2501      	movs	r5, #1
 8002166:	401c      	ands	r4, r3
 8002168:	4643      	mov	r3, r8
 800216a:	0762      	lsls	r2, r4, #29
 800216c:	08ff      	lsrs	r7, r7, #3
 800216e:	0264      	lsls	r4, r4, #9
 8002170:	0576      	lsls	r6, r6, #21
 8002172:	4317      	orrs	r7, r2
 8002174:	0b24      	lsrs	r4, r4, #12
 8002176:	0d76      	lsrs	r6, r6, #21
 8002178:	401d      	ands	r5, r3
 800217a:	2100      	movs	r1, #0
 800217c:	0324      	lsls	r4, r4, #12
 800217e:	0b23      	lsrs	r3, r4, #12
 8002180:	0d0c      	lsrs	r4, r1, #20
 8002182:	4a7e      	ldr	r2, [pc, #504]	; (800237c <__aeabi_dsub+0x34c>)
 8002184:	0524      	lsls	r4, r4, #20
 8002186:	431c      	orrs	r4, r3
 8002188:	4014      	ands	r4, r2
 800218a:	0533      	lsls	r3, r6, #20
 800218c:	4323      	orrs	r3, r4
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	07ed      	lsls	r5, r5, #31
 8002192:	085b      	lsrs	r3, r3, #1
 8002194:	432b      	orrs	r3, r5
 8002196:	0038      	movs	r0, r7
 8002198:	0019      	movs	r1, r3
 800219a:	bc1c      	pop	{r2, r3, r4}
 800219c:	4690      	mov	r8, r2
 800219e:	4699      	mov	r9, r3
 80021a0:	46a2      	mov	sl, r4
 80021a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a4:	2501      	movs	r5, #1
 80021a6:	4643      	mov	r3, r8
 80021a8:	0762      	lsls	r2, r4, #29
 80021aa:	08ff      	lsrs	r7, r7, #3
 80021ac:	4317      	orrs	r7, r2
 80021ae:	08e4      	lsrs	r4, r4, #3
 80021b0:	401d      	ands	r5, r3
 80021b2:	4b70      	ldr	r3, [pc, #448]	; (8002374 <__aeabi_dsub+0x344>)
 80021b4:	429e      	cmp	r6, r3
 80021b6:	d036      	beq.n	8002226 <__aeabi_dsub+0x1f6>
 80021b8:	0324      	lsls	r4, r4, #12
 80021ba:	0576      	lsls	r6, r6, #21
 80021bc:	0b24      	lsrs	r4, r4, #12
 80021be:	0d76      	lsrs	r6, r6, #21
 80021c0:	e7db      	b.n	800217a <__aeabi_dsub+0x14a>
 80021c2:	4663      	mov	r3, ip
 80021c4:	1af3      	subs	r3, r6, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	dc00      	bgt.n	80021cc <__aeabi_dsub+0x19c>
 80021ca:	e094      	b.n	80022f6 <__aeabi_dsub+0x2c6>
 80021cc:	4660      	mov	r0, ip
 80021ce:	2800      	cmp	r0, #0
 80021d0:	d035      	beq.n	800223e <__aeabi_dsub+0x20e>
 80021d2:	4868      	ldr	r0, [pc, #416]	; (8002374 <__aeabi_dsub+0x344>)
 80021d4:	4286      	cmp	r6, r0
 80021d6:	d0b1      	beq.n	800213c <__aeabi_dsub+0x10c>
 80021d8:	2780      	movs	r7, #128	; 0x80
 80021da:	043f      	lsls	r7, r7, #16
 80021dc:	4339      	orrs	r1, r7
 80021de:	2b38      	cmp	r3, #56	; 0x38
 80021e0:	dc00      	bgt.n	80021e4 <__aeabi_dsub+0x1b4>
 80021e2:	e0fd      	b.n	80023e0 <__aeabi_dsub+0x3b0>
 80021e4:	430a      	orrs	r2, r1
 80021e6:	0017      	movs	r7, r2
 80021e8:	2100      	movs	r1, #0
 80021ea:	1e7a      	subs	r2, r7, #1
 80021ec:	4197      	sbcs	r7, r2
 80021ee:	4457      	add	r7, sl
 80021f0:	4557      	cmp	r7, sl
 80021f2:	4180      	sbcs	r0, r0
 80021f4:	1909      	adds	r1, r1, r4
 80021f6:	4244      	negs	r4, r0
 80021f8:	190c      	adds	r4, r1, r4
 80021fa:	0223      	lsls	r3, r4, #8
 80021fc:	d53a      	bpl.n	8002274 <__aeabi_dsub+0x244>
 80021fe:	4b5d      	ldr	r3, [pc, #372]	; (8002374 <__aeabi_dsub+0x344>)
 8002200:	3601      	adds	r6, #1
 8002202:	429e      	cmp	r6, r3
 8002204:	d100      	bne.n	8002208 <__aeabi_dsub+0x1d8>
 8002206:	e14b      	b.n	80024a0 <__aeabi_dsub+0x470>
 8002208:	2201      	movs	r2, #1
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <__aeabi_dsub+0x348>)
 800220c:	401c      	ands	r4, r3
 800220e:	087b      	lsrs	r3, r7, #1
 8002210:	4017      	ands	r7, r2
 8002212:	431f      	orrs	r7, r3
 8002214:	07e2      	lsls	r2, r4, #31
 8002216:	4317      	orrs	r7, r2
 8002218:	0864      	lsrs	r4, r4, #1
 800221a:	e78f      	b.n	800213c <__aeabi_dsub+0x10c>
 800221c:	0008      	movs	r0, r1
 800221e:	4310      	orrs	r0, r2
 8002220:	d000      	beq.n	8002224 <__aeabi_dsub+0x1f4>
 8002222:	e724      	b.n	800206e <__aeabi_dsub+0x3e>
 8002224:	e721      	b.n	800206a <__aeabi_dsub+0x3a>
 8002226:	0023      	movs	r3, r4
 8002228:	433b      	orrs	r3, r7
 800222a:	d100      	bne.n	800222e <__aeabi_dsub+0x1fe>
 800222c:	e1b9      	b.n	80025a2 <__aeabi_dsub+0x572>
 800222e:	2280      	movs	r2, #128	; 0x80
 8002230:	0312      	lsls	r2, r2, #12
 8002232:	4314      	orrs	r4, r2
 8002234:	0324      	lsls	r4, r4, #12
 8002236:	0b24      	lsrs	r4, r4, #12
 8002238:	e79f      	b.n	800217a <__aeabi_dsub+0x14a>
 800223a:	002e      	movs	r6, r5
 800223c:	e77e      	b.n	800213c <__aeabi_dsub+0x10c>
 800223e:	0008      	movs	r0, r1
 8002240:	4310      	orrs	r0, r2
 8002242:	d100      	bne.n	8002246 <__aeabi_dsub+0x216>
 8002244:	e0ca      	b.n	80023dc <__aeabi_dsub+0x3ac>
 8002246:	1e58      	subs	r0, r3, #1
 8002248:	4684      	mov	ip, r0
 800224a:	2800      	cmp	r0, #0
 800224c:	d000      	beq.n	8002250 <__aeabi_dsub+0x220>
 800224e:	e0e7      	b.n	8002420 <__aeabi_dsub+0x3f0>
 8002250:	4452      	add	r2, sl
 8002252:	4552      	cmp	r2, sl
 8002254:	4180      	sbcs	r0, r0
 8002256:	1864      	adds	r4, r4, r1
 8002258:	4240      	negs	r0, r0
 800225a:	1824      	adds	r4, r4, r0
 800225c:	0017      	movs	r7, r2
 800225e:	2601      	movs	r6, #1
 8002260:	0223      	lsls	r3, r4, #8
 8002262:	d507      	bpl.n	8002274 <__aeabi_dsub+0x244>
 8002264:	2602      	movs	r6, #2
 8002266:	e7cf      	b.n	8002208 <__aeabi_dsub+0x1d8>
 8002268:	4664      	mov	r4, ip
 800226a:	432c      	orrs	r4, r5
 800226c:	d100      	bne.n	8002270 <__aeabi_dsub+0x240>
 800226e:	e1b3      	b.n	80025d8 <__aeabi_dsub+0x5a8>
 8002270:	002c      	movs	r4, r5
 8002272:	4667      	mov	r7, ip
 8002274:	077b      	lsls	r3, r7, #29
 8002276:	d000      	beq.n	800227a <__aeabi_dsub+0x24a>
 8002278:	e762      	b.n	8002140 <__aeabi_dsub+0x110>
 800227a:	0763      	lsls	r3, r4, #29
 800227c:	08ff      	lsrs	r7, r7, #3
 800227e:	431f      	orrs	r7, r3
 8002280:	2501      	movs	r5, #1
 8002282:	4643      	mov	r3, r8
 8002284:	08e4      	lsrs	r4, r4, #3
 8002286:	401d      	ands	r5, r3
 8002288:	e793      	b.n	80021b2 <__aeabi_dsub+0x182>
 800228a:	2d00      	cmp	r5, #0
 800228c:	d178      	bne.n	8002380 <__aeabi_dsub+0x350>
 800228e:	1c75      	adds	r5, r6, #1
 8002290:	056d      	lsls	r5, r5, #21
 8002292:	0d6d      	lsrs	r5, r5, #21
 8002294:	2d01      	cmp	r5, #1
 8002296:	dc00      	bgt.n	800229a <__aeabi_dsub+0x26a>
 8002298:	e0f2      	b.n	8002480 <__aeabi_dsub+0x450>
 800229a:	4650      	mov	r0, sl
 800229c:	1a80      	subs	r0, r0, r2
 800229e:	4582      	cmp	sl, r0
 80022a0:	41bf      	sbcs	r7, r7
 80022a2:	1a65      	subs	r5, r4, r1
 80022a4:	427f      	negs	r7, r7
 80022a6:	1bed      	subs	r5, r5, r7
 80022a8:	4684      	mov	ip, r0
 80022aa:	0228      	lsls	r0, r5, #8
 80022ac:	d400      	bmi.n	80022b0 <__aeabi_dsub+0x280>
 80022ae:	e08c      	b.n	80023ca <__aeabi_dsub+0x39a>
 80022b0:	4650      	mov	r0, sl
 80022b2:	1a17      	subs	r7, r2, r0
 80022b4:	42ba      	cmp	r2, r7
 80022b6:	4192      	sbcs	r2, r2
 80022b8:	1b0c      	subs	r4, r1, r4
 80022ba:	4255      	negs	r5, r2
 80022bc:	1b65      	subs	r5, r4, r5
 80022be:	4698      	mov	r8, r3
 80022c0:	e714      	b.n	80020ec <__aeabi_dsub+0xbc>
 80022c2:	2501      	movs	r5, #1
 80022c4:	4643      	mov	r3, r8
 80022c6:	2400      	movs	r4, #0
 80022c8:	401d      	ands	r5, r3
 80022ca:	2700      	movs	r7, #0
 80022cc:	e755      	b.n	800217a <__aeabi_dsub+0x14a>
 80022ce:	4c2a      	ldr	r4, [pc, #168]	; (8002378 <__aeabi_dsub+0x348>)
 80022d0:	1af6      	subs	r6, r6, r3
 80022d2:	402c      	ands	r4, r5
 80022d4:	e732      	b.n	800213c <__aeabi_dsub+0x10c>
 80022d6:	003d      	movs	r5, r7
 80022d8:	3828      	subs	r0, #40	; 0x28
 80022da:	4085      	lsls	r5, r0
 80022dc:	2700      	movs	r7, #0
 80022de:	e717      	b.n	8002110 <__aeabi_dsub+0xe0>
 80022e0:	0038      	movs	r0, r7
 80022e2:	f000 facb 	bl	800287c <__clzsi2>
 80022e6:	3020      	adds	r0, #32
 80022e8:	e706      	b.n	80020f8 <__aeabi_dsub+0xc8>
 80022ea:	430a      	orrs	r2, r1
 80022ec:	0017      	movs	r7, r2
 80022ee:	2100      	movs	r1, #0
 80022f0:	1e7a      	subs	r2, r7, #1
 80022f2:	4197      	sbcs	r7, r2
 80022f4:	e6ee      	b.n	80020d4 <__aeabi_dsub+0xa4>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d000      	beq.n	80022fc <__aeabi_dsub+0x2cc>
 80022fa:	e0e5      	b.n	80024c8 <__aeabi_dsub+0x498>
 80022fc:	1c73      	adds	r3, r6, #1
 80022fe:	469c      	mov	ip, r3
 8002300:	055b      	lsls	r3, r3, #21
 8002302:	0d5b      	lsrs	r3, r3, #21
 8002304:	2b01      	cmp	r3, #1
 8002306:	dc00      	bgt.n	800230a <__aeabi_dsub+0x2da>
 8002308:	e09f      	b.n	800244a <__aeabi_dsub+0x41a>
 800230a:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <__aeabi_dsub+0x344>)
 800230c:	459c      	cmp	ip, r3
 800230e:	d100      	bne.n	8002312 <__aeabi_dsub+0x2e2>
 8002310:	e0c5      	b.n	800249e <__aeabi_dsub+0x46e>
 8002312:	4452      	add	r2, sl
 8002314:	4552      	cmp	r2, sl
 8002316:	4180      	sbcs	r0, r0
 8002318:	1864      	adds	r4, r4, r1
 800231a:	4240      	negs	r0, r0
 800231c:	1824      	adds	r4, r4, r0
 800231e:	07e7      	lsls	r7, r4, #31
 8002320:	0852      	lsrs	r2, r2, #1
 8002322:	4317      	orrs	r7, r2
 8002324:	0864      	lsrs	r4, r4, #1
 8002326:	4666      	mov	r6, ip
 8002328:	e708      	b.n	800213c <__aeabi_dsub+0x10c>
 800232a:	4812      	ldr	r0, [pc, #72]	; (8002374 <__aeabi_dsub+0x344>)
 800232c:	4285      	cmp	r5, r0
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x302>
 8002330:	e085      	b.n	800243e <__aeabi_dsub+0x40e>
 8002332:	001d      	movs	r5, r3
 8002334:	e6bc      	b.n	80020b0 <__aeabi_dsub+0x80>
 8002336:	0029      	movs	r1, r5
 8002338:	3e1f      	subs	r6, #31
 800233a:	40f1      	lsrs	r1, r6
 800233c:	2b20      	cmp	r3, #32
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x312>
 8002340:	e07f      	b.n	8002442 <__aeabi_dsub+0x412>
 8002342:	2240      	movs	r2, #64	; 0x40
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	409d      	lsls	r5, r3
 8002348:	432f      	orrs	r7, r5
 800234a:	1e7d      	subs	r5, r7, #1
 800234c:	41af      	sbcs	r7, r5
 800234e:	2400      	movs	r4, #0
 8002350:	430f      	orrs	r7, r1
 8002352:	2600      	movs	r6, #0
 8002354:	e78e      	b.n	8002274 <__aeabi_dsub+0x244>
 8002356:	002b      	movs	r3, r5
 8002358:	000f      	movs	r7, r1
 800235a:	3b20      	subs	r3, #32
 800235c:	40df      	lsrs	r7, r3
 800235e:	2d20      	cmp	r5, #32
 8002360:	d071      	beq.n	8002446 <__aeabi_dsub+0x416>
 8002362:	2340      	movs	r3, #64	; 0x40
 8002364:	1b5d      	subs	r5, r3, r5
 8002366:	40a9      	lsls	r1, r5
 8002368:	430a      	orrs	r2, r1
 800236a:	1e51      	subs	r1, r2, #1
 800236c:	418a      	sbcs	r2, r1
 800236e:	2100      	movs	r1, #0
 8002370:	4317      	orrs	r7, r2
 8002372:	e6af      	b.n	80020d4 <__aeabi_dsub+0xa4>
 8002374:	000007ff 	.word	0x000007ff
 8002378:	ff7fffff 	.word	0xff7fffff
 800237c:	800fffff 	.word	0x800fffff
 8002380:	2e00      	cmp	r6, #0
 8002382:	d03e      	beq.n	8002402 <__aeabi_dsub+0x3d2>
 8002384:	4eb3      	ldr	r6, [pc, #716]	; (8002654 <__aeabi_dsub+0x624>)
 8002386:	45b4      	cmp	ip, r6
 8002388:	d045      	beq.n	8002416 <__aeabi_dsub+0x3e6>
 800238a:	2680      	movs	r6, #128	; 0x80
 800238c:	0436      	lsls	r6, r6, #16
 800238e:	426d      	negs	r5, r5
 8002390:	4334      	orrs	r4, r6
 8002392:	2d38      	cmp	r5, #56	; 0x38
 8002394:	dd00      	ble.n	8002398 <__aeabi_dsub+0x368>
 8002396:	e0a8      	b.n	80024ea <__aeabi_dsub+0x4ba>
 8002398:	2d1f      	cmp	r5, #31
 800239a:	dd00      	ble.n	800239e <__aeabi_dsub+0x36e>
 800239c:	e11f      	b.n	80025de <__aeabi_dsub+0x5ae>
 800239e:	2620      	movs	r6, #32
 80023a0:	0027      	movs	r7, r4
 80023a2:	4650      	mov	r0, sl
 80023a4:	1b76      	subs	r6, r6, r5
 80023a6:	40b7      	lsls	r7, r6
 80023a8:	40e8      	lsrs	r0, r5
 80023aa:	4307      	orrs	r7, r0
 80023ac:	4650      	mov	r0, sl
 80023ae:	40b0      	lsls	r0, r6
 80023b0:	1e46      	subs	r6, r0, #1
 80023b2:	41b0      	sbcs	r0, r6
 80023b4:	40ec      	lsrs	r4, r5
 80023b6:	4338      	orrs	r0, r7
 80023b8:	1a17      	subs	r7, r2, r0
 80023ba:	42ba      	cmp	r2, r7
 80023bc:	4192      	sbcs	r2, r2
 80023be:	1b0c      	subs	r4, r1, r4
 80023c0:	4252      	negs	r2, r2
 80023c2:	1aa4      	subs	r4, r4, r2
 80023c4:	4666      	mov	r6, ip
 80023c6:	4698      	mov	r8, r3
 80023c8:	e68b      	b.n	80020e2 <__aeabi_dsub+0xb2>
 80023ca:	4664      	mov	r4, ip
 80023cc:	4667      	mov	r7, ip
 80023ce:	432c      	orrs	r4, r5
 80023d0:	d000      	beq.n	80023d4 <__aeabi_dsub+0x3a4>
 80023d2:	e68b      	b.n	80020ec <__aeabi_dsub+0xbc>
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	2700      	movs	r7, #0
 80023da:	e6ea      	b.n	80021b2 <__aeabi_dsub+0x182>
 80023dc:	001e      	movs	r6, r3
 80023de:	e6ad      	b.n	800213c <__aeabi_dsub+0x10c>
 80023e0:	2b1f      	cmp	r3, #31
 80023e2:	dc60      	bgt.n	80024a6 <__aeabi_dsub+0x476>
 80023e4:	2720      	movs	r7, #32
 80023e6:	1af8      	subs	r0, r7, r3
 80023e8:	000f      	movs	r7, r1
 80023ea:	4684      	mov	ip, r0
 80023ec:	4087      	lsls	r7, r0
 80023ee:	0010      	movs	r0, r2
 80023f0:	40d8      	lsrs	r0, r3
 80023f2:	4307      	orrs	r7, r0
 80023f4:	4660      	mov	r0, ip
 80023f6:	4082      	lsls	r2, r0
 80023f8:	1e50      	subs	r0, r2, #1
 80023fa:	4182      	sbcs	r2, r0
 80023fc:	40d9      	lsrs	r1, r3
 80023fe:	4317      	orrs	r7, r2
 8002400:	e6f5      	b.n	80021ee <__aeabi_dsub+0x1be>
 8002402:	0026      	movs	r6, r4
 8002404:	4650      	mov	r0, sl
 8002406:	4306      	orrs	r6, r0
 8002408:	d005      	beq.n	8002416 <__aeabi_dsub+0x3e6>
 800240a:	43ed      	mvns	r5, r5
 800240c:	2d00      	cmp	r5, #0
 800240e:	d0d3      	beq.n	80023b8 <__aeabi_dsub+0x388>
 8002410:	4e90      	ldr	r6, [pc, #576]	; (8002654 <__aeabi_dsub+0x624>)
 8002412:	45b4      	cmp	ip, r6
 8002414:	d1bd      	bne.n	8002392 <__aeabi_dsub+0x362>
 8002416:	000c      	movs	r4, r1
 8002418:	0017      	movs	r7, r2
 800241a:	4666      	mov	r6, ip
 800241c:	4698      	mov	r8, r3
 800241e:	e68d      	b.n	800213c <__aeabi_dsub+0x10c>
 8002420:	488c      	ldr	r0, [pc, #560]	; (8002654 <__aeabi_dsub+0x624>)
 8002422:	4283      	cmp	r3, r0
 8002424:	d00b      	beq.n	800243e <__aeabi_dsub+0x40e>
 8002426:	4663      	mov	r3, ip
 8002428:	e6d9      	b.n	80021de <__aeabi_dsub+0x1ae>
 800242a:	2d00      	cmp	r5, #0
 800242c:	d000      	beq.n	8002430 <__aeabi_dsub+0x400>
 800242e:	e096      	b.n	800255e <__aeabi_dsub+0x52e>
 8002430:	0008      	movs	r0, r1
 8002432:	4310      	orrs	r0, r2
 8002434:	d100      	bne.n	8002438 <__aeabi_dsub+0x408>
 8002436:	e0e2      	b.n	80025fe <__aeabi_dsub+0x5ce>
 8002438:	000c      	movs	r4, r1
 800243a:	0017      	movs	r7, r2
 800243c:	4698      	mov	r8, r3
 800243e:	4e85      	ldr	r6, [pc, #532]	; (8002654 <__aeabi_dsub+0x624>)
 8002440:	e67c      	b.n	800213c <__aeabi_dsub+0x10c>
 8002442:	2500      	movs	r5, #0
 8002444:	e780      	b.n	8002348 <__aeabi_dsub+0x318>
 8002446:	2100      	movs	r1, #0
 8002448:	e78e      	b.n	8002368 <__aeabi_dsub+0x338>
 800244a:	0023      	movs	r3, r4
 800244c:	4650      	mov	r0, sl
 800244e:	4303      	orrs	r3, r0
 8002450:	2e00      	cmp	r6, #0
 8002452:	d000      	beq.n	8002456 <__aeabi_dsub+0x426>
 8002454:	e0a8      	b.n	80025a8 <__aeabi_dsub+0x578>
 8002456:	2b00      	cmp	r3, #0
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x42c>
 800245a:	e0de      	b.n	800261a <__aeabi_dsub+0x5ea>
 800245c:	000b      	movs	r3, r1
 800245e:	4313      	orrs	r3, r2
 8002460:	d100      	bne.n	8002464 <__aeabi_dsub+0x434>
 8002462:	e66b      	b.n	800213c <__aeabi_dsub+0x10c>
 8002464:	4452      	add	r2, sl
 8002466:	4552      	cmp	r2, sl
 8002468:	4180      	sbcs	r0, r0
 800246a:	1864      	adds	r4, r4, r1
 800246c:	4240      	negs	r0, r0
 800246e:	1824      	adds	r4, r4, r0
 8002470:	0017      	movs	r7, r2
 8002472:	0223      	lsls	r3, r4, #8
 8002474:	d400      	bmi.n	8002478 <__aeabi_dsub+0x448>
 8002476:	e6fd      	b.n	8002274 <__aeabi_dsub+0x244>
 8002478:	4b77      	ldr	r3, [pc, #476]	; (8002658 <__aeabi_dsub+0x628>)
 800247a:	4666      	mov	r6, ip
 800247c:	401c      	ands	r4, r3
 800247e:	e65d      	b.n	800213c <__aeabi_dsub+0x10c>
 8002480:	0025      	movs	r5, r4
 8002482:	4650      	mov	r0, sl
 8002484:	4305      	orrs	r5, r0
 8002486:	2e00      	cmp	r6, #0
 8002488:	d1cf      	bne.n	800242a <__aeabi_dsub+0x3fa>
 800248a:	2d00      	cmp	r5, #0
 800248c:	d14f      	bne.n	800252e <__aeabi_dsub+0x4fe>
 800248e:	000c      	movs	r4, r1
 8002490:	4314      	orrs	r4, r2
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x466>
 8002494:	e0a0      	b.n	80025d8 <__aeabi_dsub+0x5a8>
 8002496:	000c      	movs	r4, r1
 8002498:	0017      	movs	r7, r2
 800249a:	4698      	mov	r8, r3
 800249c:	e64e      	b.n	800213c <__aeabi_dsub+0x10c>
 800249e:	4666      	mov	r6, ip
 80024a0:	2400      	movs	r4, #0
 80024a2:	2700      	movs	r7, #0
 80024a4:	e685      	b.n	80021b2 <__aeabi_dsub+0x182>
 80024a6:	001f      	movs	r7, r3
 80024a8:	0008      	movs	r0, r1
 80024aa:	3f20      	subs	r7, #32
 80024ac:	40f8      	lsrs	r0, r7
 80024ae:	0007      	movs	r7, r0
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d100      	bne.n	80024b6 <__aeabi_dsub+0x486>
 80024b4:	e08e      	b.n	80025d4 <__aeabi_dsub+0x5a4>
 80024b6:	2040      	movs	r0, #64	; 0x40
 80024b8:	1ac3      	subs	r3, r0, r3
 80024ba:	4099      	lsls	r1, r3
 80024bc:	430a      	orrs	r2, r1
 80024be:	1e51      	subs	r1, r2, #1
 80024c0:	418a      	sbcs	r2, r1
 80024c2:	2100      	movs	r1, #0
 80024c4:	4317      	orrs	r7, r2
 80024c6:	e692      	b.n	80021ee <__aeabi_dsub+0x1be>
 80024c8:	2e00      	cmp	r6, #0
 80024ca:	d114      	bne.n	80024f6 <__aeabi_dsub+0x4c6>
 80024cc:	0026      	movs	r6, r4
 80024ce:	4650      	mov	r0, sl
 80024d0:	4306      	orrs	r6, r0
 80024d2:	d062      	beq.n	800259a <__aeabi_dsub+0x56a>
 80024d4:	43db      	mvns	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d15c      	bne.n	8002594 <__aeabi_dsub+0x564>
 80024da:	1887      	adds	r7, r0, r2
 80024dc:	4297      	cmp	r7, r2
 80024de:	4192      	sbcs	r2, r2
 80024e0:	1864      	adds	r4, r4, r1
 80024e2:	4252      	negs	r2, r2
 80024e4:	18a4      	adds	r4, r4, r2
 80024e6:	4666      	mov	r6, ip
 80024e8:	e687      	b.n	80021fa <__aeabi_dsub+0x1ca>
 80024ea:	4650      	mov	r0, sl
 80024ec:	4320      	orrs	r0, r4
 80024ee:	1e44      	subs	r4, r0, #1
 80024f0:	41a0      	sbcs	r0, r4
 80024f2:	2400      	movs	r4, #0
 80024f4:	e760      	b.n	80023b8 <__aeabi_dsub+0x388>
 80024f6:	4e57      	ldr	r6, [pc, #348]	; (8002654 <__aeabi_dsub+0x624>)
 80024f8:	45b4      	cmp	ip, r6
 80024fa:	d04e      	beq.n	800259a <__aeabi_dsub+0x56a>
 80024fc:	2680      	movs	r6, #128	; 0x80
 80024fe:	0436      	lsls	r6, r6, #16
 8002500:	425b      	negs	r3, r3
 8002502:	4334      	orrs	r4, r6
 8002504:	2b38      	cmp	r3, #56	; 0x38
 8002506:	dd00      	ble.n	800250a <__aeabi_dsub+0x4da>
 8002508:	e07f      	b.n	800260a <__aeabi_dsub+0x5da>
 800250a:	2b1f      	cmp	r3, #31
 800250c:	dd00      	ble.n	8002510 <__aeabi_dsub+0x4e0>
 800250e:	e08b      	b.n	8002628 <__aeabi_dsub+0x5f8>
 8002510:	2620      	movs	r6, #32
 8002512:	0027      	movs	r7, r4
 8002514:	4650      	mov	r0, sl
 8002516:	1af6      	subs	r6, r6, r3
 8002518:	40b7      	lsls	r7, r6
 800251a:	40d8      	lsrs	r0, r3
 800251c:	4307      	orrs	r7, r0
 800251e:	4650      	mov	r0, sl
 8002520:	40b0      	lsls	r0, r6
 8002522:	1e46      	subs	r6, r0, #1
 8002524:	41b0      	sbcs	r0, r6
 8002526:	4307      	orrs	r7, r0
 8002528:	40dc      	lsrs	r4, r3
 800252a:	18bf      	adds	r7, r7, r2
 800252c:	e7d6      	b.n	80024dc <__aeabi_dsub+0x4ac>
 800252e:	000d      	movs	r5, r1
 8002530:	4315      	orrs	r5, r2
 8002532:	d100      	bne.n	8002536 <__aeabi_dsub+0x506>
 8002534:	e602      	b.n	800213c <__aeabi_dsub+0x10c>
 8002536:	4650      	mov	r0, sl
 8002538:	1a80      	subs	r0, r0, r2
 800253a:	4582      	cmp	sl, r0
 800253c:	41bf      	sbcs	r7, r7
 800253e:	1a65      	subs	r5, r4, r1
 8002540:	427f      	negs	r7, r7
 8002542:	1bed      	subs	r5, r5, r7
 8002544:	4684      	mov	ip, r0
 8002546:	0228      	lsls	r0, r5, #8
 8002548:	d400      	bmi.n	800254c <__aeabi_dsub+0x51c>
 800254a:	e68d      	b.n	8002268 <__aeabi_dsub+0x238>
 800254c:	4650      	mov	r0, sl
 800254e:	1a17      	subs	r7, r2, r0
 8002550:	42ba      	cmp	r2, r7
 8002552:	4192      	sbcs	r2, r2
 8002554:	1b0c      	subs	r4, r1, r4
 8002556:	4252      	negs	r2, r2
 8002558:	1aa4      	subs	r4, r4, r2
 800255a:	4698      	mov	r8, r3
 800255c:	e5ee      	b.n	800213c <__aeabi_dsub+0x10c>
 800255e:	000d      	movs	r5, r1
 8002560:	4315      	orrs	r5, r2
 8002562:	d100      	bne.n	8002566 <__aeabi_dsub+0x536>
 8002564:	e76b      	b.n	800243e <__aeabi_dsub+0x40e>
 8002566:	4650      	mov	r0, sl
 8002568:	0767      	lsls	r7, r4, #29
 800256a:	08c0      	lsrs	r0, r0, #3
 800256c:	4307      	orrs	r7, r0
 800256e:	2080      	movs	r0, #128	; 0x80
 8002570:	08e4      	lsrs	r4, r4, #3
 8002572:	0300      	lsls	r0, r0, #12
 8002574:	4204      	tst	r4, r0
 8002576:	d007      	beq.n	8002588 <__aeabi_dsub+0x558>
 8002578:	08cd      	lsrs	r5, r1, #3
 800257a:	4205      	tst	r5, r0
 800257c:	d104      	bne.n	8002588 <__aeabi_dsub+0x558>
 800257e:	002c      	movs	r4, r5
 8002580:	4698      	mov	r8, r3
 8002582:	08d7      	lsrs	r7, r2, #3
 8002584:	0749      	lsls	r1, r1, #29
 8002586:	430f      	orrs	r7, r1
 8002588:	0f7b      	lsrs	r3, r7, #29
 800258a:	00e4      	lsls	r4, r4, #3
 800258c:	431c      	orrs	r4, r3
 800258e:	00ff      	lsls	r7, r7, #3
 8002590:	4e30      	ldr	r6, [pc, #192]	; (8002654 <__aeabi_dsub+0x624>)
 8002592:	e5d3      	b.n	800213c <__aeabi_dsub+0x10c>
 8002594:	4e2f      	ldr	r6, [pc, #188]	; (8002654 <__aeabi_dsub+0x624>)
 8002596:	45b4      	cmp	ip, r6
 8002598:	d1b4      	bne.n	8002504 <__aeabi_dsub+0x4d4>
 800259a:	000c      	movs	r4, r1
 800259c:	0017      	movs	r7, r2
 800259e:	4666      	mov	r6, ip
 80025a0:	e5cc      	b.n	800213c <__aeabi_dsub+0x10c>
 80025a2:	2700      	movs	r7, #0
 80025a4:	2400      	movs	r4, #0
 80025a6:	e5e8      	b.n	800217a <__aeabi_dsub+0x14a>
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d039      	beq.n	8002620 <__aeabi_dsub+0x5f0>
 80025ac:	000b      	movs	r3, r1
 80025ae:	4313      	orrs	r3, r2
 80025b0:	d100      	bne.n	80025b4 <__aeabi_dsub+0x584>
 80025b2:	e744      	b.n	800243e <__aeabi_dsub+0x40e>
 80025b4:	08c0      	lsrs	r0, r0, #3
 80025b6:	0767      	lsls	r7, r4, #29
 80025b8:	4307      	orrs	r7, r0
 80025ba:	2080      	movs	r0, #128	; 0x80
 80025bc:	08e4      	lsrs	r4, r4, #3
 80025be:	0300      	lsls	r0, r0, #12
 80025c0:	4204      	tst	r4, r0
 80025c2:	d0e1      	beq.n	8002588 <__aeabi_dsub+0x558>
 80025c4:	08cb      	lsrs	r3, r1, #3
 80025c6:	4203      	tst	r3, r0
 80025c8:	d1de      	bne.n	8002588 <__aeabi_dsub+0x558>
 80025ca:	08d7      	lsrs	r7, r2, #3
 80025cc:	0749      	lsls	r1, r1, #29
 80025ce:	430f      	orrs	r7, r1
 80025d0:	001c      	movs	r4, r3
 80025d2:	e7d9      	b.n	8002588 <__aeabi_dsub+0x558>
 80025d4:	2100      	movs	r1, #0
 80025d6:	e771      	b.n	80024bc <__aeabi_dsub+0x48c>
 80025d8:	2500      	movs	r5, #0
 80025da:	2700      	movs	r7, #0
 80025dc:	e5e9      	b.n	80021b2 <__aeabi_dsub+0x182>
 80025de:	002e      	movs	r6, r5
 80025e0:	0027      	movs	r7, r4
 80025e2:	3e20      	subs	r6, #32
 80025e4:	40f7      	lsrs	r7, r6
 80025e6:	2d20      	cmp	r5, #32
 80025e8:	d02f      	beq.n	800264a <__aeabi_dsub+0x61a>
 80025ea:	2640      	movs	r6, #64	; 0x40
 80025ec:	1b75      	subs	r5, r6, r5
 80025ee:	40ac      	lsls	r4, r5
 80025f0:	4650      	mov	r0, sl
 80025f2:	4320      	orrs	r0, r4
 80025f4:	1e44      	subs	r4, r0, #1
 80025f6:	41a0      	sbcs	r0, r4
 80025f8:	2400      	movs	r4, #0
 80025fa:	4338      	orrs	r0, r7
 80025fc:	e6dc      	b.n	80023b8 <__aeabi_dsub+0x388>
 80025fe:	2480      	movs	r4, #128	; 0x80
 8002600:	2500      	movs	r5, #0
 8002602:	0324      	lsls	r4, r4, #12
 8002604:	4e13      	ldr	r6, [pc, #76]	; (8002654 <__aeabi_dsub+0x624>)
 8002606:	2700      	movs	r7, #0
 8002608:	e5d3      	b.n	80021b2 <__aeabi_dsub+0x182>
 800260a:	4650      	mov	r0, sl
 800260c:	4320      	orrs	r0, r4
 800260e:	0007      	movs	r7, r0
 8002610:	1e78      	subs	r0, r7, #1
 8002612:	4187      	sbcs	r7, r0
 8002614:	2400      	movs	r4, #0
 8002616:	18bf      	adds	r7, r7, r2
 8002618:	e760      	b.n	80024dc <__aeabi_dsub+0x4ac>
 800261a:	000c      	movs	r4, r1
 800261c:	0017      	movs	r7, r2
 800261e:	e58d      	b.n	800213c <__aeabi_dsub+0x10c>
 8002620:	000c      	movs	r4, r1
 8002622:	0017      	movs	r7, r2
 8002624:	4e0b      	ldr	r6, [pc, #44]	; (8002654 <__aeabi_dsub+0x624>)
 8002626:	e589      	b.n	800213c <__aeabi_dsub+0x10c>
 8002628:	001e      	movs	r6, r3
 800262a:	0027      	movs	r7, r4
 800262c:	3e20      	subs	r6, #32
 800262e:	40f7      	lsrs	r7, r6
 8002630:	2b20      	cmp	r3, #32
 8002632:	d00c      	beq.n	800264e <__aeabi_dsub+0x61e>
 8002634:	2640      	movs	r6, #64	; 0x40
 8002636:	1af3      	subs	r3, r6, r3
 8002638:	409c      	lsls	r4, r3
 800263a:	4650      	mov	r0, sl
 800263c:	4320      	orrs	r0, r4
 800263e:	1e44      	subs	r4, r0, #1
 8002640:	41a0      	sbcs	r0, r4
 8002642:	4307      	orrs	r7, r0
 8002644:	2400      	movs	r4, #0
 8002646:	18bf      	adds	r7, r7, r2
 8002648:	e748      	b.n	80024dc <__aeabi_dsub+0x4ac>
 800264a:	2400      	movs	r4, #0
 800264c:	e7d0      	b.n	80025f0 <__aeabi_dsub+0x5c0>
 800264e:	2400      	movs	r4, #0
 8002650:	e7f3      	b.n	800263a <__aeabi_dsub+0x60a>
 8002652:	46c0      	nop			; (mov r8, r8)
 8002654:	000007ff 	.word	0x000007ff
 8002658:	ff7fffff 	.word	0xff7fffff

0800265c <__aeabi_d2iz>:
 800265c:	b530      	push	{r4, r5, lr}
 800265e:	4d13      	ldr	r5, [pc, #76]	; (80026ac <__aeabi_d2iz+0x50>)
 8002660:	030a      	lsls	r2, r1, #12
 8002662:	004b      	lsls	r3, r1, #1
 8002664:	0b12      	lsrs	r2, r2, #12
 8002666:	0d5b      	lsrs	r3, r3, #21
 8002668:	0fc9      	lsrs	r1, r1, #31
 800266a:	2400      	movs	r4, #0
 800266c:	42ab      	cmp	r3, r5
 800266e:	dd10      	ble.n	8002692 <__aeabi_d2iz+0x36>
 8002670:	4c0f      	ldr	r4, [pc, #60]	; (80026b0 <__aeabi_d2iz+0x54>)
 8002672:	42a3      	cmp	r3, r4
 8002674:	dc0f      	bgt.n	8002696 <__aeabi_d2iz+0x3a>
 8002676:	2480      	movs	r4, #128	; 0x80
 8002678:	4d0e      	ldr	r5, [pc, #56]	; (80026b4 <__aeabi_d2iz+0x58>)
 800267a:	0364      	lsls	r4, r4, #13
 800267c:	4322      	orrs	r2, r4
 800267e:	1aed      	subs	r5, r5, r3
 8002680:	2d1f      	cmp	r5, #31
 8002682:	dd0b      	ble.n	800269c <__aeabi_d2iz+0x40>
 8002684:	480c      	ldr	r0, [pc, #48]	; (80026b8 <__aeabi_d2iz+0x5c>)
 8002686:	1ac3      	subs	r3, r0, r3
 8002688:	40da      	lsrs	r2, r3
 800268a:	4254      	negs	r4, r2
 800268c:	2900      	cmp	r1, #0
 800268e:	d100      	bne.n	8002692 <__aeabi_d2iz+0x36>
 8002690:	0014      	movs	r4, r2
 8002692:	0020      	movs	r0, r4
 8002694:	bd30      	pop	{r4, r5, pc}
 8002696:	4b09      	ldr	r3, [pc, #36]	; (80026bc <__aeabi_d2iz+0x60>)
 8002698:	18cc      	adds	r4, r1, r3
 800269a:	e7fa      	b.n	8002692 <__aeabi_d2iz+0x36>
 800269c:	4c08      	ldr	r4, [pc, #32]	; (80026c0 <__aeabi_d2iz+0x64>)
 800269e:	40e8      	lsrs	r0, r5
 80026a0:	46a4      	mov	ip, r4
 80026a2:	4463      	add	r3, ip
 80026a4:	409a      	lsls	r2, r3
 80026a6:	4302      	orrs	r2, r0
 80026a8:	e7ef      	b.n	800268a <__aeabi_d2iz+0x2e>
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	000003fe 	.word	0x000003fe
 80026b0:	0000041d 	.word	0x0000041d
 80026b4:	00000433 	.word	0x00000433
 80026b8:	00000413 	.word	0x00000413
 80026bc:	7fffffff 	.word	0x7fffffff
 80026c0:	fffffbed 	.word	0xfffffbed

080026c4 <__aeabi_f2d>:
 80026c4:	0041      	lsls	r1, r0, #1
 80026c6:	0e09      	lsrs	r1, r1, #24
 80026c8:	1c4b      	adds	r3, r1, #1
 80026ca:	b570      	push	{r4, r5, r6, lr}
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	0246      	lsls	r6, r0, #9
 80026d0:	0a75      	lsrs	r5, r6, #9
 80026d2:	0fc4      	lsrs	r4, r0, #31
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	dd14      	ble.n	8002702 <__aeabi_f2d+0x3e>
 80026d8:	23e0      	movs	r3, #224	; 0xe0
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	076d      	lsls	r5, r5, #29
 80026de:	0b36      	lsrs	r6, r6, #12
 80026e0:	18cb      	adds	r3, r1, r3
 80026e2:	2100      	movs	r1, #0
 80026e4:	0d0a      	lsrs	r2, r1, #20
 80026e6:	0028      	movs	r0, r5
 80026e8:	0512      	lsls	r2, r2, #20
 80026ea:	4d1c      	ldr	r5, [pc, #112]	; (800275c <__aeabi_f2d+0x98>)
 80026ec:	4332      	orrs	r2, r6
 80026ee:	055b      	lsls	r3, r3, #21
 80026f0:	402a      	ands	r2, r5
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	4313      	orrs	r3, r2
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	07e4      	lsls	r4, r4, #31
 80026fa:	085b      	lsrs	r3, r3, #1
 80026fc:	4323      	orrs	r3, r4
 80026fe:	0019      	movs	r1, r3
 8002700:	bd70      	pop	{r4, r5, r6, pc}
 8002702:	2900      	cmp	r1, #0
 8002704:	d114      	bne.n	8002730 <__aeabi_f2d+0x6c>
 8002706:	2d00      	cmp	r5, #0
 8002708:	d01e      	beq.n	8002748 <__aeabi_f2d+0x84>
 800270a:	0028      	movs	r0, r5
 800270c:	f000 f8b6 	bl	800287c <__clzsi2>
 8002710:	280a      	cmp	r0, #10
 8002712:	dc1c      	bgt.n	800274e <__aeabi_f2d+0x8a>
 8002714:	230b      	movs	r3, #11
 8002716:	002a      	movs	r2, r5
 8002718:	1a1b      	subs	r3, r3, r0
 800271a:	40da      	lsrs	r2, r3
 800271c:	0003      	movs	r3, r0
 800271e:	3315      	adds	r3, #21
 8002720:	409d      	lsls	r5, r3
 8002722:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <__aeabi_f2d+0x9c>)
 8002724:	0312      	lsls	r2, r2, #12
 8002726:	1a1b      	subs	r3, r3, r0
 8002728:	055b      	lsls	r3, r3, #21
 800272a:	0b16      	lsrs	r6, r2, #12
 800272c:	0d5b      	lsrs	r3, r3, #21
 800272e:	e7d8      	b.n	80026e2 <__aeabi_f2d+0x1e>
 8002730:	2d00      	cmp	r5, #0
 8002732:	d006      	beq.n	8002742 <__aeabi_f2d+0x7e>
 8002734:	0b32      	lsrs	r2, r6, #12
 8002736:	2680      	movs	r6, #128	; 0x80
 8002738:	0336      	lsls	r6, r6, #12
 800273a:	076d      	lsls	r5, r5, #29
 800273c:	4316      	orrs	r6, r2
 800273e:	4b09      	ldr	r3, [pc, #36]	; (8002764 <__aeabi_f2d+0xa0>)
 8002740:	e7cf      	b.n	80026e2 <__aeabi_f2d+0x1e>
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <__aeabi_f2d+0xa0>)
 8002744:	2600      	movs	r6, #0
 8002746:	e7cc      	b.n	80026e2 <__aeabi_f2d+0x1e>
 8002748:	2300      	movs	r3, #0
 800274a:	2600      	movs	r6, #0
 800274c:	e7c9      	b.n	80026e2 <__aeabi_f2d+0x1e>
 800274e:	0003      	movs	r3, r0
 8002750:	002a      	movs	r2, r5
 8002752:	3b0b      	subs	r3, #11
 8002754:	409a      	lsls	r2, r3
 8002756:	2500      	movs	r5, #0
 8002758:	e7e3      	b.n	8002722 <__aeabi_f2d+0x5e>
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	800fffff 	.word	0x800fffff
 8002760:	00000389 	.word	0x00000389
 8002764:	000007ff 	.word	0x000007ff

08002768 <__aeabi_d2f>:
 8002768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800276a:	004c      	lsls	r4, r1, #1
 800276c:	0d64      	lsrs	r4, r4, #21
 800276e:	030b      	lsls	r3, r1, #12
 8002770:	1c62      	adds	r2, r4, #1
 8002772:	0f45      	lsrs	r5, r0, #29
 8002774:	0a5b      	lsrs	r3, r3, #9
 8002776:	0552      	lsls	r2, r2, #21
 8002778:	432b      	orrs	r3, r5
 800277a:	0fc9      	lsrs	r1, r1, #31
 800277c:	00c5      	lsls	r5, r0, #3
 800277e:	0d52      	lsrs	r2, r2, #21
 8002780:	2a01      	cmp	r2, #1
 8002782:	dd28      	ble.n	80027d6 <__aeabi_d2f+0x6e>
 8002784:	4a3a      	ldr	r2, [pc, #232]	; (8002870 <__aeabi_d2f+0x108>)
 8002786:	18a6      	adds	r6, r4, r2
 8002788:	2efe      	cmp	r6, #254	; 0xfe
 800278a:	dc1b      	bgt.n	80027c4 <__aeabi_d2f+0x5c>
 800278c:	2e00      	cmp	r6, #0
 800278e:	dd3e      	ble.n	800280e <__aeabi_d2f+0xa6>
 8002790:	0180      	lsls	r0, r0, #6
 8002792:	0002      	movs	r2, r0
 8002794:	1e50      	subs	r0, r2, #1
 8002796:	4182      	sbcs	r2, r0
 8002798:	0f6d      	lsrs	r5, r5, #29
 800279a:	432a      	orrs	r2, r5
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4313      	orrs	r3, r2
 80027a0:	075a      	lsls	r2, r3, #29
 80027a2:	d004      	beq.n	80027ae <__aeabi_d2f+0x46>
 80027a4:	220f      	movs	r2, #15
 80027a6:	401a      	ands	r2, r3
 80027a8:	2a04      	cmp	r2, #4
 80027aa:	d000      	beq.n	80027ae <__aeabi_d2f+0x46>
 80027ac:	3304      	adds	r3, #4
 80027ae:	2280      	movs	r2, #128	; 0x80
 80027b0:	04d2      	lsls	r2, r2, #19
 80027b2:	401a      	ands	r2, r3
 80027b4:	d05a      	beq.n	800286c <__aeabi_d2f+0x104>
 80027b6:	3601      	adds	r6, #1
 80027b8:	2eff      	cmp	r6, #255	; 0xff
 80027ba:	d003      	beq.n	80027c4 <__aeabi_d2f+0x5c>
 80027bc:	019b      	lsls	r3, r3, #6
 80027be:	0a5b      	lsrs	r3, r3, #9
 80027c0:	b2f4      	uxtb	r4, r6
 80027c2:	e001      	b.n	80027c8 <__aeabi_d2f+0x60>
 80027c4:	24ff      	movs	r4, #255	; 0xff
 80027c6:	2300      	movs	r3, #0
 80027c8:	0258      	lsls	r0, r3, #9
 80027ca:	05e4      	lsls	r4, r4, #23
 80027cc:	0a40      	lsrs	r0, r0, #9
 80027ce:	07c9      	lsls	r1, r1, #31
 80027d0:	4320      	orrs	r0, r4
 80027d2:	4308      	orrs	r0, r1
 80027d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027d6:	2c00      	cmp	r4, #0
 80027d8:	d007      	beq.n	80027ea <__aeabi_d2f+0x82>
 80027da:	431d      	orrs	r5, r3
 80027dc:	d0f2      	beq.n	80027c4 <__aeabi_d2f+0x5c>
 80027de:	2080      	movs	r0, #128	; 0x80
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	0480      	lsls	r0, r0, #18
 80027e4:	4303      	orrs	r3, r0
 80027e6:	26ff      	movs	r6, #255	; 0xff
 80027e8:	e7da      	b.n	80027a0 <__aeabi_d2f+0x38>
 80027ea:	432b      	orrs	r3, r5
 80027ec:	d003      	beq.n	80027f6 <__aeabi_d2f+0x8e>
 80027ee:	2305      	movs	r3, #5
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	2cff      	cmp	r4, #255	; 0xff
 80027f4:	d003      	beq.n	80027fe <__aeabi_d2f+0x96>
 80027f6:	025b      	lsls	r3, r3, #9
 80027f8:	0a5b      	lsrs	r3, r3, #9
 80027fa:	b2e4      	uxtb	r4, r4
 80027fc:	e7e4      	b.n	80027c8 <__aeabi_d2f+0x60>
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d032      	beq.n	8002868 <__aeabi_d2f+0x100>
 8002802:	2080      	movs	r0, #128	; 0x80
 8002804:	03c0      	lsls	r0, r0, #15
 8002806:	4303      	orrs	r3, r0
 8002808:	025b      	lsls	r3, r3, #9
 800280a:	0a5b      	lsrs	r3, r3, #9
 800280c:	e7dc      	b.n	80027c8 <__aeabi_d2f+0x60>
 800280e:	0032      	movs	r2, r6
 8002810:	3217      	adds	r2, #23
 8002812:	db14      	blt.n	800283e <__aeabi_d2f+0xd6>
 8002814:	2280      	movs	r2, #128	; 0x80
 8002816:	271e      	movs	r7, #30
 8002818:	0412      	lsls	r2, r2, #16
 800281a:	4313      	orrs	r3, r2
 800281c:	1bbf      	subs	r7, r7, r6
 800281e:	2f1f      	cmp	r7, #31
 8002820:	dc0f      	bgt.n	8002842 <__aeabi_d2f+0xda>
 8002822:	4a14      	ldr	r2, [pc, #80]	; (8002874 <__aeabi_d2f+0x10c>)
 8002824:	4694      	mov	ip, r2
 8002826:	4464      	add	r4, ip
 8002828:	002a      	movs	r2, r5
 800282a:	40a5      	lsls	r5, r4
 800282c:	002e      	movs	r6, r5
 800282e:	40a3      	lsls	r3, r4
 8002830:	1e75      	subs	r5, r6, #1
 8002832:	41ae      	sbcs	r6, r5
 8002834:	40fa      	lsrs	r2, r7
 8002836:	4333      	orrs	r3, r6
 8002838:	4313      	orrs	r3, r2
 800283a:	2600      	movs	r6, #0
 800283c:	e7b0      	b.n	80027a0 <__aeabi_d2f+0x38>
 800283e:	2400      	movs	r4, #0
 8002840:	e7d5      	b.n	80027ee <__aeabi_d2f+0x86>
 8002842:	2202      	movs	r2, #2
 8002844:	4252      	negs	r2, r2
 8002846:	1b96      	subs	r6, r2, r6
 8002848:	001a      	movs	r2, r3
 800284a:	40f2      	lsrs	r2, r6
 800284c:	2f20      	cmp	r7, #32
 800284e:	d009      	beq.n	8002864 <__aeabi_d2f+0xfc>
 8002850:	4809      	ldr	r0, [pc, #36]	; (8002878 <__aeabi_d2f+0x110>)
 8002852:	4684      	mov	ip, r0
 8002854:	4464      	add	r4, ip
 8002856:	40a3      	lsls	r3, r4
 8002858:	432b      	orrs	r3, r5
 800285a:	1e5d      	subs	r5, r3, #1
 800285c:	41ab      	sbcs	r3, r5
 800285e:	2600      	movs	r6, #0
 8002860:	4313      	orrs	r3, r2
 8002862:	e79d      	b.n	80027a0 <__aeabi_d2f+0x38>
 8002864:	2300      	movs	r3, #0
 8002866:	e7f7      	b.n	8002858 <__aeabi_d2f+0xf0>
 8002868:	2300      	movs	r3, #0
 800286a:	e7ad      	b.n	80027c8 <__aeabi_d2f+0x60>
 800286c:	0034      	movs	r4, r6
 800286e:	e7bf      	b.n	80027f0 <__aeabi_d2f+0x88>
 8002870:	fffffc80 	.word	0xfffffc80
 8002874:	fffffc82 	.word	0xfffffc82
 8002878:	fffffca2 	.word	0xfffffca2

0800287c <__clzsi2>:
 800287c:	211c      	movs	r1, #28
 800287e:	2301      	movs	r3, #1
 8002880:	041b      	lsls	r3, r3, #16
 8002882:	4298      	cmp	r0, r3
 8002884:	d301      	bcc.n	800288a <__clzsi2+0xe>
 8002886:	0c00      	lsrs	r0, r0, #16
 8002888:	3910      	subs	r1, #16
 800288a:	0a1b      	lsrs	r3, r3, #8
 800288c:	4298      	cmp	r0, r3
 800288e:	d301      	bcc.n	8002894 <__clzsi2+0x18>
 8002890:	0a00      	lsrs	r0, r0, #8
 8002892:	3908      	subs	r1, #8
 8002894:	091b      	lsrs	r3, r3, #4
 8002896:	4298      	cmp	r0, r3
 8002898:	d301      	bcc.n	800289e <__clzsi2+0x22>
 800289a:	0900      	lsrs	r0, r0, #4
 800289c:	3904      	subs	r1, #4
 800289e:	a202      	add	r2, pc, #8	; (adr r2, 80028a8 <__clzsi2+0x2c>)
 80028a0:	5c10      	ldrb	r0, [r2, r0]
 80028a2:	1840      	adds	r0, r0, r1
 80028a4:	4770      	bx	lr
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	02020304 	.word	0x02020304
 80028ac:	01010101 	.word	0x01010101
	...

080028b8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure that 
  *         contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80028c4:	4b33      	ldr	r3, [pc, #204]	; (8002994 <EXTI_Init+0xdc>)
 80028c6:	60fb      	str	r3, [r7, #12]

  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	799b      	ldrb	r3, [r3, #6]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d04f      	beq.n	8002970 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80028d0:	4a30      	ldr	r2, [pc, #192]	; (8002994 <EXTI_Init+0xdc>)
 80028d2:	4b30      	ldr	r3, [pc, #192]	; (8002994 <EXTI_Init+0xdc>)
 80028d4:	6819      	ldr	r1, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	43db      	mvns	r3, r3
 80028dc:	400b      	ands	r3, r1
 80028de:	6013      	str	r3, [r2, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80028e0:	4a2c      	ldr	r2, [pc, #176]	; (8002994 <EXTI_Init+0xdc>)
 80028e2:	4b2c      	ldr	r3, [pc, #176]	; (8002994 <EXTI_Init+0xdc>)
 80028e4:	6859      	ldr	r1, [r3, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	400b      	ands	r3, r1
 80028ee:	6053      	str	r3, [r2, #4]

    tmp += EXTI_InitStruct->EXTI_Mode;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	791b      	ldrb	r3, [r3, #4]
 80028f4:	001a      	movs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	189b      	adds	r3, r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	6811      	ldr	r1, [r2, #0]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800290a:	4a22      	ldr	r2, [pc, #136]	; (8002994 <EXTI_Init+0xdc>)
 800290c:	4b21      	ldr	r3, [pc, #132]	; (8002994 <EXTI_Init+0xdc>)
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	43db      	mvns	r3, r3
 8002916:	400b      	ands	r3, r1
 8002918:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800291a:	4a1e      	ldr	r2, [pc, #120]	; (8002994 <EXTI_Init+0xdc>)
 800291c:	4b1d      	ldr	r3, [pc, #116]	; (8002994 <EXTI_Init+0xdc>)
 800291e:	68d9      	ldr	r1, [r3, #12]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	43db      	mvns	r3, r3
 8002926:	400b      	ands	r3, r1
 8002928:	60d3      	str	r3, [r2, #12]

    /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	795b      	ldrb	r3, [r3, #5]
 800292e:	2b10      	cmp	r3, #16
 8002930:	d10e      	bne.n	8002950 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8002932:	4a18      	ldr	r2, [pc, #96]	; (8002994 <EXTI_Init+0xdc>)
 8002934:	4b17      	ldr	r3, [pc, #92]	; (8002994 <EXTI_Init+0xdc>)
 8002936:	6899      	ldr	r1, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430b      	orrs	r3, r1
 800293e:	6093      	str	r3, [r2, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8002940:	4a14      	ldr	r2, [pc, #80]	; (8002994 <EXTI_Init+0xdc>)
 8002942:	4b14      	ldr	r3, [pc, #80]	; (8002994 <EXTI_Init+0xdc>)
 8002944:	68d9      	ldr	r1, [r3, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430b      	orrs	r3, r1
 800294c:	60d3      	str	r3, [r2, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800294e:	e01d      	b.n	800298c <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <EXTI_Init+0xdc>)
 8002952:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	795b      	ldrb	r3, [r3, #5]
 8002958:	001a      	movs	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	189b      	adds	r3, r3, r2
 800295e:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	6811      	ldr	r1, [r2, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	601a      	str	r2, [r3, #0]
}
 800296e:	e00d      	b.n	800298c <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	791b      	ldrb	r3, [r3, #4]
 8002974:	001a      	movs	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	189b      	adds	r3, r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	6811      	ldr	r1, [r2, #0]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6812      	ldr	r2, [r2, #0]
 8002986:	43d2      	mvns	r2, r2
 8002988:	400a      	ands	r2, r1
 800298a:	601a      	str	r2, [r3, #0]
}
 800298c:	46c0      	nop			; (mov r8, r8)
 800298e:	46bd      	mov	sp, r7
 8002990:	b004      	add	sp, #16
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40010400 	.word	0x40010400

08002998 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80029a0:	230f      	movs	r3, #15
 80029a2:	18fb      	adds	r3, r7, r3
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80029a8:	4b0a      	ldr	r3, [pc, #40]	; (80029d4 <EXTI_GetITStatus+0x3c>)
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	4013      	ands	r3, r2
 80029b0:	d004      	beq.n	80029bc <EXTI_GetITStatus+0x24>
  {
    bitstatus = SET;
 80029b2:	230f      	movs	r3, #15
 80029b4:	18fb      	adds	r3, r7, r3
 80029b6:	2201      	movs	r2, #1
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	e003      	b.n	80029c4 <EXTI_GetITStatus+0x2c>
  }
  else
  {
    bitstatus = RESET;
 80029bc:	230f      	movs	r3, #15
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80029c4:	230f      	movs	r3, #15
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	781b      	ldrb	r3, [r3, #0]
}
 80029ca:	0018      	movs	r0, r3
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b004      	add	sp, #16
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	40010400 	.word	0x40010400

080029d8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 80029e0:	4b03      	ldr	r3, [pc, #12]	; (80029f0 <EXTI_ClearITPendingBit+0x18>)
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	615a      	str	r2, [r3, #20]
}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b002      	add	sp, #8
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	40010400 	.word	0x40010400

080029f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	e07c      	b.n	8002b0a <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002a10:	2201      	movs	r2, #1
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	409a      	lsls	r2, r3
 8002a16:	0013      	movs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4013      	ands	r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d16b      	bne.n	8002b04 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	791b      	ldrb	r3, [r3, #4]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d003      	beq.n	8002a3c <GPIO_Init+0x48>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	791b      	ldrb	r3, [r3, #4]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d134      	bne.n	8002aa6 <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	0052      	lsls	r2, r2, #1
 8002a44:	2103      	movs	r1, #3
 8002a46:	4091      	lsls	r1, r2
 8002a48:	000a      	movs	r2, r1
 8002a4a:	43d2      	mvns	r2, r2
 8002a4c:	401a      	ands	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	795b      	ldrb	r3, [r3, #5]
 8002a5a:	0019      	movs	r1, r3
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4099      	lsls	r1, r3
 8002a62:	000b      	movs	r3, r1
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	889b      	ldrh	r3, [r3, #4]
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	b292      	uxth	r2, r2
 8002a74:	0011      	movs	r1, r2
 8002a76:	2201      	movs	r2, #1
 8002a78:	408a      	lsls	r2, r1
 8002a7a:	b292      	uxth	r2, r2
 8002a7c:	43d2      	mvns	r2, r2
 8002a7e:	b292      	uxth	r2, r2
 8002a80:	4013      	ands	r3, r2
 8002a82:	b29a      	uxth	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	889b      	ldrh	r3, [r3, #4]
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	799b      	ldrb	r3, [r3, #6]
 8002a92:	0019      	movs	r1, r3
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	4099      	lsls	r1, r3
 8002a9a:	000b      	movs	r3, r1
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	809a      	strh	r2, [r3, #4]
      }

      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	0052      	lsls	r2, r2, #1
 8002aae:	2103      	movs	r1, #3
 8002ab0:	4091      	lsls	r1, r2
 8002ab2:	000a      	movs	r2, r1
 8002ab4:	43d2      	mvns	r2, r2
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	791b      	ldrb	r3, [r3, #4]
 8002ac4:	0019      	movs	r1, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4099      	lsls	r1, r3
 8002acc:	000b      	movs	r3, r1
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	b292      	uxth	r2, r2
 8002adc:	0052      	lsls	r2, r2, #1
 8002ade:	2103      	movs	r1, #3
 8002ae0:	4091      	lsls	r1, r2
 8002ae2:	000a      	movs	r2, r1
 8002ae4:	43d2      	mvns	r2, r2
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	79db      	ldrb	r3, [r3, #7]
 8002af4:	0019      	movs	r1, r3
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4099      	lsls	r1, r3
 8002afc:	000b      	movs	r3, r1
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	3301      	adds	r3, #1
 8002b08:	617b      	str	r3, [r7, #20]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2b0f      	cmp	r3, #15
 8002b0e:	d800      	bhi.n	8002b12 <GPIO_Init+0x11e>
 8002b10:	e77e      	b.n	8002a10 <GPIO_Init+0x1c>
    }
  }
}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b006      	add	sp, #24
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <GPIO_ReadInputData>:
  * @note   GPIOE is available only for STM32F072.
  * @note   GPIOD is not available for STM32F031.   
  * @retval The input port pin value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	8a1b      	ldrh	r3, [r3, #16]
 8002b26:	b29b      	uxth	r3, r3
}
 8002b28:	0018      	movs	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	b002      	add	sp, #8
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <GPIO_ReadOutputData>:
  * @note   GPIOE is available only for STM32F072.
  * @note   GPIOD is not available for STM32F031.    
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	8a9b      	ldrh	r3, [r3, #20]
 8002b3c:	b29b      	uxth	r3, r3
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b002      	add	sp, #8
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <GPIO_SetBits>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. 
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
 8002b4e:	000a      	movs	r2, r1
 8002b50:	1cbb      	adds	r3, r7, #2
 8002b52:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 8002b54:	1cbb      	adds	r3, r7, #2
 8002b56:	881a      	ldrh	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
}
 8002b5c:	46c0      	nop			; (mov r8, r8)
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b002      	add	sp, #8
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <GPIO_ResetBits>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. 
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	000a      	movs	r2, r1
 8002b6e:	1cbb      	adds	r3, r7, #2
 8002b70:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	1cba      	adds	r2, r7, #2
 8002b76:	8812      	ldrh	r2, [r2, #0]
 8002b78:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b002      	add	sp, #8
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <GPIO_WriteBit>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	0008      	movs	r0, r1
 8002b8c:	0011      	movs	r1, r2
 8002b8e:	1cbb      	adds	r3, r7, #2
 8002b90:	1c02      	adds	r2, r0, #0
 8002b92:	801a      	strh	r2, [r3, #0]
 8002b94:	1c7b      	adds	r3, r7, #1
 8002b96:	1c0a      	adds	r2, r1, #0
 8002b98:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002b9a:	1c7b      	adds	r3, r7, #1
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d004      	beq.n	8002bac <GPIO_WriteBit+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ba2:	1cbb      	adds	r3, r7, #2
 8002ba4:	881a      	ldrh	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002baa:	e003      	b.n	8002bb4 <GPIO_WriteBit+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	1cba      	adds	r2, r7, #2
 8002bb0:	8812      	ldrh	r2, [r2, #0]
 8002bb2:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <GPIO_Write>:
  * @note   GPIOD is not available for STM32F031.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	000a      	movs	r2, r1
 8002bc6:	1cbb      	adds	r3, r7, #2
 8002bc8:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	1cba      	adds	r2, r7, #2
 8002bce:	8812      	ldrh	r2, [r2, #0]
 8002bd0:	829a      	strh	r2, [r3, #20]
}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b002      	add	sp, #8
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPriority));  
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	789b      	ldrb	r3, [r3, #2]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d039      	beq.n	8002c64 <NVIC_Init+0x88>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02];
 8002bf0:	4a24      	ldr	r2, [pc, #144]	; (8002c84 <NVIC_Init+0xa8>)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	089b      	lsrs	r3, r3, #2
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	33c0      	adds	r3, #192	; 0xc0
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	589b      	ldr	r3, [r3, r2]
 8002c00:	60fb      	str	r3, [r7, #12]
    tmppriority &= (uint32_t)(~(((uint32_t)0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8)));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	001a      	movs	r2, r3
 8002c08:	2303      	movs	r3, #3
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	22ff      	movs	r2, #255	; 0xff
 8002c10:	409a      	lsls	r2, r3
 8002c12:	0013      	movs	r3, r2
 8002c14:	43da      	mvns	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
    tmppriority |= (uint32_t)((((uint32_t)NVIC_InitStruct->NVIC_IRQChannelPriority << 6) & 0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8));    
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	785b      	ldrb	r3, [r3, #1]
 8002c20:	019b      	lsls	r3, r3, #6
 8002c22:	22ff      	movs	r2, #255	; 0xff
 8002c24:	401a      	ands	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	0019      	movs	r1, r3
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	400b      	ands	r3, r1
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	409a      	lsls	r2, r3
 8002c34:	0013      	movs	r3, r2
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
    
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02] = tmppriority;
 8002c3c:	4911      	ldr	r1, [pc, #68]	; (8002c84 <NVIC_Init+0xa8>)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	33c0      	adds	r3, #192	; 0xc0
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	505a      	str	r2, [r3, r1]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <NVIC_Init+0xa8>)
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	7812      	ldrb	r2, [r2, #0]
 8002c54:	0011      	movs	r1, r2
 8002c56:	221f      	movs	r2, #31
 8002c58:	400a      	ands	r2, r1
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4091      	lsls	r1, r2
 8002c5e:	000a      	movs	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002c62:	e00a      	b.n	8002c7a <NVIC_Init+0x9e>
    NVIC->ICER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c64:	4907      	ldr	r1, [pc, #28]	; (8002c84 <NVIC_Init+0xa8>)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	001a      	movs	r2, r3
 8002c6c:	231f      	movs	r3, #31
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2201      	movs	r2, #1
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	2280      	movs	r2, #128	; 0x80
 8002c78:	508b      	str	r3, [r1, r2]
}
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	b004      	add	sp, #16
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	46c0      	nop			; (mov r8, r8)
 8002c84:	e000e100 	.word	0xe000e100

08002c88 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  
  tmpreg = RCC->CFGR;
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <RCC_HCLKConfig+0x30>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	60fb      	str	r3, [r7, #12]
  
  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	22f0      	movs	r2, #240	; 0xf0
 8002c9e:	4393      	bics	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]
  
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002caa:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <RCC_HCLKConfig+0x30>)
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b004      	add	sp, #16
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40021000 	.word	0x40021000

08002cbc <RCC_USARTCLKConfig>:
  *             @arg RCC_USART3CLK_LSE: USART3 clock = LSE Clock, applicable only for STM32F091 devices
  *             @arg RCC_USART3CLK_HSI: USART3 clock = HSI Clock, applicable only for STM32F091 devices   
  * @retval None
  */
void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK)
{ 
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_USARTCLK(RCC_USARTCLK));

  /* Get USART index */
  tmp = (RCC_USARTCLK >> 28);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	0f1b      	lsrs	r3, r3, #28
 8002ccc:	60fb      	str	r3, [r7, #12]

  /* Clear USARTSW[1:0] bit */
  if (tmp == (uint32_t)0x00000001)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d106      	bne.n	8002ce2 <RCC_USARTCLKConfig+0x26>
  {
    /* Clear USART1SW[1:0] bit */  
    RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8002cd4:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cd6:	4a10      	ldr	r2, [pc, #64]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cda:	2103      	movs	r1, #3
 8002cdc:	438a      	bics	r2, r1
 8002cde:	631a      	str	r2, [r3, #48]	; 0x30
 8002ce0:	e00f      	b.n	8002d02 <RCC_USARTCLKConfig+0x46>
  }
  else if (tmp == (uint32_t)0x00000002)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d106      	bne.n	8002cf6 <RCC_USARTCLKConfig+0x3a>
  {
    /* Clear USART2SW[1:0] bit */
    RCC->CFGR3 &= ~RCC_CFGR3_USART2SW;
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cea:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cee:	490b      	ldr	r1, [pc, #44]	; (8002d1c <RCC_USARTCLKConfig+0x60>)
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf4:	e005      	b.n	8002d02 <RCC_USARTCLKConfig+0x46>
  }
  else 
  {
    /* Clear USART3SW[1:0] bit */
    RCC->CFGR3 &= ~RCC_CFGR3_USART3SW;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cf8:	4a07      	ldr	r2, [pc, #28]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cfa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cfc:	4908      	ldr	r1, [pc, #32]	; (8002d20 <RCC_USARTCLKConfig+0x64>)
 8002cfe:	400a      	ands	r2, r1
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Set USARTxSW bits according to RCC_USARTCLK value */
  RCC->CFGR3 |= RCC_USARTCLK;
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002d04:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002d06:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	fffcffff 	.word	0xfffcffff
 8002d20:	fff3ffff 	.word	0xfff3ffff

08002d24 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61bb      	str	r3, [r7, #24]
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	2300      	movs	r3, #0
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60bb      	str	r3, [r7, #8]
 8002d40:	2300      	movs	r3, #0
 8002d42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002d44:	4ba8      	ldr	r3, [pc, #672]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	220c      	movs	r2, #12
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d00c      	beq.n	8002d6e <RCC_GetClocksFreq+0x4a>
 8002d54:	d802      	bhi.n	8002d5c <RCC_GetClocksFreq+0x38>
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <RCC_GetClocksFreq+0x42>
 8002d5a:	e03b      	b.n	8002dd4 <RCC_GetClocksFreq+0xb0>
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d00a      	beq.n	8002d76 <RCC_GetClocksFreq+0x52>
 8002d60:	2b0c      	cmp	r3, #12
 8002d62:	d033      	beq.n	8002dcc <RCC_GetClocksFreq+0xa8>
 8002d64:	e036      	b.n	8002dd4 <RCC_GetClocksFreq+0xb0>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4aa0      	ldr	r2, [pc, #640]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002d6a:	601a      	str	r2, [r3, #0]
      break;
 8002d6c:	e036      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a9e      	ldr	r2, [pc, #632]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002d72:	601a      	str	r2, [r3, #0]
      break;
 8002d74:	e032      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002d76:	4b9c      	ldr	r3, [pc, #624]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002d78:	685a      	ldr	r2, [r3, #4]
 8002d7a:	23f0      	movs	r3, #240	; 0xf0
 8002d7c:	039b      	lsls	r3, r3, #14
 8002d7e:	4013      	ands	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002d82:	4b99      	ldr	r3, [pc, #612]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	23c0      	movs	r3, #192	; 0xc0
 8002d88:	025b      	lsls	r3, r3, #9
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
      pllmull = ( pllmull >> 18) + 2;
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	0c9b      	lsrs	r3, r3, #18
 8002d92:	3302      	adds	r3, #2
 8002d94:	617b      	str	r3, [r7, #20]
      
      if (pllsource == 0x00)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d104      	bne.n	8002da6 <RCC_GetClocksFreq+0x82>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	4a94      	ldr	r2, [pc, #592]	; (8002ff0 <RCC_GetClocksFreq+0x2cc>)
 8002da0:	4353      	muls	r3, r2
 8002da2:	61fb      	str	r3, [r7, #28]
 8002da4:	e00e      	b.n	8002dc4 <RCC_GetClocksFreq+0xa0>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8002da6:	4b90      	ldr	r3, [pc, #576]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	220f      	movs	r2, #15
 8002dac:	4013      	ands	r3, r2
 8002dae:	3301      	adds	r3, #1
 8002db0:	60fb      	str	r3, [r7, #12]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8002db2:	68f9      	ldr	r1, [r7, #12]
 8002db4:	488d      	ldr	r0, [pc, #564]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002db6:	f7fd f9b1 	bl	800011c <__udivsi3>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	001a      	movs	r2, r3
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	4353      	muls	r3, r2
 8002dc2:	61fb      	str	r3, [r7, #28]
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69fa      	ldr	r2, [r7, #28]
 8002dc8:	601a      	str	r2, [r3, #0]
      break;
 8002dca:	e007      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    case 0x0C:  /* HSI48 used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI48_VALUE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a89      	ldr	r2, [pc, #548]	; (8002ff4 <RCC_GetClocksFreq+0x2d0>)
 8002dd0:	601a      	str	r2, [r3, #0]
      break;
 8002dd2:	e003      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a85      	ldr	r2, [pc, #532]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002dd8:	601a      	str	r2, [r3, #0]
      break;
 8002dda:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002ddc:	4b82      	ldr	r3, [pc, #520]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	22f0      	movs	r2, #240	; 0xf0
 8002de2:	4013      	ands	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	091b      	lsrs	r3, r3, #4
 8002dea:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp]; 
 8002dec:	4a82      	ldr	r2, [pc, #520]	; (8002ff8 <RCC_GetClocksFreq+0x2d4>)
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	18d3      	adds	r3, r2, r3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	40da      	lsrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	605a      	str	r2, [r3, #4]

  /* Get PCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE;
 8002e04:	4b78      	ldr	r3, [pc, #480]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	23e0      	movs	r3, #224	; 0xe0
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 8;
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	0a1b      	lsrs	r3, r3, #8
 8002e14:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002e16:	4a78      	ldr	r2, [pc, #480]	; (8002ff8 <RCC_GetClocksFreq+0x2d4>)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	18d3      	adds	r3, r2, r3
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	60bb      	str	r3, [r7, #8]
  /* PCLK clock frequency */
  RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	40da      	lsrs	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	609a      	str	r2, [r3, #8]

  /* ADCCLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 8002e2e:	4b6e      	ldr	r3, [pc, #440]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	401a      	ands	r2, r3
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d003      	beq.n	8002e48 <RCC_GetClocksFreq+0x124>
  {
    /* ADC Clock is HSI14 Osc. */
    RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a6e      	ldr	r2, [pc, #440]	; (8002ffc <RCC_GetClocksFreq+0x2d8>)
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	e013      	b.n	8002e70 <RCC_GetClocksFreq+0x14c>
  }
  else
  {
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8002e48:	4b67      	ldr	r3, [pc, #412]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	2380      	movs	r3, #128	; 0x80
 8002e4e:	01db      	lsls	r3, r3, #7
 8002e50:	401a      	ands	r2, r3
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	01db      	lsls	r3, r3, #7
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d005      	beq.n	8002e66 <RCC_GetClocksFreq+0x142>
    {
      /* ADC Clock is derived from PCLK/2 */
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	085a      	lsrs	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	60da      	str	r2, [r3, #12]
 8002e64:	e004      	b.n	8002e70 <RCC_GetClocksFreq+0x14c>
    }
    else
    {
      /* ADC Clock is derived from PCLK/4 */
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	089a      	lsrs	r2, r3, #2
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	60da      	str	r2, [r3, #12]
    }
    
  }

  /* CECCLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8002e70:	4b5d      	ldr	r3, [pc, #372]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e74:	2240      	movs	r2, #64	; 0x40
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b40      	cmp	r3, #64	; 0x40
 8002e7a:	d003      	beq.n	8002e84 <RCC_GetClocksFreq+0x160>
  {
    /* CEC Clock is HSI/244 */
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a60      	ldr	r2, [pc, #384]	; (8003000 <RCC_GetClocksFreq+0x2dc>)
 8002e80:	611a      	str	r2, [r3, #16]
 8002e82:	e003      	b.n	8002e8c <RCC_GetClocksFreq+0x168>
  }
  else
  {
    /* CECC Clock is LSE Osc. */
    RCC_Clocks->CECCLK_Frequency = LSE_VALUE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2280      	movs	r2, #128	; 0x80
 8002e88:	0212      	lsls	r2, r2, #8
 8002e8a:	611a      	str	r2, [r3, #16]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8002e8c:	4b56      	ldr	r3, [pc, #344]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	2210      	movs	r2, #16
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b10      	cmp	r3, #16
 8002e96:	d003      	beq.n	8002ea0 <RCC_GetClocksFreq+0x17c>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a54      	ldr	r2, [pc, #336]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002e9c:	615a      	str	r2, [r3, #20]
 8002e9e:	e003      	b.n	8002ea8 <RCC_GetClocksFreq+0x184>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	615a      	str	r2, [r3, #20]
  }

  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8002ea8:	4b4f      	ldr	r3, [pc, #316]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eac:	2203      	movs	r2, #3
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d104      	bne.n	8002ebc <RCC_GetClocksFreq+0x198>
  {
    /* USART1 Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	619a      	str	r2, [r3, #24]
 8002eba:	e01e      	b.n	8002efa <RCC_GetClocksFreq+0x1d6>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8002ebc:	4b4a      	ldr	r3, [pc, #296]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d104      	bne.n	8002ed2 <RCC_GetClocksFreq+0x1ae>
  {
    /* USART1 Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	619a      	str	r2, [r3, #24]
 8002ed0:	e013      	b.n	8002efa <RCC_GetClocksFreq+0x1d6>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8002ed2:	4b45      	ldr	r3, [pc, #276]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d104      	bne.n	8002ee8 <RCC_GetClocksFreq+0x1c4>
  {
    /* USART1 Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2280      	movs	r2, #128	; 0x80
 8002ee2:	0212      	lsls	r2, r2, #8
 8002ee4:	619a      	str	r2, [r3, #24]
 8002ee6:	e008      	b.n	8002efa <RCC_GetClocksFreq+0x1d6>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8002ee8:	4b3f      	ldr	r3, [pc, #252]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eec:	2203      	movs	r2, #3
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b03      	cmp	r3, #3
 8002ef2:	d102      	bne.n	8002efa <RCC_GetClocksFreq+0x1d6>
  {
    /* USART1 Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a3d      	ldr	r2, [pc, #244]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002ef8:	619a      	str	r2, [r3, #24]
  }
  
  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8002efa:	4b3b      	ldr	r3, [pc, #236]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002efc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efe:	23c0      	movs	r3, #192	; 0xc0
 8002f00:	029b      	lsls	r3, r3, #10
 8002f02:	4013      	ands	r3, r2
 8002f04:	d104      	bne.n	8002f10 <RCC_GetClocksFreq+0x1ec>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	61da      	str	r2, [r3, #28]
 8002f0e:	e027      	b.n	8002f60 <RCC_GetClocksFreq+0x23c>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8002f10:	4b35      	ldr	r3, [pc, #212]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f14:	23c0      	movs	r3, #192	; 0xc0
 8002f16:	029b      	lsls	r3, r3, #10
 8002f18:	401a      	ands	r2, r3
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	025b      	lsls	r3, r3, #9
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d104      	bne.n	8002f2c <RCC_GetClocksFreq+0x208>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	61da      	str	r2, [r3, #28]
 8002f2a:	e019      	b.n	8002f60 <RCC_GetClocksFreq+0x23c>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8002f2c:	4b2e      	ldr	r3, [pc, #184]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f30:	23c0      	movs	r3, #192	; 0xc0
 8002f32:	029b      	lsls	r3, r3, #10
 8002f34:	401a      	ands	r2, r3
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	029b      	lsls	r3, r3, #10
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d104      	bne.n	8002f48 <RCC_GetClocksFreq+0x224>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2280      	movs	r2, #128	; 0x80
 8002f42:	0212      	lsls	r2, r2, #8
 8002f44:	61da      	str	r2, [r3, #28]
 8002f46:	e00b      	b.n	8002f60 <RCC_GetClocksFreq+0x23c>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8002f48:	4b27      	ldr	r3, [pc, #156]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f4c:	23c0      	movs	r3, #192	; 0xc0
 8002f4e:	029b      	lsls	r3, r3, #10
 8002f50:	401a      	ands	r2, r3
 8002f52:	23c0      	movs	r3, #192	; 0xc0
 8002f54:	029b      	lsls	r3, r3, #10
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d102      	bne.n	8002f60 <RCC_GetClocksFreq+0x23c>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a23      	ldr	r2, [pc, #140]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002f5e:	61da      	str	r2, [r3, #28]
  }
  
  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8002f60:	4b21      	ldr	r3, [pc, #132]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f64:	23c0      	movs	r3, #192	; 0xc0
 8002f66:	031b      	lsls	r3, r3, #12
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d104      	bne.n	8002f76 <RCC_GetClocksFreq+0x252>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	621a      	str	r2, [r3, #32]
 8002f74:	e027      	b.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8002f76:	4b1c      	ldr	r3, [pc, #112]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f7a:	23c0      	movs	r3, #192	; 0xc0
 8002f7c:	031b      	lsls	r3, r3, #12
 8002f7e:	401a      	ands	r2, r3
 8002f80:	2380      	movs	r3, #128	; 0x80
 8002f82:	02db      	lsls	r3, r3, #11
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d104      	bne.n	8002f92 <RCC_GetClocksFreq+0x26e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	621a      	str	r2, [r3, #32]
 8002f90:	e019      	b.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8002f92:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f96:	23c0      	movs	r3, #192	; 0xc0
 8002f98:	031b      	lsls	r3, r3, #12
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	031b      	lsls	r3, r3, #12
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d104      	bne.n	8002fae <RCC_GetClocksFreq+0x28a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	0212      	lsls	r2, r2, #8
 8002faa:	621a      	str	r2, [r3, #32]
 8002fac:	e00b      	b.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8002fae:	4b0e      	ldr	r3, [pc, #56]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fb2:	23c0      	movs	r3, #192	; 0xc0
 8002fb4:	031b      	lsls	r3, r3, #12
 8002fb6:	401a      	ands	r2, r3
 8002fb8:	23c0      	movs	r3, #192	; 0xc0
 8002fba:	031b      	lsls	r3, r3, #12
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d102      	bne.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002fc4:	621a      	str	r2, [r3, #32]
  }
  
  /* USBCLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USBSW) != RCC_CFGR3_USBSW)
 8002fc6:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	2280      	movs	r2, #128	; 0x80
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b80      	cmp	r3, #128	; 0x80
 8002fd0:	d003      	beq.n	8002fda <RCC_GetClocksFreq+0x2b6>
  {
    /* USB Clock is HSI48 */
    RCC_Clocks->USBCLK_Frequency = HSI48_VALUE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a07      	ldr	r2, [pc, #28]	; (8002ff4 <RCC_GetClocksFreq+0x2d0>)
 8002fd6:	625a      	str	r2, [r3, #36]	; 0x24
  else
  {
    /* USB Clock is PLL clock */
    RCC_Clocks->USBCLK_Frequency = pllclk;
  }   
}
 8002fd8:	e002      	b.n	8002fe0 <RCC_GetClocksFreq+0x2bc>
    RCC_Clocks->USBCLK_Frequency = pllclk;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69fa      	ldr	r2, [r7, #28]
 8002fde:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b008      	add	sp, #32
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	007a1200 	.word	0x007a1200
 8002ff0:	003d0900 	.word	0x003d0900
 8002ff4:	02dc6c00 	.word	0x02dc6c00
 8002ff8:	20000000 	.word	0x20000000
 8002ffc:	00d59f80 	.word	0x00d59f80
 8003000:	00008012 	.word	0x00008012

08003004 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	000a      	movs	r2, r1
 800300e:	1cfb      	adds	r3, r7, #3
 8003010:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003012:	1cfb      	adds	r3, r7, #3
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d006      	beq.n	8003028 <RCC_AHBPeriphClockCmd+0x24>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800301a:	4b09      	ldr	r3, [pc, #36]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800301c:	4a08      	ldr	r2, [pc, #32]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800301e:	6951      	ldr	r1, [r2, #20]
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	430a      	orrs	r2, r1
 8003024:	615a      	str	r2, [r3, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8003026:	e006      	b.n	8003036 <RCC_AHBPeriphClockCmd+0x32>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8003028:	4b05      	ldr	r3, [pc, #20]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800302a:	4a05      	ldr	r2, [pc, #20]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800302c:	6952      	ldr	r2, [r2, #20]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	43c9      	mvns	r1, r1
 8003032:	400a      	ands	r2, r1
 8003034:	615a      	str	r2, [r3, #20]
}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	46bd      	mov	sp, r7
 800303a:	b002      	add	sp, #8
 800303c:	bd80      	pop	{r7, pc}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	40021000 	.word	0x40021000

08003044 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	000a      	movs	r2, r1
 800304e:	1cfb      	adds	r3, r7, #3
 8003050:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003052:	1cfb      	adds	r3, r7, #3
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d006      	beq.n	8003068 <RCC_APB2PeriphClockCmd+0x24>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800305a:	4b09      	ldr	r3, [pc, #36]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800305c:	4a08      	ldr	r2, [pc, #32]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800305e:	6991      	ldr	r1, [r2, #24]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	430a      	orrs	r2, r1
 8003064:	619a      	str	r2, [r3, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003066:	e006      	b.n	8003076 <RCC_APB2PeriphClockCmd+0x32>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800306a:	4a05      	ldr	r2, [pc, #20]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800306c:	6992      	ldr	r2, [r2, #24]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	43c9      	mvns	r1, r1
 8003072:	400a      	ands	r2, r1
 8003074:	619a      	str	r2, [r3, #24]
}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	40021000 	.word	0x40021000

08003084 <SYSCFG_EXTILineConfig>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8003084:	b5b0      	push	{r4, r5, r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	0002      	movs	r2, r0
 800308c:	1dfb      	adds	r3, r7, #7
 800308e:	701a      	strb	r2, [r3, #0]
 8003090:	1dbb      	adds	r3, r7, #6
 8003092:	1c0a      	adds	r2, r1, #0
 8003094:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0x00;
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 800309a:	1dbb      	adds	r3, r7, #6
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2203      	movs	r2, #3
 80030a0:	4013      	ands	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	220f      	movs	r2, #15
 80030a6:	409a      	lsls	r2, r3
 80030a8:	0013      	movs	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80030ac:	4919      	ldr	r1, [pc, #100]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030ae:	1dbb      	adds	r3, r7, #6
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	0018      	movs	r0, r3
 80030b8:	4a16      	ldr	r2, [pc, #88]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030ba:	1dbb      	adds	r3, r7, #6
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	3302      	adds	r3, #2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	589b      	ldr	r3, [r3, r2]
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	43d2      	mvns	r2, r2
 80030cc:	401a      	ands	r2, r3
 80030ce:	1c83      	adds	r3, r0, #2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	505a      	str	r2, [r3, r1]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80030d4:	480f      	ldr	r0, [pc, #60]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030d6:	1dbb      	adds	r3, r7, #6
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	089b      	lsrs	r3, r3, #2
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	001d      	movs	r5, r3
 80030e0:	4a0c      	ldr	r2, [pc, #48]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030e2:	1dbb      	adds	r3, r7, #6
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	089b      	lsrs	r3, r3, #2
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	3302      	adds	r3, #2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	589a      	ldr	r2, [r3, r2]
 80030f0:	1dfb      	adds	r3, r7, #7
 80030f2:	7819      	ldrb	r1, [r3, #0]
 80030f4:	1dbb      	adds	r3, r7, #6
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2403      	movs	r4, #3
 80030fa:	4023      	ands	r3, r4
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4099      	lsls	r1, r3
 8003100:	000b      	movs	r3, r1
 8003102:	431a      	orrs	r2, r3
 8003104:	1cab      	adds	r3, r5, #2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	501a      	str	r2, [r3, r0]
}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	46bd      	mov	sp, r7
 800310e:	b004      	add	sp, #16
 8003110:	bdb0      	pop	{r4, r5, r7, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	40010000 	.word	0x40010000

08003118 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8003122:	230e      	movs	r3, #14
 8003124:	18fb      	adds	r3, r7, r3
 8003126:	2200      	movs	r2, #0
 8003128:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800312a:	230e      	movs	r3, #14
 800312c:	18fb      	adds	r3, r7, r3
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	8812      	ldrh	r2, [r2, #0]
 8003132:	801a      	strh	r2, [r3, #0]

  if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a2d      	ldr	r2, [pc, #180]	; (80031ec <TIM_TimeBaseInit+0xd4>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d008      	beq.n	800314e <TIM_TimeBaseInit+0x36>
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	2380      	movs	r3, #128	; 0x80
 8003140:	05db      	lsls	r3, r3, #23
 8003142:	429a      	cmp	r2, r3
 8003144:	d003      	beq.n	800314e <TIM_TimeBaseInit+0x36>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a29      	ldr	r2, [pc, #164]	; (80031f0 <TIM_TimeBaseInit+0xd8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d110      	bne.n	8003170 <TIM_TimeBaseInit+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800314e:	230e      	movs	r3, #14
 8003150:	18fb      	adds	r3, r7, r3
 8003152:	220e      	movs	r2, #14
 8003154:	18ba      	adds	r2, r7, r2
 8003156:	8812      	ldrh	r2, [r2, #0]
 8003158:	2170      	movs	r1, #112	; 0x70
 800315a:	438a      	bics	r2, r1
 800315c:	801a      	strh	r2, [r3, #0]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	8859      	ldrh	r1, [r3, #2]
 8003162:	230e      	movs	r3, #14
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	220e      	movs	r2, #14
 8003168:	18ba      	adds	r2, r7, r2
 800316a:	8812      	ldrh	r2, [r2, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	801a      	strh	r2, [r3, #0]
  }
 
  if(TIMx != TIM6)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a20      	ldr	r2, [pc, #128]	; (80031f4 <TIM_TimeBaseInit+0xdc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d010      	beq.n	800319a <TIM_TimeBaseInit+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8003178:	230e      	movs	r3, #14
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	220e      	movs	r2, #14
 800317e:	18ba      	adds	r2, r7, r2
 8003180:	8812      	ldrh	r2, [r2, #0]
 8003182:	491d      	ldr	r1, [pc, #116]	; (80031f8 <TIM_TimeBaseInit+0xe0>)
 8003184:	400a      	ands	r2, r1
 8003186:	801a      	strh	r2, [r3, #0]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	8919      	ldrh	r1, [r3, #8]
 800318c:	230e      	movs	r3, #14
 800318e:	18fb      	adds	r3, r7, r3
 8003190:	220e      	movs	r2, #14
 8003192:	18ba      	adds	r2, r7, r2
 8003194:	8812      	ldrh	r2, [r2, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	801a      	strh	r2, [r3, #0]
  }

  TIMx->CR1 = tmpcr1;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	220e      	movs	r2, #14
 800319e:	18ba      	adds	r2, r7, r2
 80031a0:	8812      	ldrh	r2, [r2, #0]
 80031a2:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	881a      	ldrh	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a0d      	ldr	r2, [pc, #52]	; (80031ec <TIM_TimeBaseInit+0xd4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d00b      	beq.n	80031d4 <TIM_TimeBaseInit+0xbc>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a0f      	ldr	r2, [pc, #60]	; (80031fc <TIM_TimeBaseInit+0xe4>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d007      	beq.n	80031d4 <TIM_TimeBaseInit+0xbc>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a0e      	ldr	r2, [pc, #56]	; (8003200 <TIM_TimeBaseInit+0xe8>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d003      	beq.n	80031d4 <TIM_TimeBaseInit+0xbc>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0d      	ldr	r2, [pc, #52]	; (8003204 <TIM_TimeBaseInit+0xec>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d104      	bne.n	80031de <TIM_TimeBaseInit+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	7a9b      	ldrb	r3, [r3, #10]
 80031d8:	b29a      	uxth	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	829a      	strh	r2, [r3, #20]
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b004      	add	sp, #16
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40012c00 	.word	0x40012c00
 80031f0:	40000400 	.word	0x40000400
 80031f4:	40001000 	.word	0x40001000
 80031f8:	fffffcff 	.word	0xfffffcff
 80031fc:	40014000 	.word	0x40014000
 8003200:	40014400 	.word	0x40014400
 8003204:	40014800 	.word	0x40014800

08003208 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	4252      	negs	r2, r2
 8003216:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	729a      	strb	r2, [r3, #10]
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	000a      	movs	r2, r1
 8003242:	1cfb      	adds	r3, r7, #3
 8003244:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003246:	1cfb      	adds	r3, r7, #3
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d008      	beq.n	8003260 <TIM_Cmd+0x28>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	b29b      	uxth	r3, r3
 8003254:	2201      	movs	r2, #1
 8003256:	4313      	orrs	r3, r2
 8003258:	b29a      	uxth	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800325e:	e007      	b.n	8003270 <TIM_Cmd+0x38>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	b29b      	uxth	r3, r3
 8003266:	2201      	movs	r2, #1
 8003268:	4393      	bics	r3, r2
 800326a:	b29a      	uxth	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	801a      	strh	r2, [r3, #0]
}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b002      	add	sp, #8
 8003276:	bd80      	pop	{r7, pc}

08003278 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	000a      	movs	r2, r1
 8003282:	1cfb      	adds	r3, r7, #3
 8003284:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003286:	1cfb      	adds	r3, r7, #3
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2244      	movs	r2, #68	; 0x44
 8003292:	5a9b      	ldrh	r3, [r3, r2]
 8003294:	b29b      	uxth	r3, r3
 8003296:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <TIM_CtrlPWMOutputs+0x48>)
 8003298:	4313      	orrs	r3, r2
 800329a:	b299      	uxth	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2244      	movs	r2, #68	; 0x44
 80032a0:	5299      	strh	r1, [r3, r2]
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 80032a2:	e009      	b.n	80032b8 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2244      	movs	r2, #68	; 0x44
 80032a8:	5a9b      	ldrh	r3, [r3, r2]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	045b      	lsls	r3, r3, #17
 80032ae:	0c5b      	lsrs	r3, r3, #17
 80032b0:	b299      	uxth	r1, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2244      	movs	r2, #68	; 0x44
 80032b6:	5299      	strh	r1, [r3, r2]
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b002      	add	sp, #8
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	ffff8000 	.word	0xffff8000

080032c4 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80032ce:	230a      	movs	r3, #10
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	2200      	movs	r2, #0
 80032d4:	801a      	strh	r2, [r3, #0]
 80032d6:	230e      	movs	r3, #14
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	2200      	movs	r2, #0
 80032dc:	801a      	strh	r2, [r3, #0]
 80032de:	230c      	movs	r3, #12
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	2200      	movs	r2, #0
 80032e4:	801a      	strh	r2, [r3, #0]
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	8c1b      	ldrh	r3, [r3, #32]
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	2201      	movs	r2, #1
 80032ee:	4393      	bics	r3, r2
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032f6:	230e      	movs	r3, #14
 80032f8:	18fb      	adds	r3, r7, r3
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	8c12      	ldrh	r2, [r2, #32]
 80032fe:	801a      	strh	r2, [r3, #0]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003300:	230c      	movs	r3, #12
 8003302:	18fb      	adds	r3, r7, r3
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	8892      	ldrh	r2, [r2, #4]
 8003308:	801a      	strh	r2, [r3, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800330a:	230a      	movs	r3, #10
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	8b12      	ldrh	r2, [r2, #24]
 8003312:	801a      	strh	r2, [r3, #0]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8003314:	230a      	movs	r3, #10
 8003316:	18fb      	adds	r3, r7, r3
 8003318:	220a      	movs	r2, #10
 800331a:	18ba      	adds	r2, r7, r2
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	2170      	movs	r1, #112	; 0x70
 8003320:	438a      	bics	r2, r1
 8003322:	801a      	strh	r2, [r3, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8003324:	230a      	movs	r3, #10
 8003326:	18fb      	adds	r3, r7, r3
 8003328:	220a      	movs	r2, #10
 800332a:	18ba      	adds	r2, r7, r2
 800332c:	8812      	ldrh	r2, [r2, #0]
 800332e:	2103      	movs	r1, #3
 8003330:	438a      	bics	r2, r1
 8003332:	801a      	strh	r2, [r3, #0]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	8819      	ldrh	r1, [r3, #0]
 8003338:	230a      	movs	r3, #10
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	220a      	movs	r2, #10
 800333e:	18ba      	adds	r2, r7, r2
 8003340:	8812      	ldrh	r2, [r2, #0]
 8003342:	430a      	orrs	r2, r1
 8003344:	801a      	strh	r2, [r3, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003346:	230e      	movs	r3, #14
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	220e      	movs	r2, #14
 800334c:	18ba      	adds	r2, r7, r2
 800334e:	8812      	ldrh	r2, [r2, #0]
 8003350:	2102      	movs	r1, #2
 8003352:	438a      	bics	r2, r1
 8003354:	801a      	strh	r2, [r3, #0]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	8999      	ldrh	r1, [r3, #12]
 800335a:	230e      	movs	r3, #14
 800335c:	18fb      	adds	r3, r7, r3
 800335e:	220e      	movs	r2, #14
 8003360:	18ba      	adds	r2, r7, r2
 8003362:	8812      	ldrh	r2, [r2, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	801a      	strh	r2, [r3, #0]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	8859      	ldrh	r1, [r3, #2]
 800336c:	230e      	movs	r3, #14
 800336e:	18fb      	adds	r3, r7, r3
 8003370:	220e      	movs	r2, #14
 8003372:	18ba      	adds	r2, r7, r2
 8003374:	8812      	ldrh	r2, [r2, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	801a      	strh	r2, [r3, #0]
    
  if((TIMx == TIM1) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a34      	ldr	r2, [pc, #208]	; (8003450 <TIM_OC1Init+0x18c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d00b      	beq.n	800339a <TIM_OC1Init+0xd6>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a33      	ldr	r2, [pc, #204]	; (8003454 <TIM_OC1Init+0x190>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d007      	beq.n	800339a <TIM_OC1Init+0xd6>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a32      	ldr	r2, [pc, #200]	; (8003458 <TIM_OC1Init+0x194>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d003      	beq.n	800339a <TIM_OC1Init+0xd6>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a31      	ldr	r2, [pc, #196]	; (800345c <TIM_OC1Init+0x198>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d143      	bne.n	8003422 <TIM_OC1Init+0x15e>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 800339a:	230e      	movs	r3, #14
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	220e      	movs	r2, #14
 80033a0:	18ba      	adds	r2, r7, r2
 80033a2:	8812      	ldrh	r2, [r2, #0]
 80033a4:	2108      	movs	r1, #8
 80033a6:	438a      	bics	r2, r1
 80033a8:	801a      	strh	r2, [r3, #0]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	89d9      	ldrh	r1, [r3, #14]
 80033ae:	230e      	movs	r3, #14
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	220e      	movs	r2, #14
 80033b4:	18ba      	adds	r2, r7, r2
 80033b6:	8812      	ldrh	r2, [r2, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	801a      	strh	r2, [r3, #0]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 80033bc:	230e      	movs	r3, #14
 80033be:	18fb      	adds	r3, r7, r3
 80033c0:	220e      	movs	r2, #14
 80033c2:	18ba      	adds	r2, r7, r2
 80033c4:	8812      	ldrh	r2, [r2, #0]
 80033c6:	2104      	movs	r1, #4
 80033c8:	438a      	bics	r2, r1
 80033ca:	801a      	strh	r2, [r3, #0]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	8899      	ldrh	r1, [r3, #4]
 80033d0:	230e      	movs	r3, #14
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	220e      	movs	r2, #14
 80033d6:	18ba      	adds	r2, r7, r2
 80033d8:	8812      	ldrh	r2, [r2, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	801a      	strh	r2, [r3, #0]
    
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 80033de:	230c      	movs	r3, #12
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	220c      	movs	r2, #12
 80033e4:	18ba      	adds	r2, r7, r2
 80033e6:	8812      	ldrh	r2, [r2, #0]
 80033e8:	491d      	ldr	r1, [pc, #116]	; (8003460 <TIM_OC1Init+0x19c>)
 80033ea:	400a      	ands	r2, r1
 80033ec:	801a      	strh	r2, [r3, #0]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 80033ee:	230c      	movs	r3, #12
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	220c      	movs	r2, #12
 80033f4:	18ba      	adds	r2, r7, r2
 80033f6:	8812      	ldrh	r2, [r2, #0]
 80033f8:	491a      	ldr	r1, [pc, #104]	; (8003464 <TIM_OC1Init+0x1a0>)
 80033fa:	400a      	ands	r2, r1
 80033fc:	801a      	strh	r2, [r3, #0]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	8a19      	ldrh	r1, [r3, #16]
 8003402:	230c      	movs	r3, #12
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	220c      	movs	r2, #12
 8003408:	18ba      	adds	r2, r7, r2
 800340a:	8812      	ldrh	r2, [r2, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	801a      	strh	r2, [r3, #0]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	8a59      	ldrh	r1, [r3, #18]
 8003414:	230c      	movs	r3, #12
 8003416:	18fb      	adds	r3, r7, r3
 8003418:	220c      	movs	r2, #12
 800341a:	18ba      	adds	r2, r7, r2
 800341c:	8812      	ldrh	r2, [r2, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	801a      	strh	r2, [r3, #0]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	220c      	movs	r2, #12
 8003426:	18ba      	adds	r2, r7, r2
 8003428:	8812      	ldrh	r2, [r2, #0]
 800342a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	220a      	movs	r2, #10
 8003430:	18ba      	adds	r2, r7, r2
 8003432:	8812      	ldrh	r2, [r2, #0]
 8003434:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	635a      	str	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	220e      	movs	r2, #14
 8003442:	18ba      	adds	r2, r7, r2
 8003444:	8812      	ldrh	r2, [r2, #0]
 8003446:	841a      	strh	r2, [r3, #32]
}
 8003448:	46c0      	nop			; (mov r8, r8)
 800344a:	46bd      	mov	sp, r7
 800344c:	b004      	add	sp, #16
 800344e:	bd80      	pop	{r7, pc}
 8003450:	40012c00 	.word	0x40012c00
 8003454:	40014000 	.word	0x40014000
 8003458:	40014400 	.word	0x40014400
 800345c:	40014800 	.word	0x40014800
 8003460:	fffffeff 	.word	0xfffffeff
 8003464:	fffffdff 	.word	0xfffffdff

08003468 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	000a      	movs	r2, r1
 8003472:	1cbb      	adds	r3, r7, #2
 8003474:	801a      	strh	r2, [r3, #0]
  uint16_t tmpccmr1 = 0;
 8003476:	230e      	movs	r3, #14
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	2200      	movs	r2, #0
 800347c:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 800347e:	230e      	movs	r3, #14
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	8b12      	ldrh	r2, [r2, #24]
 8003486:	801a      	strh	r2, [r3, #0]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8003488:	230e      	movs	r3, #14
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	220e      	movs	r2, #14
 800348e:	18ba      	adds	r2, r7, r2
 8003490:	8812      	ldrh	r2, [r2, #0]
 8003492:	2108      	movs	r1, #8
 8003494:	438a      	bics	r2, r1
 8003496:	801a      	strh	r2, [r3, #0]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003498:	230e      	movs	r3, #14
 800349a:	18fb      	adds	r3, r7, r3
 800349c:	220e      	movs	r2, #14
 800349e:	18b9      	adds	r1, r7, r2
 80034a0:	1cba      	adds	r2, r7, #2
 80034a2:	8809      	ldrh	r1, [r1, #0]
 80034a4:	8812      	ldrh	r2, [r2, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	801a      	strh	r2, [r3, #0]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	220e      	movs	r2, #14
 80034ae:	18ba      	adds	r2, r7, r2
 80034b0:	8812      	ldrh	r2, [r2, #0]
 80034b2:	831a      	strh	r2, [r3, #24]
}
 80034b4:	46c0      	nop			; (mov r8, r8)
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b004      	add	sp, #16
 80034ba:	bd80      	pop	{r7, pc}

080034bc <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	0008      	movs	r0, r1
 80034c6:	0011      	movs	r1, r2
 80034c8:	1cbb      	adds	r3, r7, #2
 80034ca:	1c02      	adds	r2, r0, #0
 80034cc:	801a      	strh	r2, [r3, #0]
 80034ce:	1c7b      	adds	r3, r7, #1
 80034d0:	1c0a      	adds	r2, r1, #0
 80034d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80034d4:	1c7b      	adds	r3, r7, #1
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d009      	beq.n	80034f0 <TIM_ITConfig+0x34>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	899b      	ldrh	r3, [r3, #12]
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	1cbb      	adds	r3, r7, #2
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80034ee:	e00a      	b.n	8003506 <TIM_ITConfig+0x4a>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	899b      	ldrh	r3, [r3, #12]
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	1cba      	adds	r2, r7, #2
 80034f8:	8812      	ldrh	r2, [r2, #0]
 80034fa:	43d2      	mvns	r2, r2
 80034fc:	b292      	uxth	r2, r2
 80034fe:	4013      	ands	r3, r2
 8003500:	b29a      	uxth	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	819a      	strh	r2, [r3, #12]
}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	b002      	add	sp, #8
 800350c:	bd80      	pop	{r7, pc}

0800350e <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM is used only with TIM1, TIM15, TIM16 and TIM17.
  *
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b082      	sub	sp, #8
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	000a      	movs	r2, r1
 8003518:	1cbb      	adds	r3, r7, #2
 800351a:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800351c:	1cbb      	adds	r3, r7, #2
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	43db      	mvns	r3, r3
 8003522:	b29a      	uxth	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	821a      	strh	r2, [r3, #16]
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b002      	add	sp, #8
 800352e:	bd80      	pop	{r7, pc}

08003530 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b090      	sub	sp, #64	; 0x40
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800353e:	2300      	movs	r3, #0
 8003540:	63bb      	str	r3, [r7, #56]	; 0x38
 8003542:	2300      	movs	r3, #0
 8003544:	637b      	str	r3, [r7, #52]	; 0x34
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  
  /* Disable USART */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2201      	movs	r2, #1
 800354c:	4393      	bics	r3, r2
 800354e:	001a      	movs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	637b      	str	r3, [r7, #52]	; 0x34
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800355a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800355c:	4a50      	ldr	r2, [pc, #320]	; (80036a0 <USART_Init+0x170>)
 800355e:	4013      	ands	r3, r2
 8003560:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003568:	4313      	orrs	r3, r2
 800356a:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003570:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	637b      	str	r3, [r7, #52]	; 0x34
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357a:	4a4a      	ldr	r2, [pc, #296]	; (80036a4 <USART_Init+0x174>)
 800357c:	4013      	ands	r3, r2
 800357e:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	431a      	orrs	r2, r3
    USART_InitStruct->USART_Mode;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	691b      	ldr	r3, [r3, #16]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800358e:	4313      	orrs	r3, r2
 8003590:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003592:	4313      	orrs	r3, r2
 8003594:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Write to USART CR1 */
  USARTx->CR1 = tmpreg;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800359a:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	637b      	str	r3, [r7, #52]	; 0x34
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80035a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035a4:	4a40      	ldr	r2, [pc, #256]	; (80036a8 <USART_Init+0x178>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035b0:	4313      	orrs	r3, r2
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Write to USART CR3 */
  USARTx->CR3 = tmpreg;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035b8:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80035ba:	230c      	movs	r3, #12
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	0018      	movs	r0, r3
 80035c0:	f7ff fbb0 	bl	8002d24 <RCC_GetClocksFreq>
  
  if (USARTx == USART1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a39      	ldr	r2, [pc, #228]	; (80036ac <USART_Init+0x17c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d104      	bne.n	80035d6 <USART_Init+0xa6>
  {
    apbclock = RCC_ClocksStatus.USART1CLK_Frequency;
 80035cc:	230c      	movs	r3, #12
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80035d4:	e015      	b.n	8003602 <USART_Init+0xd2>
  }
  else if (USARTx == USART2)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a35      	ldr	r2, [pc, #212]	; (80036b0 <USART_Init+0x180>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d104      	bne.n	80035e8 <USART_Init+0xb8>
  {
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 80035de:	230c      	movs	r3, #12
 80035e0:	18fb      	adds	r3, r7, r3
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80035e6:	e00c      	b.n	8003602 <USART_Init+0xd2>
  }
   else if (USARTx == USART3)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a32      	ldr	r2, [pc, #200]	; (80036b4 <USART_Init+0x184>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d104      	bne.n	80035fa <USART_Init+0xca>
  {
    apbclock = RCC_ClocksStatus.USART3CLK_Frequency;
 80035f0:	230c      	movs	r3, #12
 80035f2:	18fb      	adds	r3, r7, r3
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80035f8:	e003      	b.n	8003602 <USART_Init+0xd2>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK_Frequency;
 80035fa:	230c      	movs	r3, #12
 80035fc:	18fb      	adds	r3, r7, r3
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	63bb      	str	r3, [r7, #56]	; 0x38
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	021b      	lsls	r3, r3, #8
 800360a:	4013      	ands	r3, r2
 800360c:	d014      	beq.n	8003638 <USART_Init+0x108>
  {
    /* (divider * 10) computing in case Oversampling mode is 8 Samples */
    divider = (uint32_t)((2 * apbclock) / (USART_InitStruct->USART_BaudRate));
 800360e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003610:	005a      	lsls	r2, r3, #1
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	0019      	movs	r1, r3
 8003618:	0010      	movs	r0, r2
 800361a:	f7fc fd7f 	bl	800011c <__udivsi3>
 800361e:	0003      	movs	r3, r0
 8003620:	63fb      	str	r3, [r7, #60]	; 0x3c
    tmpreg  = (uint32_t)((2 * apbclock) % (USART_InitStruct->USART_BaudRate));
 8003622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003624:	005a      	lsls	r2, r3, #1
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	0019      	movs	r1, r3
 800362c:	0010      	movs	r0, r2
 800362e:	f7fc fdfb 	bl	8000228 <__aeabi_uidivmod>
 8003632:	000b      	movs	r3, r1
 8003634:	637b      	str	r3, [r7, #52]	; 0x34
 8003636:	e010      	b.n	800365a <USART_Init+0x12a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* (divider * 10) computing in case Oversampling mode is 16 Samples */
    divider = (uint32_t)((apbclock) / (USART_InitStruct->USART_BaudRate));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	0019      	movs	r1, r3
 800363e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003640:	f7fc fd6c 	bl	800011c <__udivsi3>
 8003644:	0003      	movs	r3, r0
 8003646:	63fb      	str	r3, [r7, #60]	; 0x3c
    tmpreg  = (uint32_t)((apbclock) % (USART_InitStruct->USART_BaudRate));
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800364e:	0011      	movs	r1, r2
 8003650:	0018      	movs	r0, r3
 8003652:	f7fc fde9 	bl	8000228 <__aeabi_uidivmod>
 8003656:	000b      	movs	r3, r1
 8003658:	637b      	str	r3, [r7, #52]	; 0x34
  }
  
  /* round the divider : if fractional part i greater than 0.5 increment divider */
  if (tmpreg >=  (USART_InitStruct->USART_BaudRate) / 2)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	085a      	lsrs	r2, r3, #1
 8003660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003662:	429a      	cmp	r2, r3
 8003664:	d802      	bhi.n	800366c <USART_Init+0x13c>
  {
    divider++;
 8003666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003668:	3301      	adds	r3, #1
 800366a:	63fb      	str	r3, [r7, #60]	; 0x3c
  } 
  
  /* Implement the divider in case Oversampling mode is 8 Samples */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	2380      	movs	r3, #128	; 0x80
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	4013      	ands	r3, r2
 8003676:	d00a      	beq.n	800368e <USART_Init+0x15e>
  {
    /* get the LSB of divider and shift it to the right by 1 bit */
    tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8003678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367a:	085b      	lsrs	r3, r3, #1
 800367c:	2207      	movs	r2, #7
 800367e:	4013      	ands	r3, r2
 8003680:	637b      	str	r3, [r7, #52]	; 0x34
    
    /* update the divider value */
    divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8003682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003684:	4a0c      	ldr	r2, [pc, #48]	; (80036b8 <USART_Init+0x188>)
 8003686:	401a      	ands	r2, r3
 8003688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800368a:	4313      	orrs	r3, r2
 800368c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)divider;
 800368e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003690:	b29a      	uxth	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	819a      	strh	r2, [r3, #12]
}
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	46bd      	mov	sp, r7
 800369a:	b010      	add	sp, #64	; 0x40
 800369c:	bd80      	pop	{r7, pc}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	ffffcfff 	.word	0xffffcfff
 80036a4:	ffffe9f3 	.word	0xffffe9f3
 80036a8:	fffffcff 	.word	0xfffffcff
 80036ac:	40013800 	.word	0x40013800
 80036b0:	40004400 	.word	0x40004400
 80036b4:	40004800 	.word	0x40004800
 80036b8:	0000fff0 	.word	0x0000fff0

080036bc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	000a      	movs	r2, r1
 80036c6:	1cfb      	adds	r3, r7, #3
 80036c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80036ca:	1cfb      	adds	r3, r7, #3
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d006      	beq.n	80036e0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2201      	movs	r2, #1
 80036d8:	431a      	orrs	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
  }
}
 80036de:	e006      	b.n	80036ee <USART_Cmd+0x32>
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2201      	movs	r2, #1
 80036e6:	4393      	bics	r3, r2
 80036e8:	001a      	movs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	601a      	str	r2, [r3, #0]
}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	46bd      	mov	sp, r7
 80036f2:	b002      	add	sp, #8
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <USART_SendData>:
  * @note   USART2 is not available for STM32F031 devices.  
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b082      	sub	sp, #8
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
 80036fe:	000a      	movs	r2, r1
 8003700:	1cbb      	adds	r3, r7, #2
 8003702:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8003704:	1cbb      	adds	r3, r7, #2
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	05db      	lsls	r3, r3, #23
 800370a:	0ddb      	lsrs	r3, r3, #23
 800370c:	b29a      	uxth	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	46bd      	mov	sp, r7
 8003716:	b002      	add	sp, #8
 8003718:	bd80      	pop	{r7, pc}

0800371a <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b088      	sub	sp, #32
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	1dfb      	adds	r3, r7, #7
 8003726:	701a      	strb	r2, [r3, #0]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	2300      	movs	r3, #0
 800372e:	617b      	str	r3, [r7, #20]
 8003730:	2300      	movs	r3, #0
 8003732:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	61fb      	str	r3, [r7, #28]
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	b29b      	uxth	r3, r3
 8003740:	0a1b      	lsrs	r3, r3, #8
 8003742:	b29b      	uxth	r3, r3
 8003744:	61bb      	str	r3, [r7, #24]
  
  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	22ff      	movs	r2, #255	; 0xff
 800374a:	4013      	ands	r3, r2
 800374c:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 800374e:	2201      	movs	r2, #1
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	409a      	lsls	r2, r3
 8003754:	0013      	movs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
  
  if (usartreg == 0x02) /* The IT is in CR2 register */
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d103      	bne.n	8003766 <USART_ITConfig+0x4c>
  {
    usartxbase += 0x04;
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3304      	adds	r3, #4
 8003762:	61fb      	str	r3, [r7, #28]
 8003764:	e005      	b.n	8003772 <USART_ITConfig+0x58>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	2b03      	cmp	r3, #3
 800376a:	d102      	bne.n	8003772 <USART_ITConfig+0x58>
  {
    usartxbase += 0x08;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	3308      	adds	r3, #8
 8003770:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8003772:	1dfb      	adds	r3, r7, #7
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d006      	beq.n	8003788 <USART_ITConfig+0x6e>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	69fa      	ldr	r2, [r7, #28]
 800377e:	6811      	ldr	r1, [r2, #0]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	430a      	orrs	r2, r1
 8003784:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8003786:	e006      	b.n	8003796 <USART_ITConfig+0x7c>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	69fa      	ldr	r2, [r7, #28]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	6939      	ldr	r1, [r7, #16]
 8003790:	43c9      	mvns	r1, r1
 8003792:	400a      	ands	r2, r1
 8003794:	601a      	str	r2, [r3, #0]
}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	46bd      	mov	sp, r7
 800379a:	b008      	add	sp, #32
 800379c:	bd80      	pop	{r7, pc}

0800379e <coolant_get_state>:
}


// Returns current coolant output state. Overrides may alter it from programmed state.
uint8_t coolant_get_state()
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
  uint8_t cl_state = COOLANT_STATE_DISABLE;
 80037a4:	1dfb      	adds	r3, r7, #7
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
    #endif
      cl_state |= COOLANT_STATE_MIST;
    }
  #endif
#endif
  return(cl_state);
 80037aa:	1dfb      	adds	r3, r7, #7
 80037ac:	781b      	ldrb	r3, [r3, #0]
}
 80037ae:	0018      	movs	r0, r3
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b002      	add	sp, #8
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <coolant_stop>:


// Directly called by coolant_init(), coolant_set_state(), and mc_reset(), which can be at
// an interrupt-level. No report flag set, but only called by routines that don't need it.
void coolant_stop()
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	af00      	add	r7, sp, #0
	GPIO_ResetBits(COOLANT_MIST_PORT, 1 << COOLANT_MIST_BIT);
#endif
    #endif
  #endif
#endif
}
 80037ba:	46c0      	nop			; (mov r8, r8)
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <coolant_set_state>:
// Main program only. Immediately sets flood coolant running state and also mist coolant, 
// if enabled. Also sets a flag to report an update to a coolant state.
// Called by coolant toggle override, parking restore, parking retract, sleep mode, g-code
// parser program end, and g-code parser coolant_sync().
void coolant_set_state(uint8_t mode)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	0002      	movs	r2, r0
 80037c8:	1dfb      	adds	r3, r7, #7
 80037ca:	701a      	strb	r2, [r3, #0]
  if (sys.abort) { return; } // Block during abort.  
 80037cc:	4b08      	ldr	r3, [pc, #32]	; (80037f0 <coolant_set_state+0x30>)
 80037ce:	785b      	ldrb	r3, [r3, #1]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d109      	bne.n	80037e8 <coolant_set_state+0x28>
  
  if (mode == COOLANT_DISABLE) {
 80037d4:	1dfb      	adds	r3, r7, #7
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <coolant_set_state+0x20>
  
    coolant_stop(); 
 80037dc:	f7ff ffeb 	bl	80037b6 <coolant_stop>
        #endif
      }
    #endif
#endif  
  }
  sys.report_ovr_counter = 0; // Set to report change immediately
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <coolant_set_state+0x30>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	72da      	strb	r2, [r3, #11]
 80037e6:	e000      	b.n	80037ea <coolant_set_state+0x2a>
  if (sys.abort) { return; } // Block during abort.  
 80037e8:	46c0      	nop			; (mov r8, r8)
}
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b002      	add	sp, #8
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	20000bb4 	.word	0x20000bb4

080037f4 <coolant_sync>:


// G-code parser entry-point for setting coolant state. Forces a planner buffer sync and bails 
// if an abort or check-mode is active.
void coolant_sync(uint8_t mode)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	0002      	movs	r2, r0
 80037fc:	1dfb      	adds	r3, r7, #7
 80037fe:	701a      	strb	r2, [r3, #0]
  if (sys.state == STATE_CHECK_MODE) { return; }
 8003800:	4b07      	ldr	r3, [pc, #28]	; (8003820 <coolant_sync+0x2c>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b02      	cmp	r3, #2
 8003806:	d007      	beq.n	8003818 <coolant_sync+0x24>
  protocol_buffer_synchronize(); // Ensure coolant turns on when specified in program.
 8003808:	f004 fa14 	bl	8007c34 <protocol_buffer_synchronize>
  coolant_set_state(mode);
 800380c:	1dfb      	adds	r3, r7, #7
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	0018      	movs	r0, r3
 8003812:	f7ff ffd5 	bl	80037c0 <coolant_set_state>
 8003816:	e000      	b.n	800381a <coolant_sync+0x26>
  if (sys.state == STATE_CHECK_MODE) { return; }
 8003818:	46c0      	nop			; (mov r8, r8)
}
 800381a:	46bd      	mov	sp, r7
 800381c:	b002      	add	sp, #8
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20000bb4 	.word	0x20000bb4

08003824 <eeprom_get_char>:
 *
 *  \param  addr  EEPROM address to read from.
 *  \return  The byte read from the EEPROM address.
 */
unsigned char eeprom_get_char( unsigned int addr )
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
	EEAR = addr; // Set EEPROM address register.
	EECR = (1<<EERE); // Start EEPROM read operation.
	return EEDR; // Return the byte read from EEPROM.
#endif
#if defined(WIN32) || defined(STM32F103C8) || defined(STM32F0DISCOVERY)
	return EE_Buffer[addr];
 800382c:	4a03      	ldr	r2, [pc, #12]	; (800383c <eeprom_get_char+0x18>)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	18d3      	adds	r3, r2, r3
 8003832:	781b      	ldrb	r3, [r3, #0]
#endif
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	b002      	add	sp, #8
 800383a:	bd80      	pop	{r7, pc}
 800383c:	200005c4 	.word	0x200005c4

08003840 <eeprom_put_char>:
 *
 *  \param  addr  EEPROM address to write to.
 *  \param  new_value  New EEPROM value.
 */
void eeprom_put_char( unsigned int addr, unsigned char new_value )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	000a      	movs	r2, r1
 800384a:	1cfb      	adds	r3, r7, #3
 800384c:	701a      	strb	r2, [r3, #0]
	}
	
	sei(); // Restore interrupt flag state.
#endif
#if defined(WIN32) || defined(STM32F103C8) || defined(STM32F0DISCOVERY)
	EE_Buffer[addr] = new_value;
 800384e:	4a05      	ldr	r2, [pc, #20]	; (8003864 <eeprom_put_char+0x24>)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	18d3      	adds	r3, r2, r3
 8003854:	1cfa      	adds	r2, r7, #3
 8003856:	7812      	ldrb	r2, [r2, #0]
 8003858:	701a      	strb	r2, [r3, #0]
#endif
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b002      	add	sp, #8
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	200005c4 	.word	0x200005c4

08003868 <memcpy_to_eeprom_with_checksum>:

// Extensions added as part of Grbl 


void memcpy_to_eeprom_with_checksum(unsigned int destination, char *source, unsigned int size) {
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  unsigned char checksum = 0;
 8003874:	2317      	movs	r3, #23
 8003876:	18fb      	adds	r3, r7, r3
 8003878:	2200      	movs	r2, #0
 800387a:	701a      	strb	r2, [r3, #0]
  for(; size > 0; size--) { 
 800387c:	e027      	b.n	80038ce <memcpy_to_eeprom_with_checksum+0x66>
    checksum = (checksum << 1) || (checksum >> 7);
 800387e:	2317      	movs	r3, #23
 8003880:	18fb      	adds	r3, r7, r3
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	d105      	bne.n	8003894 <memcpy_to_eeprom_with_checksum+0x2c>
 8003888:	2317      	movs	r3, #23
 800388a:	18fb      	adds	r3, r7, r3
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b25b      	sxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	da01      	bge.n	8003898 <memcpy_to_eeprom_with_checksum+0x30>
 8003894:	2201      	movs	r2, #1
 8003896:	e000      	b.n	800389a <memcpy_to_eeprom_with_checksum+0x32>
 8003898:	2200      	movs	r2, #0
 800389a:	2317      	movs	r3, #23
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	701a      	strb	r2, [r3, #0]
    checksum += *source;
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	7819      	ldrb	r1, [r3, #0]
 80038a4:	2317      	movs	r3, #23
 80038a6:	18fb      	adds	r3, r7, r3
 80038a8:	2217      	movs	r2, #23
 80038aa:	18ba      	adds	r2, r7, r2
 80038ac:	7812      	ldrb	r2, [r2, #0]
 80038ae:	188a      	adds	r2, r1, r2
 80038b0:	701a      	strb	r2, [r3, #0]
    eeprom_put_char(destination++, *(source++)); 
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	1c53      	adds	r3, r2, #1
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	1c59      	adds	r1, r3, #1
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	0019      	movs	r1, r3
 80038c2:	0010      	movs	r0, r2
 80038c4:	f7ff ffbc 	bl	8003840 <eeprom_put_char>
  for(; size > 0; size--) { 
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1d4      	bne.n	800387e <memcpy_to_eeprom_with_checksum+0x16>
  }
  eeprom_put_char(destination, checksum);
 80038d4:	2317      	movs	r3, #23
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	781a      	ldrb	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	0011      	movs	r1, r2
 80038de:	0018      	movs	r0, r3
 80038e0:	f7ff ffae 	bl	8003840 <eeprom_put_char>
#if defined(WIN32) || defined(STM32F103C8) || defined(STM32F0DISCOVERY)
#ifndef NOEEPROMSUPPORT
  eeprom_flush();
#endif
#endif
}
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b006      	add	sp, #24
 80038ea:	bd80      	pop	{r7, pc}

080038ec <memcpy_from_eeprom_with_checksum>:

int memcpy_from_eeprom_with_checksum(char *destination, unsigned int source, unsigned int size) {
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  unsigned char data, checksum = 0;
 80038f8:	2317      	movs	r3, #23
 80038fa:	18fb      	adds	r3, r7, r3
 80038fc:	2200      	movs	r2, #0
 80038fe:	701a      	strb	r2, [r3, #0]
  for(; size > 0; size--) { 
 8003900:	e02e      	b.n	8003960 <memcpy_from_eeprom_with_checksum+0x74>
    data = eeprom_get_char(source++);
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	60ba      	str	r2, [r7, #8]
 8003908:	2216      	movs	r2, #22
 800390a:	18bc      	adds	r4, r7, r2
 800390c:	0018      	movs	r0, r3
 800390e:	f7ff ff89 	bl	8003824 <eeprom_get_char>
 8003912:	0003      	movs	r3, r0
 8003914:	7023      	strb	r3, [r4, #0]
    checksum = (checksum << 1) || (checksum >> 7);
 8003916:	2317      	movs	r3, #23
 8003918:	18fb      	adds	r3, r7, r3
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	d105      	bne.n	800392c <memcpy_from_eeprom_with_checksum+0x40>
 8003920:	2317      	movs	r3, #23
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	b25b      	sxtb	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	da01      	bge.n	8003930 <memcpy_from_eeprom_with_checksum+0x44>
 800392c:	2201      	movs	r2, #1
 800392e:	e000      	b.n	8003932 <memcpy_from_eeprom_with_checksum+0x46>
 8003930:	2200      	movs	r2, #0
 8003932:	2317      	movs	r3, #23
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	701a      	strb	r2, [r3, #0]
    checksum += data;    
 8003938:	2317      	movs	r3, #23
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	2217      	movs	r2, #23
 800393e:	18b9      	adds	r1, r7, r2
 8003940:	2216      	movs	r2, #22
 8003942:	18ba      	adds	r2, r7, r2
 8003944:	7809      	ldrb	r1, [r1, #0]
 8003946:	7812      	ldrb	r2, [r2, #0]
 8003948:	188a      	adds	r2, r1, r2
 800394a:	701a      	strb	r2, [r3, #0]
    *(destination++) = data; 
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	60fa      	str	r2, [r7, #12]
 8003952:	2216      	movs	r2, #22
 8003954:	18ba      	adds	r2, r7, r2
 8003956:	7812      	ldrb	r2, [r2, #0]
 8003958:	701a      	strb	r2, [r3, #0]
  for(; size > 0; size--) { 
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3b01      	subs	r3, #1
 800395e:	607b      	str	r3, [r7, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1cd      	bne.n	8003902 <memcpy_from_eeprom_with_checksum+0x16>
  }
  return(checksum == eeprom_get_char(source));
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	0018      	movs	r0, r3
 800396a:	f7ff ff5b 	bl	8003824 <eeprom_get_char>
 800396e:	0003      	movs	r3, r0
 8003970:	001a      	movs	r2, r3
 8003972:	2317      	movs	r3, #23
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	425a      	negs	r2, r3
 800397c:	4153      	adcs	r3, r2
 800397e:	b2db      	uxtb	r3, r3
}
 8003980:	0018      	movs	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	b007      	add	sp, #28
 8003986:	bd90      	pop	{r4, r7, pc}

08003988 <gc_init>:

#define FAIL(status) return(status);


void gc_init()
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  memset(&gc_state, 0, sizeof(parser_state_t));
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <gc_init+0x30>)
 800398e:	2250      	movs	r2, #80	; 0x50
 8003990:	2100      	movs	r1, #0
 8003992:	0018      	movs	r0, r3
 8003994:	f008 fe16 	bl	800c5c4 <memset>

  // Load default G54 coordinate system.
  if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) {
 8003998:	4b07      	ldr	r3, [pc, #28]	; (80039b8 <gc_init+0x30>)
 800399a:	799b      	ldrb	r3, [r3, #6]
 800399c:	4a07      	ldr	r2, [pc, #28]	; (80039bc <gc_init+0x34>)
 800399e:	0011      	movs	r1, r2
 80039a0:	0018      	movs	r0, r3
 80039a2:	f005 ff8f 	bl	80098c4 <settings_read_coord_data>
 80039a6:	1e03      	subs	r3, r0, #0
 80039a8:	d102      	bne.n	80039b0 <gc_init+0x28>
    report_status_message(STATUS_SETTING_READ_FAIL);
 80039aa:	2007      	movs	r0, #7
 80039ac:	f004 fe72 	bl	8008694 <report_status_message>
  }
}
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	200009c4 	.word	0x200009c4
 80039bc:	200009f0 	.word	0x200009f0

080039c0 <gc_sync_position>:


// Sets g-code parser position in mm. Input in steps. Called by the system abort and hard
// limit pull-off routines.
void gc_sync_position()
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  system_convert_array_steps_to_mpos(gc_state.position,sys_position);
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <gc_sync_position+0x18>)
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <gc_sync_position+0x1c>)
 80039c8:	0011      	movs	r1, r2
 80039ca:	0018      	movs	r0, r3
 80039cc:	f008 fa3e 	bl	800be4c <system_convert_array_steps_to_mpos>
}
 80039d0:	46c0      	nop			; (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	20000bdc 	.word	0x20000bdc
 80039dc:	200009e0 	.word	0x200009e0

080039e0 <gc_execute_line>:
// characters and signed floating point values (no whitespace). Comments and block delete
// characters have been removed. In this function, all units and positions are converted and
// exported to grbl's internal functions in terms of (mm, mm/min) and absolute machine
// coordinates, respectively.
uint8_t gc_execute_line(char *line)
{
 80039e0:	b5b0      	push	{r4, r5, r7, lr}
 80039e2:	b09e      	sub	sp, #120	; 0x78
 80039e4:	af06      	add	r7, sp, #24
 80039e6:	6078      	str	r0, [r7, #4]
     updates these modes and commands as the block line is parser and will only be used and
     executed after successful error-checking. The parser block struct also contains a block
     values struct, word tracking variables, and a non-modal commands tracker for the new
     block. This struct contains all of the necessary information to execute the block. */

  memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 80039e8:	4bd9      	ldr	r3, [pc, #868]	; (8003d50 <gc_execute_line+0x370>)
 80039ea:	2244      	movs	r2, #68	; 0x44
 80039ec:	2100      	movs	r1, #0
 80039ee:	0018      	movs	r0, r3
 80039f0:	f008 fde8 	bl	800c5c4 <memset>
  memcpy(&gc_block.modal,&gc_state.modal,sizeof(gc_modal_t)); // Copy current modes
 80039f4:	4bd6      	ldr	r3, [pc, #856]	; (8003d50 <gc_execute_line+0x370>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	49d6      	ldr	r1, [pc, #856]	; (8003d54 <gc_execute_line+0x374>)
 80039fa:	189b      	adds	r3, r3, r2
 80039fc:	220b      	movs	r2, #11
 80039fe:	0018      	movs	r0, r3
 8003a00:	f008 fdd7 	bl	800c5b2 <memcpy>

  uint8_t axis_command = AXIS_COMMAND_NONE;
 8003a04:	235f      	movs	r3, #95	; 0x5f
 8003a06:	18fb      	adds	r3, r7, r3
 8003a08:	2200      	movs	r2, #0
 8003a0a:	701a      	strb	r2, [r3, #0]
  uint8_t axis_0, axis_1, axis_linear;
  uint8_t coord_select = 0; // Tracks G10 P coordinate selection for execution
 8003a0c:	235b      	movs	r3, #91	; 0x5b
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]

  // Initialize bitflag tracking variables for axis indices compatible operations.
  uint8_t axis_words = 0; // XYZ tracking
 8003a14:	235a      	movs	r3, #90	; 0x5a
 8003a16:	18fb      	adds	r3, r7, r3
 8003a18:	2200      	movs	r2, #0
 8003a1a:	701a      	strb	r2, [r3, #0]
  uint8_t ijk_words = 0; // IJK tracking
 8003a1c:	2359      	movs	r3, #89	; 0x59
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]

  // Initialize command and value words and parser flags variables.
  uint16_t command_words = 0; // Tracks G and M command words. Also used for modal group violations.
 8003a24:	2356      	movs	r3, #86	; 0x56
 8003a26:	18fb      	adds	r3, r7, r3
 8003a28:	2200      	movs	r2, #0
 8003a2a:	801a      	strh	r2, [r3, #0]
  uint16_t value_words = 0; // Tracks value words.
 8003a2c:	2354      	movs	r3, #84	; 0x54
 8003a2e:	18fb      	adds	r3, r7, r3
 8003a30:	2200      	movs	r2, #0
 8003a32:	801a      	strh	r2, [r3, #0]
  uint8_t gc_parser_flags = GC_PARSER_NONE;
 8003a34:	2353      	movs	r3, #83	; 0x53
 8003a36:	18fb      	adds	r3, r7, r3
 8003a38:	2200      	movs	r2, #0
 8003a3a:	701a      	strb	r2, [r3, #0]

  // Determine if the line is a jogging motion or a normal g-code block.
  if (line[0] == '$') { // NOTE: `$J=` already parsed when passed to this function.
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b24      	cmp	r3, #36	; 0x24
 8003a42:	d10d      	bne.n	8003a60 <gc_execute_line+0x80>
						// Set G1 and G94 enforced modes to ensure accurate error checks.
    gc_parser_flags |= GC_PARSER_JOG_MOTION;
 8003a44:	2353      	movs	r3, #83	; 0x53
 8003a46:	18fb      	adds	r3, r7, r3
 8003a48:	2253      	movs	r2, #83	; 0x53
 8003a4a:	18ba      	adds	r2, r7, r2
 8003a4c:	7812      	ldrb	r2, [r2, #0]
 8003a4e:	2101      	movs	r1, #1
 8003a50:	430a      	orrs	r2, r1
 8003a52:	701a      	strb	r2, [r3, #0]
	gc_block.modal.motion = MOTION_MODE_LINEAR;
 8003a54:	4bbe      	ldr	r3, [pc, #760]	; (8003d50 <gc_execute_line+0x370>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	705a      	strb	r2, [r3, #1]
    gc_block.modal.feed_rate = FEED_RATE_MODE_UNITS_PER_MIN;
 8003a5a:	4bbd      	ldr	r3, [pc, #756]	; (8003d50 <gc_execute_line+0x370>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	709a      	strb	r2, [r3, #2]

  uint8_t word_bit; // Bit-value for assigning tracking variables
  uint8_t char_counter;
  char letter;
  float value;
  uint8_t int_value = 0;
 8003a60:	2346      	movs	r3, #70	; 0x46
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	2200      	movs	r2, #0
 8003a66:	701a      	strb	r2, [r3, #0]
  uint16_t mantissa = 0;
 8003a68:	2350      	movs	r3, #80	; 0x50
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	801a      	strh	r2, [r3, #0]
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) { char_counter = 3; } // Start parsing after `$J=`
 8003a70:	2353      	movs	r3, #83	; 0x53
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2201      	movs	r2, #1
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d005      	beq.n	8003a88 <gc_execute_line+0xa8>
 8003a7c:	232e      	movs	r3, #46	; 0x2e
 8003a7e:	18fb      	adds	r3, r7, r3
 8003a80:	2203      	movs	r2, #3
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	f000 fb92 	bl	80041ac <gc_execute_line+0x7cc>
  else { char_counter = 0; }
 8003a88:	232e      	movs	r3, #46	; 0x2e
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]

  while (line[char_counter] != 0) { // Loop until no more g-code words in line.
 8003a90:	f000 fb8c 	bl	80041ac <gc_execute_line+0x7cc>

    // Import the next g-code word, expecting a letter followed by a value. Otherwise, error out.
    letter = line[char_counter];
 8003a94:	232e      	movs	r3, #46	; 0x2e
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	001a      	movs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	189a      	adds	r2, r3, r2
 8003aa0:	2345      	movs	r3, #69	; 0x45
 8003aa2:	18fb      	adds	r3, r7, r3
 8003aa4:	7812      	ldrb	r2, [r2, #0]
 8003aa6:	701a      	strb	r2, [r3, #0]
    if((letter < 'A') || (letter > 'Z')) { FAIL(STATUS_EXPECTED_COMMAND_LETTER); } // [Expected word letter]
 8003aa8:	2345      	movs	r3, #69	; 0x45
 8003aaa:	18fb      	adds	r3, r7, r3
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2b40      	cmp	r3, #64	; 0x40
 8003ab0:	d904      	bls.n	8003abc <gc_execute_line+0xdc>
 8003ab2:	2345      	movs	r3, #69	; 0x45
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b5a      	cmp	r3, #90	; 0x5a
 8003aba:	d902      	bls.n	8003ac2 <gc_execute_line+0xe2>
 8003abc:	2301      	movs	r3, #1
 8003abe:	f001 fcd4 	bl	800546a <gc_execute_line+0x1a8a>
    char_counter++;
 8003ac2:	232e      	movs	r3, #46	; 0x2e
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	232e      	movs	r3, #46	; 0x2e
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	701a      	strb	r2, [r3, #0]
    if (!read_float(line, &char_counter, &value)) { FAIL(STATUS_BAD_NUMBER_FORMAT); } // [Expected word value]
 8003ad2:	2328      	movs	r3, #40	; 0x28
 8003ad4:	18fa      	adds	r2, r7, r3
 8003ad6:	232e      	movs	r3, #46	; 0x2e
 8003ad8:	18f9      	adds	r1, r7, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f002 fd0b 	bl	80064f8 <read_float>
 8003ae2:	1e03      	subs	r3, r0, #0
 8003ae4:	d102      	bne.n	8003aec <gc_execute_line+0x10c>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	f001 fcbf 	bl	800546a <gc_execute_line+0x1a8a>
    // accurate than the NIST gcode requirement of x10 when used for commands, but not quite
    // accurate enough for value words that require integers to within 0.0001. This should be
    // a good enough comprimise and catch most all non-integer errors. To make it compliant,
    // we would simply need to change the mantissa to int16, but this add compiled flash space.
    // Maybe update this later.
    int_value = trunc(value);
 8003aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aee:	1c18      	adds	r0, r3, #0
 8003af0:	f7fe fde8 	bl	80026c4 <__aeabi_f2d>
 8003af4:	0003      	movs	r3, r0
 8003af6:	000c      	movs	r4, r1
 8003af8:	0018      	movs	r0, r3
 8003afa:	0021      	movs	r1, r4
 8003afc:	f008 fdb8 	bl	800c670 <trunc>
 8003b00:	0002      	movs	r2, r0
 8003b02:	000b      	movs	r3, r1
 8003b04:	2146      	movs	r1, #70	; 0x46
 8003b06:	187c      	adds	r4, r7, r1
 8003b08:	0010      	movs	r0, r2
 8003b0a:	0019      	movs	r1, r3
 8003b0c:	f7fc fc22 	bl	8000354 <__aeabi_d2uiz>
 8003b10:	0003      	movs	r3, r0
 8003b12:	7023      	strb	r3, [r4, #0]
	mantissa = (uint16_t)roundf(100 * (value - int_value)); // Compute mantissa for Gxx.x commands.
 8003b14:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8003b16:	2346      	movs	r3, #70	; 0x46
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	f7fd faad 	bl	800107c <__aeabi_i2f>
 8003b22:	1c03      	adds	r3, r0, #0
 8003b24:	1c19      	adds	r1, r3, #0
 8003b26:	1c20      	adds	r0, r4, #0
 8003b28:	f7fd f8d4 	bl	8000cd4 <__aeabi_fsub>
 8003b2c:	1c03      	adds	r3, r0, #0
 8003b2e:	498a      	ldr	r1, [pc, #552]	; (8003d58 <gc_execute_line+0x378>)
 8003b30:	1c18      	adds	r0, r3, #0
 8003b32:	f7fc ffaf 	bl	8000a94 <__aeabi_fmul>
 8003b36:	1c03      	adds	r3, r0, #0
 8003b38:	1c18      	adds	r0, r3, #0
 8003b3a:	f008 fe7b 	bl	800c834 <roundf>
 8003b3e:	1c03      	adds	r3, r0, #0
 8003b40:	2250      	movs	r2, #80	; 0x50
 8003b42:	18bc      	adds	r4, r7, r2
 8003b44:	1c18      	adds	r0, r3, #0
 8003b46:	f7fc fbed 	bl	8000324 <__aeabi_f2uiz>
 8003b4a:	0003      	movs	r3, r0
 8003b4c:	8023      	strh	r3, [r4, #0]
    // NOTE: Rounding must be used to catch small floating point errors.

    // Check if the g-code word is supported or errors due to modal group violations or has
    // been repeated in the g-code block. If ok, update the command or record its value.
    switch(letter) {
 8003b4e:	2345      	movs	r3, #69	; 0x45
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b47      	cmp	r3, #71	; 0x47
 8003b56:	d003      	beq.n	8003b60 <gc_execute_line+0x180>
 8003b58:	2b4d      	cmp	r3, #77	; 0x4d
 8003b5a:	d100      	bne.n	8003b5e <gc_execute_line+0x17e>
 8003b5c:	e177      	b.n	8003e4e <gc_execute_line+0x46e>
 8003b5e:	e20a      	b.n	8003f76 <gc_execute_line+0x596>
      /* 'G' and 'M' Command Words: Parse commands and check for modal group violations.
         NOTE: Modal group numbers are defined in Table 4 of NIST RS274-NGC v3, pg.20 */

      case 'G':
        // Determine 'G' command and its modal group
        switch(int_value) {
 8003b60:	2346      	movs	r3, #70	; 0x46
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	2b5e      	cmp	r3, #94	; 0x5e
 8003b68:	d900      	bls.n	8003b6c <gc_execute_line+0x18c>
 8003b6a:	e12f      	b.n	8003dcc <gc_execute_line+0x3ec>
 8003b6c:	009a      	lsls	r2, r3, #2
 8003b6e:	4b7b      	ldr	r3, [pc, #492]	; (8003d5c <gc_execute_line+0x37c>)
 8003b70:	18d3      	adds	r3, r2, r3
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	469f      	mov	pc, r3
          case 10: case 28: case 30: case 92:
            // Check for G10/28/30/92 being called with G0/1/2/3/38 on same block.
            // * G43.1 is also an axis command but is not explicitly defined this way.
            if (mantissa == 0) { // Ignore G28.1, G30.1, and G92.1
 8003b76:	2350      	movs	r3, #80	; 0x50
 8003b78:	18fb      	adds	r3, r7, r3
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10b      	bne.n	8003b98 <gc_execute_line+0x1b8>
              if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 8003b80:	235f      	movs	r3, #95	; 0x5f
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d002      	beq.n	8003b90 <gc_execute_line+0x1b0>
 8003b8a:	2318      	movs	r3, #24
 8003b8c:	f001 fc6d 	bl	800546a <gc_execute_line+0x1a8a>
              axis_command = AXIS_COMMAND_NON_MODAL;
 8003b90:	235f      	movs	r3, #95	; 0x5f
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	2201      	movs	r2, #1
 8003b96:	701a      	strb	r2, [r3, #0]
            }
            // No break. Continues to next line.
          case 4: case 53:
            word_bit = MODAL_GROUP_G0;
 8003b98:	2352      	movs	r3, #82	; 0x52
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
            gc_block.non_modal_command = int_value;
 8003ba0:	4b6b      	ldr	r3, [pc, #428]	; (8003d50 <gc_execute_line+0x370>)
 8003ba2:	2246      	movs	r2, #70	; 0x46
 8003ba4:	18ba      	adds	r2, r7, r2
 8003ba6:	7812      	ldrb	r2, [r2, #0]
 8003ba8:	701a      	strb	r2, [r3, #0]
            if ((int_value == 28) || (int_value == 30) || (int_value == 92)) {
 8003baa:	2346      	movs	r3, #70	; 0x46
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b1c      	cmp	r3, #28
 8003bb2:	d00a      	beq.n	8003bca <gc_execute_line+0x1ea>
 8003bb4:	2346      	movs	r3, #70	; 0x46
 8003bb6:	18fb      	adds	r3, r7, r3
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b1e      	cmp	r3, #30
 8003bbc:	d005      	beq.n	8003bca <gc_execute_line+0x1ea>
 8003bbe:	2346      	movs	r3, #70	; 0x46
 8003bc0:	18fb      	adds	r3, r7, r3
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b5c      	cmp	r3, #92	; 0x5c
 8003bc6:	d000      	beq.n	8003bca <gc_execute_line+0x1ea>
 8003bc8:	e103      	b.n	8003dd2 <gc_execute_line+0x3f2>
              if (!((mantissa == 0) || (mantissa == 10))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); }
 8003bca:	2350      	movs	r3, #80	; 0x50
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	881b      	ldrh	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d007      	beq.n	8003be4 <gc_execute_line+0x204>
 8003bd4:	2350      	movs	r3, #80	; 0x50
 8003bd6:	18fb      	adds	r3, r7, r3
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	2b0a      	cmp	r3, #10
 8003bdc:	d002      	beq.n	8003be4 <gc_execute_line+0x204>
 8003bde:	2314      	movs	r3, #20
 8003be0:	f001 fc43 	bl	800546a <gc_execute_line+0x1a8a>
              gc_block.non_modal_command += mantissa;
 8003be4:	4b5a      	ldr	r3, [pc, #360]	; (8003d50 <gc_execute_line+0x370>)
 8003be6:	781a      	ldrb	r2, [r3, #0]
 8003be8:	2350      	movs	r3, #80	; 0x50
 8003bea:	18fb      	adds	r3, r7, r3
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	18d3      	adds	r3, r2, r3
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	4b56      	ldr	r3, [pc, #344]	; (8003d50 <gc_execute_line+0x370>)
 8003bf6:	701a      	strb	r2, [r3, #0]
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003bf8:	2350      	movs	r3, #80	; 0x50
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	801a      	strh	r2, [r3, #0]
            }                
            break;
 8003c00:	e0e7      	b.n	8003dd2 <gc_execute_line+0x3f2>
          case 0: case 1: case 2: case 3: case 38:
            // Check for G0/1/2/3/38 being called with G10/28/30/92 on same block.
            // * G43.1 is also an axis command but is not explicitly defined this way.
            if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 8003c02:	235f      	movs	r3, #95	; 0x5f
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <gc_execute_line+0x232>
 8003c0c:	2318      	movs	r3, #24
 8003c0e:	f001 fc2c 	bl	800546a <gc_execute_line+0x1a8a>
            axis_command = AXIS_COMMAND_MOTION_MODE;
 8003c12:	235f      	movs	r3, #95	; 0x5f
 8003c14:	18fb      	adds	r3, r7, r3
 8003c16:	2202      	movs	r2, #2
 8003c18:	701a      	strb	r2, [r3, #0]
            // No break. Continues to next line.
          case 80:
            word_bit = MODAL_GROUP_G1;
 8003c1a:	2352      	movs	r3, #82	; 0x52
 8003c1c:	18fb      	adds	r3, r7, r3
 8003c1e:	2201      	movs	r2, #1
 8003c20:	701a      	strb	r2, [r3, #0]
            gc_block.modal.motion = int_value;
 8003c22:	4b4b      	ldr	r3, [pc, #300]	; (8003d50 <gc_execute_line+0x370>)
 8003c24:	2246      	movs	r2, #70	; 0x46
 8003c26:	18ba      	adds	r2, r7, r2
 8003c28:	7812      	ldrb	r2, [r2, #0]
 8003c2a:	705a      	strb	r2, [r3, #1]
            if (int_value == 38){
 8003c2c:	2346      	movs	r3, #70	; 0x46
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	2b26      	cmp	r3, #38	; 0x26
 8003c34:	d000      	beq.n	8003c38 <gc_execute_line+0x258>
 8003c36:	e0ce      	b.n	8003dd6 <gc_execute_line+0x3f6>
              if (!((mantissa == 20) || (mantissa == 30) || (mantissa == 40) || (mantissa == 50))) {
 8003c38:	2350      	movs	r3, #80	; 0x50
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	2b14      	cmp	r3, #20
 8003c40:	d011      	beq.n	8003c66 <gc_execute_line+0x286>
 8003c42:	2350      	movs	r3, #80	; 0x50
 8003c44:	18fb      	adds	r3, r7, r3
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	2b1e      	cmp	r3, #30
 8003c4a:	d00c      	beq.n	8003c66 <gc_execute_line+0x286>
 8003c4c:	2350      	movs	r3, #80	; 0x50
 8003c4e:	18fb      	adds	r3, r7, r3
 8003c50:	881b      	ldrh	r3, [r3, #0]
 8003c52:	2b28      	cmp	r3, #40	; 0x28
 8003c54:	d007      	beq.n	8003c66 <gc_execute_line+0x286>
 8003c56:	2350      	movs	r3, #80	; 0x50
 8003c58:	18fb      	adds	r3, r7, r3
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	2b32      	cmp	r3, #50	; 0x32
 8003c5e:	d002      	beq.n	8003c66 <gc_execute_line+0x286>
                FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); // [Unsupported G38.x command]
 8003c60:	2314      	movs	r3, #20
 8003c62:	f001 fc02 	bl	800546a <gc_execute_line+0x1a8a>
              }
              gc_block.modal.motion += (mantissa/10)+100;
 8003c66:	4b3a      	ldr	r3, [pc, #232]	; (8003d50 <gc_execute_line+0x370>)
 8003c68:	785c      	ldrb	r4, [r3, #1]
 8003c6a:	2350      	movs	r3, #80	; 0x50
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	210a      	movs	r1, #10
 8003c72:	0018      	movs	r0, r3
 8003c74:	f7fc fa52 	bl	800011c <__udivsi3>
 8003c78:	0003      	movs	r3, r0
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	18e3      	adds	r3, r4, r3
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	3364      	adds	r3, #100	; 0x64
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	4b32      	ldr	r3, [pc, #200]	; (8003d50 <gc_execute_line+0x370>)
 8003c88:	705a      	strb	r2, [r3, #1]
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003c8a:	2350      	movs	r3, #80	; 0x50
 8003c8c:	18fb      	adds	r3, r7, r3
 8003c8e:	2200      	movs	r2, #0
 8003c90:	801a      	strh	r2, [r3, #0]
            }  
            break;
 8003c92:	e0a0      	b.n	8003dd6 <gc_execute_line+0x3f6>
          case 17: case 18: case 19:
            word_bit = MODAL_GROUP_G2;
 8003c94:	2352      	movs	r3, #82	; 0x52
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	2202      	movs	r2, #2
 8003c9a:	701a      	strb	r2, [r3, #0]
            gc_block.modal.plane_select = int_value - 17;
 8003c9c:	2346      	movs	r3, #70	; 0x46
 8003c9e:	18fb      	adds	r3, r7, r3
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	3b11      	subs	r3, #17
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4b2a      	ldr	r3, [pc, #168]	; (8003d50 <gc_execute_line+0x370>)
 8003ca8:	715a      	strb	r2, [r3, #5]
            break;
 8003caa:	e097      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 90: case 91:
            if (mantissa == 0) {
 8003cac:	2350      	movs	r3, #80	; 0x50
 8003cae:	18fb      	adds	r3, r7, r3
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10b      	bne.n	8003cce <gc_execute_line+0x2ee>
              word_bit = MODAL_GROUP_G3;
 8003cb6:	2352      	movs	r3, #82	; 0x52
 8003cb8:	18fb      	adds	r3, r7, r3
 8003cba:	2203      	movs	r2, #3
 8003cbc:	701a      	strb	r2, [r3, #0]
              gc_block.modal.distance = int_value - 90;
 8003cbe:	2346      	movs	r3, #70	; 0x46
 8003cc0:	18fb      	adds	r3, r7, r3
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	3b5a      	subs	r3, #90	; 0x5a
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <gc_execute_line+0x370>)
 8003cca:	711a      	strb	r2, [r3, #4]
              word_bit = MODAL_GROUP_G4;
              if ((mantissa != 10) || (int_value == 90)) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G90.1 not supported]
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
              // Otherwise, arc IJK incremental mode is default. G91.1 does nothing.
            }
            break;
 8003ccc:	e086      	b.n	8003ddc <gc_execute_line+0x3fc>
              word_bit = MODAL_GROUP_G4;
 8003cce:	2352      	movs	r3, #82	; 0x52
 8003cd0:	18fb      	adds	r3, r7, r3
 8003cd2:	2204      	movs	r2, #4
 8003cd4:	701a      	strb	r2, [r3, #0]
              if ((mantissa != 10) || (int_value == 90)) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G90.1 not supported]
 8003cd6:	2350      	movs	r3, #80	; 0x50
 8003cd8:	18fb      	adds	r3, r7, r3
 8003cda:	881b      	ldrh	r3, [r3, #0]
 8003cdc:	2b0a      	cmp	r3, #10
 8003cde:	d104      	bne.n	8003cea <gc_execute_line+0x30a>
 8003ce0:	2346      	movs	r3, #70	; 0x46
 8003ce2:	18fb      	adds	r3, r7, r3
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	2b5a      	cmp	r3, #90	; 0x5a
 8003ce8:	d102      	bne.n	8003cf0 <gc_execute_line+0x310>
 8003cea:	2314      	movs	r3, #20
 8003cec:	f001 fbbd 	bl	800546a <gc_execute_line+0x1a8a>
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003cf0:	2350      	movs	r3, #80	; 0x50
 8003cf2:	18fb      	adds	r3, r7, r3
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	801a      	strh	r2, [r3, #0]
            break;
 8003cf8:	e070      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 93: case 94:
            word_bit = MODAL_GROUP_G5;
 8003cfa:	2352      	movs	r3, #82	; 0x52
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	2205      	movs	r2, #5
 8003d00:	701a      	strb	r2, [r3, #0]
            gc_block.modal.feed_rate = 94 - int_value;
 8003d02:	2346      	movs	r3, #70	; 0x46
 8003d04:	18fb      	adds	r3, r7, r3
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	225e      	movs	r2, #94	; 0x5e
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <gc_execute_line+0x370>)
 8003d10:	709a      	strb	r2, [r3, #2]
            break;
 8003d12:	e063      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 20: case 21:
            word_bit = MODAL_GROUP_G6;
 8003d14:	2352      	movs	r3, #82	; 0x52
 8003d16:	18fb      	adds	r3, r7, r3
 8003d18:	2206      	movs	r2, #6
 8003d1a:	701a      	strb	r2, [r3, #0]
            gc_block.modal.units = 21 - int_value;
 8003d1c:	2346      	movs	r3, #70	; 0x46
 8003d1e:	18fb      	adds	r3, r7, r3
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	2215      	movs	r2, #21
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	4b09      	ldr	r3, [pc, #36]	; (8003d50 <gc_execute_line+0x370>)
 8003d2a:	70da      	strb	r2, [r3, #3]
            break;
 8003d2c:	e056      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 40:
            word_bit = MODAL_GROUP_G7;
 8003d2e:	2352      	movs	r3, #82	; 0x52
 8003d30:	18fb      	adds	r3, r7, r3
 8003d32:	2207      	movs	r2, #7
 8003d34:	701a      	strb	r2, [r3, #0]
            // NOTE: Not required since cutter radius compensation is always disabled. Only here
            // to support G40 commands that often appear in g-code program headers to setup defaults.
            // gc_block.modal.cutter_comp = CUTTER_COMP_DISABLE; // G40
            break;
 8003d36:	e051      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 43: case 49:
            word_bit = MODAL_GROUP_G8;
 8003d38:	2352      	movs	r3, #82	; 0x52
 8003d3a:	18fb      	adds	r3, r7, r3
 8003d3c:	2208      	movs	r2, #8
 8003d3e:	701a      	strb	r2, [r3, #0]
            // NOTE: The NIST g-code standard vaguely states that when a tool length offset is changed,
            // there cannot be any axis motion or coordinate offsets updated. Meaning G43, G43.1, and G49
            // all are explicit axis commands, regardless if they require axis words or not.
            if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict] }
 8003d40:	235f      	movs	r3, #95	; 0x5f
 8003d42:	18fb      	adds	r3, r7, r3
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <gc_execute_line+0x380>
 8003d4a:	2318      	movs	r3, #24
 8003d4c:	f001 fb8d 	bl	800546a <gc_execute_line+0x1a8a>
 8003d50:	20000a14 	.word	0x20000a14
 8003d54:	200009c4 	.word	0x200009c4
 8003d58:	42c80000 	.word	0x42c80000
 8003d5c:	0800dbe4 	.word	0x0800dbe4
            axis_command = AXIS_COMMAND_TOOL_LENGTH_OFFSET;
 8003d60:	235f      	movs	r3, #95	; 0x5f
 8003d62:	18fb      	adds	r3, r7, r3
 8003d64:	2203      	movs	r2, #3
 8003d66:	701a      	strb	r2, [r3, #0]
            if (int_value == 49) { // G49
 8003d68:	2346      	movs	r3, #70	; 0x46
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b31      	cmp	r3, #49	; 0x31
 8003d70:	d103      	bne.n	8003d7a <gc_execute_line+0x39a>
              gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_CANCEL;
 8003d72:	4bd2      	ldr	r3, [pc, #840]	; (80040bc <gc_execute_line+0x6dc>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	719a      	strb	r2, [r3, #6]
 8003d78:	e00b      	b.n	8003d92 <gc_execute_line+0x3b2>
            } else if (mantissa == 10) { // G43.1
 8003d7a:	2350      	movs	r3, #80	; 0x50
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	2b0a      	cmp	r3, #10
 8003d82:	d103      	bne.n	8003d8c <gc_execute_line+0x3ac>
              gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC;
 8003d84:	4bcd      	ldr	r3, [pc, #820]	; (80040bc <gc_execute_line+0x6dc>)
 8003d86:	2201      	movs	r2, #1
 8003d88:	719a      	strb	r2, [r3, #6]
 8003d8a:	e002      	b.n	8003d92 <gc_execute_line+0x3b2>
            } else { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [Unsupported G43.x command]
 8003d8c:	2314      	movs	r3, #20
 8003d8e:	f001 fb6c 	bl	800546a <gc_execute_line+0x1a8a>
            mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003d92:	2350      	movs	r3, #80	; 0x50
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	2200      	movs	r2, #0
 8003d98:	801a      	strh	r2, [r3, #0]
            break;
 8003d9a:	e01f      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 54: case 55: case 56: case 57: case 58: case 59:
            // NOTE: G59.x are not supported. (But their int_values would be 60, 61, and 62.)
            word_bit = MODAL_GROUP_G12;
 8003d9c:	2352      	movs	r3, #82	; 0x52
 8003d9e:	18fb      	adds	r3, r7, r3
 8003da0:	2209      	movs	r2, #9
 8003da2:	701a      	strb	r2, [r3, #0]
            gc_block.modal.coord_select = int_value - 54; // Shift to array indexing.
 8003da4:	2346      	movs	r3, #70	; 0x46
 8003da6:	18fb      	adds	r3, r7, r3
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	3b36      	subs	r3, #54	; 0x36
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	4bc3      	ldr	r3, [pc, #780]	; (80040bc <gc_execute_line+0x6dc>)
 8003db0:	71da      	strb	r2, [r3, #7]
            break;
 8003db2:	e013      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 61:
            word_bit = MODAL_GROUP_G13;
 8003db4:	2352      	movs	r3, #82	; 0x52
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	220a      	movs	r2, #10
 8003dba:	701a      	strb	r2, [r3, #0]
            if (mantissa != 0) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G61.1 not supported]
 8003dbc:	2350      	movs	r3, #80	; 0x50
 8003dbe:	18fb      	adds	r3, r7, r3
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <gc_execute_line+0x3fa>
 8003dc6:	2314      	movs	r3, #20
 8003dc8:	f001 fb4f 	bl	800546a <gc_execute_line+0x1a8a>
            // gc_block.modal.control = CONTROL_MODE_EXACT_PATH; // G61
            break;
          default: FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); // [Unsupported G command]
 8003dcc:	2314      	movs	r3, #20
 8003dce:	f001 fb4c 	bl	800546a <gc_execute_line+0x1a8a>
            break;
 8003dd2:	46c0      	nop			; (mov r8, r8)
 8003dd4:	e002      	b.n	8003ddc <gc_execute_line+0x3fc>
            break;
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	e000      	b.n	8003ddc <gc_execute_line+0x3fc>
            break;
 8003dda:	46c0      	nop			; (mov r8, r8)
        }
        if (mantissa > 0) { FAIL(STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER); } // [Unsupported or invalid Gxx.x command]
 8003ddc:	2350      	movs	r3, #80	; 0x50
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	881b      	ldrh	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <gc_execute_line+0x40c>
 8003de6:	2317      	movs	r3, #23
 8003de8:	f001 fb3f 	bl	800546a <gc_execute_line+0x1a8a>
        // Check for more than one command per modal group violations in the current block
        // NOTE: Variable 'word_bit' is always assigned, if the command is valid.
        if ( bit_istrue(command_words,bit(word_bit)) ) { FAIL(STATUS_GCODE_MODAL_GROUP_VIOLATION); }
 8003dec:	2356      	movs	r3, #86	; 0x56
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	2352      	movs	r3, #82	; 0x52
 8003df4:	18fb      	adds	r3, r7, r3
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	411a      	asrs	r2, r3
 8003dfa:	0013      	movs	r3, r2
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	4013      	ands	r3, r2
 8003e00:	d002      	beq.n	8003e08 <gc_execute_line+0x428>
 8003e02:	2315      	movs	r3, #21
 8003e04:	f001 fb31 	bl	800546a <gc_execute_line+0x1a8a>
        command_words |= bit(word_bit);
 8003e08:	2352      	movs	r3, #82	; 0x52
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	409a      	lsls	r2, r3
 8003e12:	0013      	movs	r3, r2
 8003e14:	b21a      	sxth	r2, r3
 8003e16:	2356      	movs	r3, #86	; 0x56
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	5e5b      	ldrsh	r3, [r3, r1]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	b21a      	sxth	r2, r3
 8003e22:	2356      	movs	r3, #86	; 0x56
 8003e24:	18fb      	adds	r3, r7, r3
 8003e26:	801a      	strh	r2, [r3, #0]
 8003e28:	235a      	movs	r3, #90	; 0x5a
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	225a      	movs	r2, #90	; 0x5a
 8003e2e:	18ba      	adds	r2, r7, r2
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	701a      	strb	r2, [r3, #0]
 8003e34:	2359      	movs	r3, #89	; 0x59
 8003e36:	18fb      	adds	r3, r7, r3
 8003e38:	2259      	movs	r2, #89	; 0x59
 8003e3a:	18ba      	adds	r2, r7, r2
 8003e3c:	7812      	ldrb	r2, [r2, #0]
 8003e3e:	701a      	strb	r2, [r3, #0]
 8003e40:	2354      	movs	r3, #84	; 0x54
 8003e42:	18fb      	adds	r3, r7, r3
 8003e44:	2254      	movs	r2, #84	; 0x54
 8003e46:	18ba      	adds	r2, r7, r2
 8003e48:	8812      	ldrh	r2, [r2, #0]
 8003e4a:	801a      	strh	r2, [r3, #0]
        break;
 8003e4c:	e1ae      	b.n	80041ac <gc_execute_line+0x7cc>

      case 'M':

        // Determine 'M' command and its modal group
        if (mantissa > 0) { FAIL(STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER); } // [No Mxx.x commands]
 8003e4e:	2350      	movs	r3, #80	; 0x50
 8003e50:	18fb      	adds	r3, r7, r3
 8003e52:	881b      	ldrh	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d002      	beq.n	8003e5e <gc_execute_line+0x47e>
 8003e58:	2317      	movs	r3, #23
 8003e5a:	f001 fb06 	bl	800546a <gc_execute_line+0x1a8a>
        switch(int_value) {
 8003e5e:	2346      	movs	r3, #70	; 0x46
 8003e60:	18fb      	adds	r3, r7, r3
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b1e      	cmp	r3, #30
 8003e66:	d84c      	bhi.n	8003f02 <gc_execute_line+0x522>
 8003e68:	009a      	lsls	r2, r3, #2
 8003e6a:	4b95      	ldr	r3, [pc, #596]	; (80040c0 <gc_execute_line+0x6e0>)
 8003e6c:	18d3      	adds	r3, r2, r3
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	469f      	mov	pc, r3
          case 0: case 1: case 2: case 30:
            word_bit = MODAL_GROUP_M4;
 8003e72:	2352      	movs	r3, #82	; 0x52
 8003e74:	18fb      	adds	r3, r7, r3
 8003e76:	220b      	movs	r2, #11
 8003e78:	701a      	strb	r2, [r3, #0]
            switch(int_value) {
 8003e7a:	2346      	movs	r3, #70	; 0x46
 8003e7c:	18fb      	adds	r3, r7, r3
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <gc_execute_line+0x4aa>
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d00a      	beq.n	8003e9e <gc_execute_line+0x4be>
 8003e88:	e003      	b.n	8003e92 <gc_execute_line+0x4b2>
              case 0: gc_block.modal.program_flow = PROGRAM_FLOW_PAUSED; break; // Program pause
 8003e8a:	4b8c      	ldr	r3, [pc, #560]	; (80040bc <gc_execute_line+0x6dc>)
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	721a      	strb	r2, [r3, #8]
 8003e90:	e006      	b.n	8003ea0 <gc_execute_line+0x4c0>
              case 1: break; // Optional stop not supported. Ignore.
              default: gc_block.modal.program_flow = int_value; // Program end and reset
 8003e92:	4b8a      	ldr	r3, [pc, #552]	; (80040bc <gc_execute_line+0x6dc>)
 8003e94:	2246      	movs	r2, #70	; 0x46
 8003e96:	18ba      	adds	r2, r7, r2
 8003e98:	7812      	ldrb	r2, [r2, #0]
 8003e9a:	721a      	strb	r2, [r3, #8]
            }
            break;
 8003e9c:	e034      	b.n	8003f08 <gc_execute_line+0x528>
              case 1: break; // Optional stop not supported. Ignore.
 8003e9e:	46c0      	nop			; (mov r8, r8)
            break;
 8003ea0:	e032      	b.n	8003f08 <gc_execute_line+0x528>
					case 3: case 4: case 5:
            word_bit = MODAL_GROUP_M7;
 8003ea2:	2352      	movs	r3, #82	; 0x52
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	220c      	movs	r2, #12
 8003ea8:	701a      	strb	r2, [r3, #0]
            switch(int_value) {
 8003eaa:	2346      	movs	r3, #70	; 0x46
 8003eac:	18fb      	adds	r3, r7, r3
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d008      	beq.n	8003ec6 <gc_execute_line+0x4e6>
 8003eb4:	2b05      	cmp	r3, #5
 8003eb6:	d00a      	beq.n	8003ece <gc_execute_line+0x4ee>
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d000      	beq.n	8003ebe <gc_execute_line+0x4de>
              case 3: gc_block.modal.spindle = SPINDLE_ENABLE_CW; break;
              case 4: gc_block.modal.spindle = SPINDLE_ENABLE_CCW; break;
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
            }
            break;
 8003ebc:	e024      	b.n	8003f08 <gc_execute_line+0x528>
              case 3: gc_block.modal.spindle = SPINDLE_ENABLE_CW; break;
 8003ebe:	4b7f      	ldr	r3, [pc, #508]	; (80040bc <gc_execute_line+0x6dc>)
 8003ec0:	2210      	movs	r2, #16
 8003ec2:	729a      	strb	r2, [r3, #10]
 8003ec4:	e007      	b.n	8003ed6 <gc_execute_line+0x4f6>
              case 4: gc_block.modal.spindle = SPINDLE_ENABLE_CCW; break;
 8003ec6:	4b7d      	ldr	r3, [pc, #500]	; (80040bc <gc_execute_line+0x6dc>)
 8003ec8:	2220      	movs	r2, #32
 8003eca:	729a      	strb	r2, [r3, #10]
 8003ecc:	e003      	b.n	8003ed6 <gc_execute_line+0x4f6>
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
 8003ece:	4b7b      	ldr	r3, [pc, #492]	; (80040bc <gc_execute_line+0x6dc>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	729a      	strb	r2, [r3, #10]
 8003ed4:	46c0      	nop			; (mov r8, r8)
            break;
 8003ed6:	e017      	b.n	8003f08 <gc_execute_line+0x528>
          #ifdef ENABLE_M7
            case 7: case 8: case 9:
          #else
            case 8: case 9:
          #endif
            word_bit = MODAL_GROUP_M8;
 8003ed8:	2352      	movs	r3, #82	; 0x52
 8003eda:	18fb      	adds	r3, r7, r3
 8003edc:	220d      	movs	r2, #13
 8003ede:	701a      	strb	r2, [r3, #0]
            switch(int_value) {
 8003ee0:	2346      	movs	r3, #70	; 0x46
 8003ee2:	18fb      	adds	r3, r7, r3
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d002      	beq.n	8003ef0 <gc_execute_line+0x510>
 8003eea:	2b09      	cmp	r3, #9
 8003eec:	d004      	beq.n	8003ef8 <gc_execute_line+0x518>
                case 7: gc_block.modal.coolant = COOLANT_MIST_ENABLE; break;
              #endif
              case 8: gc_block.modal.coolant = COOLANT_FLOOD_ENABLE; break;
              case 9: gc_block.modal.coolant = COOLANT_DISABLE; break;
            }
            break;
 8003eee:	e00b      	b.n	8003f08 <gc_execute_line+0x528>
              case 8: gc_block.modal.coolant = COOLANT_FLOOD_ENABLE; break;
 8003ef0:	4b72      	ldr	r3, [pc, #456]	; (80040bc <gc_execute_line+0x6dc>)
 8003ef2:	2240      	movs	r2, #64	; 0x40
 8003ef4:	725a      	strb	r2, [r3, #9]
 8003ef6:	e003      	b.n	8003f00 <gc_execute_line+0x520>
              case 9: gc_block.modal.coolant = COOLANT_DISABLE; break;
 8003ef8:	4b70      	ldr	r3, [pc, #448]	; (80040bc <gc_execute_line+0x6dc>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	725a      	strb	r2, [r3, #9]
 8003efe:	46c0      	nop			; (mov r8, r8)
            break;
 8003f00:	e002      	b.n	8003f08 <gc_execute_line+0x528>
						case 56:
							word_bit = MODAL_GROUP_M9;
							gc_block.modal.override = OVERRIDE_PARKING_MOTION;
							break;
					#endif
          default: FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); // [Unsupported M command]
 8003f02:	2314      	movs	r3, #20
 8003f04:	f001 fab1 	bl	800546a <gc_execute_line+0x1a8a>
        }

        // Check for more than one command per modal group violations in the current block
        // NOTE: Variable 'word_bit' is always assigned, if the command is valid.
        if ( bit_istrue(command_words,bit(word_bit)) ) { FAIL(STATUS_GCODE_MODAL_GROUP_VIOLATION); }
 8003f08:	2356      	movs	r3, #86	; 0x56
 8003f0a:	18fb      	adds	r3, r7, r3
 8003f0c:	881a      	ldrh	r2, [r3, #0]
 8003f0e:	2352      	movs	r3, #82	; 0x52
 8003f10:	18fb      	adds	r3, r7, r3
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	411a      	asrs	r2, r3
 8003f16:	0013      	movs	r3, r2
 8003f18:	2201      	movs	r2, #1
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d002      	beq.n	8003f24 <gc_execute_line+0x544>
 8003f1e:	2315      	movs	r3, #21
 8003f20:	f001 faa3 	bl	800546a <gc_execute_line+0x1a8a>
        command_words |= bit(word_bit);
 8003f24:	2352      	movs	r3, #82	; 0x52
 8003f26:	18fb      	adds	r3, r7, r3
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	409a      	lsls	r2, r3
 8003f2e:	0013      	movs	r3, r2
 8003f30:	b21a      	sxth	r2, r3
 8003f32:	2356      	movs	r3, #86	; 0x56
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	2100      	movs	r1, #0
 8003f38:	5e5b      	ldrsh	r3, [r3, r1]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	b21a      	sxth	r2, r3
 8003f3e:	2356      	movs	r3, #86	; 0x56
 8003f40:	18fb      	adds	r3, r7, r3
 8003f42:	801a      	strh	r2, [r3, #0]
 8003f44:	235f      	movs	r3, #95	; 0x5f
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	225f      	movs	r2, #95	; 0x5f
 8003f4a:	18ba      	adds	r2, r7, r2
 8003f4c:	7812      	ldrb	r2, [r2, #0]
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	235a      	movs	r3, #90	; 0x5a
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	225a      	movs	r2, #90	; 0x5a
 8003f56:	18ba      	adds	r2, r7, r2
 8003f58:	7812      	ldrb	r2, [r2, #0]
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	2359      	movs	r3, #89	; 0x59
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	2259      	movs	r2, #89	; 0x59
 8003f62:	18ba      	adds	r2, r7, r2
 8003f64:	7812      	ldrb	r2, [r2, #0]
 8003f66:	701a      	strb	r2, [r3, #0]
 8003f68:	2354      	movs	r3, #84	; 0x54
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	2254      	movs	r2, #84	; 0x54
 8003f6e:	18ba      	adds	r2, r7, r2
 8003f70:	8812      	ldrh	r2, [r2, #0]
 8003f72:	801a      	strh	r2, [r3, #0]
        break;
 8003f74:	e11a      	b.n	80041ac <gc_execute_line+0x7cc>
      default:

        /* Non-Command Words: This initial parsing phase only checks for repeats of the remaining
           legal g-code words and stores their value. Error-checking is performed later since some
           words (I,J,K,L,P,R) have multiple connotations and/or depend on the issued commands. */
        switch(letter){
 8003f76:	2345      	movs	r3, #69	; 0x45
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	3b41      	subs	r3, #65	; 0x41
 8003f7e:	2b19      	cmp	r3, #25
 8003f80:	d900      	bls.n	8003f84 <gc_execute_line+0x5a4>
 8003f82:	e0d3      	b.n	800412c <gc_execute_line+0x74c>
 8003f84:	009a      	lsls	r2, r3, #2
 8003f86:	4b4f      	ldr	r3, [pc, #316]	; (80040c4 <gc_execute_line+0x6e4>)
 8003f88:	18d3      	adds	r3, r2, r3
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	469f      	mov	pc, r3
          // case 'A': // Not supported
#ifdef A_AXIS
          case 'A': word_bit = WORD_A; gc_block.values.xyz[A_AXIS] = value; axis_words |= (1<<A_AXIS); break;
 8003f8e:	2352      	movs	r3, #82	; 0x52
 8003f90:	18fb      	adds	r3, r7, r3
 8003f92:	220d      	movs	r2, #13
 8003f94:	701a      	strb	r2, [r3, #0]
 8003f96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f98:	4b48      	ldr	r3, [pc, #288]	; (80040bc <gc_execute_line+0x6dc>)
 8003f9a:	641a      	str	r2, [r3, #64]	; 0x40
 8003f9c:	235a      	movs	r3, #90	; 0x5a
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	225a      	movs	r2, #90	; 0x5a
 8003fa2:	18ba      	adds	r2, r7, r2
 8003fa4:	7812      	ldrb	r2, [r2, #0]
 8003fa6:	2108      	movs	r1, #8
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	701a      	strb	r2, [r3, #0]
 8003fac:	e0c1      	b.n	8004132 <gc_execute_line+0x752>
#endif
          // case 'B': // Not supported
          // case 'C': // Not supported
          // case 'D': // Not supported
          case 'F': word_bit = WORD_F; gc_block.values.f = value; break;
 8003fae:	2352      	movs	r3, #82	; 0x52
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	701a      	strb	r2, [r3, #0]
 8003fb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fb8:	4b40      	ldr	r3, [pc, #256]	; (80040bc <gc_execute_line+0x6dc>)
 8003fba:	60da      	str	r2, [r3, #12]
 8003fbc:	e0b9      	b.n	8004132 <gc_execute_line+0x752>
          // case 'H': // Not supported
          case 'I': word_bit = WORD_I; gc_block.values.ijk[X_AXIS] = value; ijk_words |= (1<<X_AXIS); break;
 8003fbe:	2352      	movs	r3, #82	; 0x52
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	701a      	strb	r2, [r3, #0]
 8003fc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fc8:	4b3c      	ldr	r3, [pc, #240]	; (80040bc <gc_execute_line+0x6dc>)
 8003fca:	611a      	str	r2, [r3, #16]
 8003fcc:	2359      	movs	r3, #89	; 0x59
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	2259      	movs	r2, #89	; 0x59
 8003fd2:	18ba      	adds	r2, r7, r2
 8003fd4:	7812      	ldrb	r2, [r2, #0]
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	701a      	strb	r2, [r3, #0]
 8003fdc:	e0a9      	b.n	8004132 <gc_execute_line+0x752>
          case 'J': word_bit = WORD_J; gc_block.values.ijk[Y_AXIS] = value; ijk_words |= (1<<Y_AXIS); break;
 8003fde:	2352      	movs	r3, #82	; 0x52
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fe8:	4b34      	ldr	r3, [pc, #208]	; (80040bc <gc_execute_line+0x6dc>)
 8003fea:	615a      	str	r2, [r3, #20]
 8003fec:	2359      	movs	r3, #89	; 0x59
 8003fee:	18fb      	adds	r3, r7, r3
 8003ff0:	2259      	movs	r2, #89	; 0x59
 8003ff2:	18ba      	adds	r2, r7, r2
 8003ff4:	7812      	ldrb	r2, [r2, #0]
 8003ff6:	2102      	movs	r1, #2
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	701a      	strb	r2, [r3, #0]
 8003ffc:	e099      	b.n	8004132 <gc_execute_line+0x752>
          case 'K': word_bit = WORD_K; gc_block.values.ijk[Z_AXIS] = value; ijk_words |= (1<<Z_AXIS); break;
 8003ffe:	2352      	movs	r3, #82	; 0x52
 8004000:	18fb      	adds	r3, r7, r3
 8004002:	2203      	movs	r2, #3
 8004004:	701a      	strb	r2, [r3, #0]
 8004006:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004008:	4b2c      	ldr	r3, [pc, #176]	; (80040bc <gc_execute_line+0x6dc>)
 800400a:	619a      	str	r2, [r3, #24]
 800400c:	2359      	movs	r3, #89	; 0x59
 800400e:	18fb      	adds	r3, r7, r3
 8004010:	2259      	movs	r2, #89	; 0x59
 8004012:	18ba      	adds	r2, r7, r2
 8004014:	7812      	ldrb	r2, [r2, #0]
 8004016:	2104      	movs	r1, #4
 8004018:	430a      	orrs	r2, r1
 800401a:	701a      	strb	r2, [r3, #0]
 800401c:	e089      	b.n	8004132 <gc_execute_line+0x752>
          case 'L': word_bit = WORD_L; gc_block.values.l = int_value; break;
 800401e:	2352      	movs	r3, #82	; 0x52
 8004020:	18fb      	adds	r3, r7, r3
 8004022:	2204      	movs	r2, #4
 8004024:	701a      	strb	r2, [r3, #0]
 8004026:	4b25      	ldr	r3, [pc, #148]	; (80040bc <gc_execute_line+0x6dc>)
 8004028:	2246      	movs	r2, #70	; 0x46
 800402a:	18ba      	adds	r2, r7, r2
 800402c:	7812      	ldrb	r2, [r2, #0]
 800402e:	771a      	strb	r2, [r3, #28]
 8004030:	e07f      	b.n	8004132 <gc_execute_line+0x752>
          case 'N': word_bit = WORD_N; gc_block.values.n = trunc(value); break;
 8004032:	2352      	movs	r3, #82	; 0x52
 8004034:	18fb      	adds	r3, r7, r3
 8004036:	2205      	movs	r2, #5
 8004038:	701a      	strb	r2, [r3, #0]
 800403a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800403c:	1c18      	adds	r0, r3, #0
 800403e:	f7fe fb41 	bl	80026c4 <__aeabi_f2d>
 8004042:	0003      	movs	r3, r0
 8004044:	000c      	movs	r4, r1
 8004046:	0018      	movs	r0, r3
 8004048:	0021      	movs	r1, r4
 800404a:	f008 fb11 	bl	800c670 <trunc>
 800404e:	0003      	movs	r3, r0
 8004050:	000c      	movs	r4, r1
 8004052:	0018      	movs	r0, r3
 8004054:	0021      	movs	r1, r4
 8004056:	f7fe fb01 	bl	800265c <__aeabi_d2iz>
 800405a:	0002      	movs	r2, r0
 800405c:	4b17      	ldr	r3, [pc, #92]	; (80040bc <gc_execute_line+0x6dc>)
 800405e:	621a      	str	r2, [r3, #32]
 8004060:	e067      	b.n	8004132 <gc_execute_line+0x752>
          case 'P': word_bit = WORD_P; gc_block.values.p = value; break;
 8004062:	2352      	movs	r3, #82	; 0x52
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	2206      	movs	r2, #6
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800406c:	4b13      	ldr	r3, [pc, #76]	; (80040bc <gc_execute_line+0x6dc>)
 800406e:	625a      	str	r2, [r3, #36]	; 0x24
 8004070:	e05f      	b.n	8004132 <gc_execute_line+0x752>
          // NOTE: For certain commands, P value must be an integer, but none of these commands are supported.
          // case 'Q': // Not supported
          case 'R': word_bit = WORD_R; gc_block.values.r = value; break;
 8004072:	2352      	movs	r3, #82	; 0x52
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	2207      	movs	r2, #7
 8004078:	701a      	strb	r2, [r3, #0]
 800407a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800407c:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <gc_execute_line+0x6dc>)
 800407e:	629a      	str	r2, [r3, #40]	; 0x28
 8004080:	e057      	b.n	8004132 <gc_execute_line+0x752>
          case 'S': word_bit = WORD_S; gc_block.values.s = value; break;
 8004082:	2352      	movs	r3, #82	; 0x52
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	2208      	movs	r2, #8
 8004088:	701a      	strb	r2, [r3, #0]
 800408a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800408c:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <gc_execute_line+0x6dc>)
 800408e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004090:	e04f      	b.n	8004132 <gc_execute_line+0x752>
          case 'T': word_bit = WORD_T; 
 8004092:	2352      	movs	r3, #82	; 0x52
 8004094:	18fb      	adds	r3, r7, r3
 8004096:	2209      	movs	r2, #9
 8004098:	701a      	strb	r2, [r3, #0]
					  if (value > MAX_TOOL_NUMBER) { FAIL(STATUS_GCODE_MAX_VALUE_EXCEEDED); }
 800409a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409c:	490a      	ldr	r1, [pc, #40]	; (80040c8 <gc_execute_line+0x6e8>)
 800409e:	1c18      	adds	r0, r3, #0
 80040a0:	f7fc f92c 	bl	80002fc <__aeabi_fcmpgt>
 80040a4:	1e03      	subs	r3, r0, #0
 80040a6:	d002      	beq.n	80040ae <gc_execute_line+0x6ce>
 80040a8:	2326      	movs	r3, #38	; 0x26
 80040aa:	f001 f9de 	bl	800546a <gc_execute_line+0x1a8a>
            gc_block.values.t = int_value;
 80040ae:	4b03      	ldr	r3, [pc, #12]	; (80040bc <gc_execute_line+0x6dc>)
 80040b0:	2246      	movs	r2, #70	; 0x46
 80040b2:	18ba      	adds	r2, r7, r2
 80040b4:	2130      	movs	r1, #48	; 0x30
 80040b6:	7812      	ldrb	r2, [r2, #0]
 80040b8:	545a      	strb	r2, [r3, r1]
						break;
 80040ba:	e03a      	b.n	8004132 <gc_execute_line+0x752>
 80040bc:	20000a14 	.word	0x20000a14
 80040c0:	0800dd60 	.word	0x0800dd60
 80040c4:	0800dddc 	.word	0x0800dddc
 80040c8:	437f0000 	.word	0x437f0000
          case 'X': word_bit = WORD_X; gc_block.values.xyz[X_AXIS] = value; axis_words |= (1<<X_AXIS); break;
 80040cc:	2352      	movs	r3, #82	; 0x52
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	220a      	movs	r2, #10
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040d6:	4bc9      	ldr	r3, [pc, #804]	; (80043fc <gc_execute_line+0xa1c>)
 80040d8:	635a      	str	r2, [r3, #52]	; 0x34
 80040da:	235a      	movs	r3, #90	; 0x5a
 80040dc:	18fb      	adds	r3, r7, r3
 80040de:	225a      	movs	r2, #90	; 0x5a
 80040e0:	18ba      	adds	r2, r7, r2
 80040e2:	7812      	ldrb	r2, [r2, #0]
 80040e4:	2101      	movs	r1, #1
 80040e6:	430a      	orrs	r2, r1
 80040e8:	701a      	strb	r2, [r3, #0]
 80040ea:	e022      	b.n	8004132 <gc_execute_line+0x752>
          case 'Y': word_bit = WORD_Y; gc_block.values.xyz[Y_AXIS] = value; axis_words |= (1<<Y_AXIS); break;
 80040ec:	2352      	movs	r3, #82	; 0x52
 80040ee:	18fb      	adds	r3, r7, r3
 80040f0:	220b      	movs	r2, #11
 80040f2:	701a      	strb	r2, [r3, #0]
 80040f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040f6:	4bc1      	ldr	r3, [pc, #772]	; (80043fc <gc_execute_line+0xa1c>)
 80040f8:	639a      	str	r2, [r3, #56]	; 0x38
 80040fa:	235a      	movs	r3, #90	; 0x5a
 80040fc:	18fb      	adds	r3, r7, r3
 80040fe:	225a      	movs	r2, #90	; 0x5a
 8004100:	18ba      	adds	r2, r7, r2
 8004102:	7812      	ldrb	r2, [r2, #0]
 8004104:	2102      	movs	r1, #2
 8004106:	430a      	orrs	r2, r1
 8004108:	701a      	strb	r2, [r3, #0]
 800410a:	e012      	b.n	8004132 <gc_execute_line+0x752>
          case 'Z': word_bit = WORD_Z; gc_block.values.xyz[Z_AXIS] = value; axis_words |= (1<<Z_AXIS); break;
 800410c:	2352      	movs	r3, #82	; 0x52
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	220c      	movs	r2, #12
 8004112:	701a      	strb	r2, [r3, #0]
 8004114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004116:	4bb9      	ldr	r3, [pc, #740]	; (80043fc <gc_execute_line+0xa1c>)
 8004118:	63da      	str	r2, [r3, #60]	; 0x3c
 800411a:	235a      	movs	r3, #90	; 0x5a
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	225a      	movs	r2, #90	; 0x5a
 8004120:	18ba      	adds	r2, r7, r2
 8004122:	7812      	ldrb	r2, [r2, #0]
 8004124:	2104      	movs	r1, #4
 8004126:	430a      	orrs	r2, r1
 8004128:	701a      	strb	r2, [r3, #0]
 800412a:	e002      	b.n	8004132 <gc_execute_line+0x752>
          default: FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND);
 800412c:	2314      	movs	r3, #20
 800412e:	f001 f99c 	bl	800546a <gc_execute_line+0x1a8a>
        }

        // NOTE: Variable 'word_bit' is always assigned, if the non-command letter is valid.
        if (bit_istrue(value_words,bit(word_bit))) { FAIL(STATUS_GCODE_WORD_REPEATED); } // [Word repeated]
 8004132:	2354      	movs	r3, #84	; 0x54
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	881a      	ldrh	r2, [r3, #0]
 8004138:	2352      	movs	r3, #82	; 0x52
 800413a:	18fb      	adds	r3, r7, r3
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	411a      	asrs	r2, r3
 8004140:	0013      	movs	r3, r2
 8004142:	2201      	movs	r2, #1
 8004144:	4013      	ands	r3, r2
 8004146:	d002      	beq.n	800414e <gc_execute_line+0x76e>
 8004148:	2319      	movs	r3, #25
 800414a:	f001 f98e 	bl	800546a <gc_execute_line+0x1a8a>
        // Check for invalid negative values for words F, N, P, T, and S.
        // NOTE: Negative value check is done here simply for code-efficiency.
        if ( bit(word_bit) & (bit(WORD_F)|bit(WORD_N)|bit(WORD_P)|bit(WORD_T)|bit(WORD_S)) ) {
 800414e:	2352      	movs	r3, #82	; 0x52
 8004150:	18fb      	adds	r3, r7, r3
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	4aaa      	ldr	r2, [pc, #680]	; (8004400 <gc_execute_line+0xa20>)
 8004156:	411a      	asrs	r2, r3
 8004158:	0013      	movs	r3, r2
 800415a:	2201      	movs	r2, #1
 800415c:	4013      	ands	r3, r2
 800415e:	d009      	beq.n	8004174 <gc_execute_line+0x794>
          if (value < 0.0) { FAIL(STATUS_NEGATIVE_VALUE); } // [Word value cannot be negative]
 8004160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004162:	2100      	movs	r1, #0
 8004164:	1c18      	adds	r0, r3, #0
 8004166:	f7fc f8b5 	bl	80002d4 <__aeabi_fcmplt>
 800416a:	1e03      	subs	r3, r0, #0
 800416c:	d002      	beq.n	8004174 <gc_execute_line+0x794>
 800416e:	2304      	movs	r3, #4
 8004170:	f001 f97b 	bl	800546a <gc_execute_line+0x1a8a>
        }
        value_words |= bit(word_bit); // Flag to indicate parameter assigned.
 8004174:	2352      	movs	r3, #82	; 0x52
 8004176:	18fb      	adds	r3, r7, r3
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2201      	movs	r2, #1
 800417c:	409a      	lsls	r2, r3
 800417e:	0013      	movs	r3, r2
 8004180:	b21a      	sxth	r2, r3
 8004182:	2354      	movs	r3, #84	; 0x54
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	2100      	movs	r1, #0
 8004188:	5e5b      	ldrsh	r3, [r3, r1]
 800418a:	4313      	orrs	r3, r2
 800418c:	b21a      	sxth	r2, r3
 800418e:	2354      	movs	r3, #84	; 0x54
 8004190:	18fb      	adds	r3, r7, r3
 8004192:	801a      	strh	r2, [r3, #0]
 8004194:	235f      	movs	r3, #95	; 0x5f
 8004196:	18fb      	adds	r3, r7, r3
 8004198:	225f      	movs	r2, #95	; 0x5f
 800419a:	18ba      	adds	r2, r7, r2
 800419c:	7812      	ldrb	r2, [r2, #0]
 800419e:	701a      	strb	r2, [r3, #0]
 80041a0:	2356      	movs	r3, #86	; 0x56
 80041a2:	18fb      	adds	r3, r7, r3
 80041a4:	2256      	movs	r2, #86	; 0x56
 80041a6:	18ba      	adds	r2, r7, r2
 80041a8:	8812      	ldrh	r2, [r2, #0]
 80041aa:	801a      	strh	r2, [r3, #0]
  while (line[char_counter] != 0) { // Loop until no more g-code words in line.
 80041ac:	232e      	movs	r3, #46	; 0x2e
 80041ae:	18fb      	adds	r3, r7, r3
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	001a      	movs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	189b      	adds	r3, r3, r2
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d000      	beq.n	80041c0 <gc_execute_line+0x7e0>
 80041be:	e469      	b.n	8003a94 <gc_execute_line+0xb4>

  // [0. Non-specific/common error-checks and miscellaneous setup]:

  // Determine implicit axis command conditions. Axis words have been passed, but no explicit axis
  // command has been sent. If so, set axis command to current motion mode.
  if (axis_words) {
 80041c0:	235a      	movs	r3, #90	; 0x5a
 80041c2:	18fb      	adds	r3, r7, r3
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d008      	beq.n	80041dc <gc_execute_line+0x7fc>
    if (!axis_command) { axis_command = AXIS_COMMAND_MOTION_MODE; } // Assign implicit motion-mode
 80041ca:	235f      	movs	r3, #95	; 0x5f
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d103      	bne.n	80041dc <gc_execute_line+0x7fc>
 80041d4:	235f      	movs	r3, #95	; 0x5f
 80041d6:	18fb      	adds	r3, r7, r3
 80041d8:	2202      	movs	r2, #2
 80041da:	701a      	strb	r2, [r3, #0]
  }

  // Check for valid line number N value.
  if (bit_istrue(value_words,bit(WORD_N))) {
 80041dc:	2354      	movs	r3, #84	; 0x54
 80041de:	18fb      	adds	r3, r7, r3
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	2220      	movs	r2, #32
 80041e4:	4013      	ands	r3, r2
 80041e6:	d007      	beq.n	80041f8 <gc_execute_line+0x818>
    // Line number value cannot be less than zero (done) or greater than max line number.
    if (gc_block.values.n > MAX_LINE_NUMBER) { FAIL(STATUS_GCODE_INVALID_LINE_NUMBER); } // [Exceeds max line number]
 80041e8:	4b84      	ldr	r3, [pc, #528]	; (80043fc <gc_execute_line+0xa1c>)
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	4a85      	ldr	r2, [pc, #532]	; (8004404 <gc_execute_line+0xa24>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	dd02      	ble.n	80041f8 <gc_execute_line+0x818>
 80041f2:	231b      	movs	r3, #27
 80041f4:	f001 f939 	bl	800546a <gc_execute_line+0x1a8a>
  // [1. Comments ]: MSG's NOT SUPPORTED. Comment handling performed by protocol.

  // [2. Set feed rate mode ]: G93 F word missing with G1,G2/3 active, implicitly or explicitly. Feed rate
  //   is not defined after switching to G94 from G93.
  // NOTE: For jogging, ignore prior feed rate mode. Enforce G94 and check for required F word.
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) {
 80041f8:	2353      	movs	r3, #83	; 0x53
 80041fa:	18fb      	adds	r3, r7, r3
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2201      	movs	r2, #1
 8004200:	4013      	ands	r3, r2
 8004202:	d017      	beq.n	8004234 <gc_execute_line+0x854>
    if (bit_isfalse(value_words,bit(WORD_F))) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); }
 8004204:	2354      	movs	r3, #84	; 0x54
 8004206:	18fb      	adds	r3, r7, r3
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	2201      	movs	r2, #1
 800420c:	4013      	ands	r3, r2
 800420e:	d102      	bne.n	8004216 <gc_execute_line+0x836>
 8004210:	2316      	movs	r3, #22
 8004212:	f001 f92a 	bl	800546a <gc_execute_line+0x1a8a>
    if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.f *= MM_PER_INCH; }
 8004216:	4b79      	ldr	r3, [pc, #484]	; (80043fc <gc_execute_line+0xa1c>)
 8004218:	78db      	ldrb	r3, [r3, #3]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d141      	bne.n	80042a2 <gc_execute_line+0x8c2>
 800421e:	4b77      	ldr	r3, [pc, #476]	; (80043fc <gc_execute_line+0xa1c>)
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	4979      	ldr	r1, [pc, #484]	; (8004408 <gc_execute_line+0xa28>)
 8004224:	1c18      	adds	r0, r3, #0
 8004226:	f7fc fc35 	bl	8000a94 <__aeabi_fmul>
 800422a:	1c03      	adds	r3, r0, #0
 800422c:	1c1a      	adds	r2, r3, #0
 800422e:	4b73      	ldr	r3, [pc, #460]	; (80043fc <gc_execute_line+0xa1c>)
 8004230:	60da      	str	r2, [r3, #12]
 8004232:	e036      	b.n	80042a2 <gc_execute_line+0x8c2>
  } else {
    if (gc_block.modal.feed_rate == FEED_RATE_MODE_INVERSE_TIME) { // = G93
 8004234:	4b71      	ldr	r3, [pc, #452]	; (80043fc <gc_execute_line+0xa1c>)
 8004236:	789b      	ldrb	r3, [r3, #2]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d115      	bne.n	8004268 <gc_execute_line+0x888>
      // NOTE: G38 can also operate in inverse time, but is undefined as an error. Missing F word check added here.
      if (axis_command == AXIS_COMMAND_MOTION_MODE) {
 800423c:	235f      	movs	r3, #95	; 0x5f
 800423e:	18fb      	adds	r3, r7, r3
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	2b02      	cmp	r3, #2
 8004244:	d12d      	bne.n	80042a2 <gc_execute_line+0x8c2>
				if ((gc_block.modal.motion != MOTION_MODE_NONE) && (gc_block.modal.motion != MOTION_MODE_SEEK)) {
 8004246:	4b6d      	ldr	r3, [pc, #436]	; (80043fc <gc_execute_line+0xa1c>)
 8004248:	785b      	ldrb	r3, [r3, #1]
 800424a:	2b50      	cmp	r3, #80	; 0x50
 800424c:	d029      	beq.n	80042a2 <gc_execute_line+0x8c2>
 800424e:	4b6b      	ldr	r3, [pc, #428]	; (80043fc <gc_execute_line+0xa1c>)
 8004250:	785b      	ldrb	r3, [r3, #1]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d025      	beq.n	80042a2 <gc_execute_line+0x8c2>
					if (bit_isfalse(value_words,bit(WORD_F))) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [F word missing]
 8004256:	2354      	movs	r3, #84	; 0x54
 8004258:	18fb      	adds	r3, r7, r3
 800425a:	881b      	ldrh	r3, [r3, #0]
 800425c:	2201      	movs	r2, #1
 800425e:	4013      	ands	r3, r2
 8004260:	d11f      	bne.n	80042a2 <gc_execute_line+0x8c2>
 8004262:	2316      	movs	r3, #22
 8004264:	f001 f901 	bl	800546a <gc_execute_line+0x1a8a>
      // value in the block. If no F word is passed with a motion command that requires a feed rate, this will error
      // out in the motion modes error-checking. However, if no F word is passed with NO motion command that requires
      // a feed rate, we simply move on and the state feed rate value gets updated to zero and remains undefined.
    } else { // = G94
      // - In units per mm mode: If F word passed, ensure value is in mm/min, otherwise push last state value.
      if (gc_state.modal.feed_rate == FEED_RATE_MODE_UNITS_PER_MIN) { // Last state is also G94
 8004268:	4b68      	ldr	r3, [pc, #416]	; (800440c <gc_execute_line+0xa2c>)
 800426a:	785b      	ldrb	r3, [r3, #1]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d118      	bne.n	80042a2 <gc_execute_line+0x8c2>
        if (bit_istrue(value_words,bit(WORD_F))) {
 8004270:	2354      	movs	r3, #84	; 0x54
 8004272:	18fb      	adds	r3, r7, r3
 8004274:	881b      	ldrh	r3, [r3, #0]
 8004276:	2201      	movs	r2, #1
 8004278:	4013      	ands	r3, r2
 800427a:	d00e      	beq.n	800429a <gc_execute_line+0x8ba>
          if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.f *= MM_PER_INCH; }
 800427c:	4b5f      	ldr	r3, [pc, #380]	; (80043fc <gc_execute_line+0xa1c>)
 800427e:	78db      	ldrb	r3, [r3, #3]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d10e      	bne.n	80042a2 <gc_execute_line+0x8c2>
 8004284:	4b5d      	ldr	r3, [pc, #372]	; (80043fc <gc_execute_line+0xa1c>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	495f      	ldr	r1, [pc, #380]	; (8004408 <gc_execute_line+0xa28>)
 800428a:	1c18      	adds	r0, r3, #0
 800428c:	f7fc fc02 	bl	8000a94 <__aeabi_fmul>
 8004290:	1c03      	adds	r3, r0, #0
 8004292:	1c1a      	adds	r2, r3, #0
 8004294:	4b59      	ldr	r3, [pc, #356]	; (80043fc <gc_execute_line+0xa1c>)
 8004296:	60da      	str	r2, [r3, #12]
 8004298:	e003      	b.n	80042a2 <gc_execute_line+0x8c2>
        } else {
          gc_block.values.f = gc_state.feed_rate; // Push last state feed rate
 800429a:	4b5c      	ldr	r3, [pc, #368]	; (800440c <gc_execute_line+0xa2c>)
 800429c:	691a      	ldr	r2, [r3, #16]
 800429e:	4b57      	ldr	r3, [pc, #348]	; (80043fc <gc_execute_line+0xa1c>)
 80042a0:	60da      	str	r2, [r3, #12]
    }
  }
  // bit_false(value_words,bit(WORD_F)); // NOTE: Single-meaning value word. Set at end of error-checking.

  // [4. Set spindle speed ]: S is negative (done.)
  if (bit_isfalse(value_words,bit(WORD_S))) { gc_block.values.s = gc_state.spindle_speed; }
 80042a2:	2354      	movs	r3, #84	; 0x54
 80042a4:	18fb      	adds	r3, r7, r3
 80042a6:	881a      	ldrh	r2, [r3, #0]
 80042a8:	2380      	movs	r3, #128	; 0x80
 80042aa:	005b      	lsls	r3, r3, #1
 80042ac:	4013      	ands	r3, r2
 80042ae:	d103      	bne.n	80042b8 <gc_execute_line+0x8d8>
 80042b0:	4b56      	ldr	r3, [pc, #344]	; (800440c <gc_execute_line+0xa2c>)
 80042b2:	68da      	ldr	r2, [r3, #12]
 80042b4:	4b51      	ldr	r3, [pc, #324]	; (80043fc <gc_execute_line+0xa1c>)
 80042b6:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	#endif

  // [10. Dwell ]: P value missing. P is negative (done.) NOTE: See below.
  if (gc_block.non_modal_command == NON_MODAL_DWELL) {
 80042b8:	4b50      	ldr	r3, [pc, #320]	; (80043fc <gc_execute_line+0xa1c>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d110      	bne.n	80042e2 <gc_execute_line+0x902>
    if (bit_isfalse(value_words,bit(WORD_P))) { FAIL(STATUS_GCODE_VALUE_WORD_MISSING); } // [P word missing]
 80042c0:	2354      	movs	r3, #84	; 0x54
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	2240      	movs	r2, #64	; 0x40
 80042c8:	4013      	ands	r3, r2
 80042ca:	d102      	bne.n	80042d2 <gc_execute_line+0x8f2>
 80042cc:	231c      	movs	r3, #28
 80042ce:	f001 f8cc 	bl	800546a <gc_execute_line+0x1a8a>
    bit_false(value_words,bit(WORD_P));
 80042d2:	2354      	movs	r3, #84	; 0x54
 80042d4:	18fb      	adds	r3, r7, r3
 80042d6:	2254      	movs	r2, #84	; 0x54
 80042d8:	18ba      	adds	r2, r7, r2
 80042da:	8812      	ldrh	r2, [r2, #0]
 80042dc:	2140      	movs	r1, #64	; 0x40
 80042de:	438a      	bics	r2, r1
 80042e0:	801a      	strh	r2, [r3, #0]
  }

  // [11. Set active plane ]: N/A
  switch (gc_block.modal.plane_select) {
 80042e2:	4b46      	ldr	r3, [pc, #280]	; (80043fc <gc_execute_line+0xa1c>)
 80042e4:	795b      	ldrb	r3, [r3, #5]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d002      	beq.n	80042f0 <gc_execute_line+0x910>
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d00d      	beq.n	800430a <gc_execute_line+0x92a>
 80042ee:	e019      	b.n	8004324 <gc_execute_line+0x944>
    case PLANE_SELECT_XY:
      axis_0 = X_AXIS;
 80042f0:	235e      	movs	r3, #94	; 0x5e
 80042f2:	18fb      	adds	r3, r7, r3
 80042f4:	2200      	movs	r2, #0
 80042f6:	701a      	strb	r2, [r3, #0]
      axis_1 = Y_AXIS;
 80042f8:	235d      	movs	r3, #93	; 0x5d
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	2201      	movs	r2, #1
 80042fe:	701a      	strb	r2, [r3, #0]
      axis_linear = Z_AXIS;
 8004300:	235c      	movs	r3, #92	; 0x5c
 8004302:	18fb      	adds	r3, r7, r3
 8004304:	2202      	movs	r2, #2
 8004306:	701a      	strb	r2, [r3, #0]
      break;
 8004308:	e018      	b.n	800433c <gc_execute_line+0x95c>
    case PLANE_SELECT_ZX:
      axis_0 = Z_AXIS;
 800430a:	235e      	movs	r3, #94	; 0x5e
 800430c:	18fb      	adds	r3, r7, r3
 800430e:	2202      	movs	r2, #2
 8004310:	701a      	strb	r2, [r3, #0]
      axis_1 = X_AXIS;
 8004312:	235d      	movs	r3, #93	; 0x5d
 8004314:	18fb      	adds	r3, r7, r3
 8004316:	2200      	movs	r2, #0
 8004318:	701a      	strb	r2, [r3, #0]
      axis_linear = Y_AXIS;
 800431a:	235c      	movs	r3, #92	; 0x5c
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	2201      	movs	r2, #1
 8004320:	701a      	strb	r2, [r3, #0]
      break;
 8004322:	e00b      	b.n	800433c <gc_execute_line+0x95c>
    default: // case PLANE_SELECT_YZ:
      axis_0 = Y_AXIS;
 8004324:	235e      	movs	r3, #94	; 0x5e
 8004326:	18fb      	adds	r3, r7, r3
 8004328:	2201      	movs	r2, #1
 800432a:	701a      	strb	r2, [r3, #0]
      axis_1 = Z_AXIS;
 800432c:	235d      	movs	r3, #93	; 0x5d
 800432e:	18fb      	adds	r3, r7, r3
 8004330:	2202      	movs	r2, #2
 8004332:	701a      	strb	r2, [r3, #0]
      axis_linear = X_AXIS;
 8004334:	235c      	movs	r3, #92	; 0x5c
 8004336:	18fb      	adds	r3, r7, r3
 8004338:	2200      	movs	r2, #0
 800433a:	701a      	strb	r2, [r3, #0]
  }

  // [12. Set length units ]: N/A
  // Pre-convert XYZ coordinate values to millimeters, if applicable.
  uint8_t idx;
  if (gc_block.modal.units == UNITS_MODE_INCHES) {
 800433c:	4b2f      	ldr	r3, [pc, #188]	; (80043fc <gc_execute_line+0xa1c>)
 800433e:	78db      	ldrb	r3, [r3, #3]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d134      	bne.n	80043ae <gc_execute_line+0x9ce>
    for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004344:	234f      	movs	r3, #79	; 0x4f
 8004346:	18fb      	adds	r3, r7, r3
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
 800434c:	e02a      	b.n	80043a4 <gc_execute_line+0x9c4>
      if (bit_istrue(axis_words,bit(idx)) ) {
 800434e:	235a      	movs	r3, #90	; 0x5a
 8004350:	18fb      	adds	r3, r7, r3
 8004352:	781a      	ldrb	r2, [r3, #0]
 8004354:	234f      	movs	r3, #79	; 0x4f
 8004356:	18fb      	adds	r3, r7, r3
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	411a      	asrs	r2, r3
 800435c:	0013      	movs	r3, r2
 800435e:	2201      	movs	r2, #1
 8004360:	4013      	ands	r3, r2
 8004362:	d018      	beq.n	8004396 <gc_execute_line+0x9b6>
        gc_block.values.xyz[idx] *= MM_PER_INCH;
 8004364:	234f      	movs	r3, #79	; 0x4f
 8004366:	18fb      	adds	r3, r7, r3
 8004368:	781c      	ldrb	r4, [r3, #0]
 800436a:	234f      	movs	r3, #79	; 0x4f
 800436c:	18fb      	adds	r3, r7, r3
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	4a22      	ldr	r2, [pc, #136]	; (80043fc <gc_execute_line+0xa1c>)
 8004372:	330c      	adds	r3, #12
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	18d3      	adds	r3, r2, r3
 8004378:	3304      	adds	r3, #4
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4922      	ldr	r1, [pc, #136]	; (8004408 <gc_execute_line+0xa28>)
 800437e:	1c18      	adds	r0, r3, #0
 8004380:	f7fc fb88 	bl	8000a94 <__aeabi_fmul>
 8004384:	1c03      	adds	r3, r0, #0
 8004386:	1c19      	adds	r1, r3, #0
 8004388:	4a1c      	ldr	r2, [pc, #112]	; (80043fc <gc_execute_line+0xa1c>)
 800438a:	0023      	movs	r3, r4
 800438c:	330c      	adds	r3, #12
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	18d3      	adds	r3, r2, r3
 8004392:	3304      	adds	r3, #4
 8004394:	6019      	str	r1, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004396:	234f      	movs	r3, #79	; 0x4f
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	781a      	ldrb	r2, [r3, #0]
 800439c:	234f      	movs	r3, #79	; 0x4f
 800439e:	18fb      	adds	r3, r7, r3
 80043a0:	3201      	adds	r2, #1
 80043a2:	701a      	strb	r2, [r3, #0]
 80043a4:	234f      	movs	r3, #79	; 0x4f
 80043a6:	18fb      	adds	r3, r7, r3
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b03      	cmp	r3, #3
 80043ac:	d9cf      	bls.n	800434e <gc_execute_line+0x96e>
  // [14. Cutter length compensation ]: G43 NOT SUPPORTED, but G43.1 and G49 are.
  // [G43.1 Errors]: Motion command in same line.
  //   NOTE: Although not explicitly stated so, G43.1 should be applied to only one valid
  //   axis that is configured (in config.h). There should be an error if the configured axis
  //   is absent or if any of the other axis words are present.
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates called in block.
 80043ae:	235f      	movs	r3, #95	; 0x5f
 80043b0:	18fb      	adds	r3, r7, r3
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	2b03      	cmp	r3, #3
 80043b6:	d10b      	bne.n	80043d0 <gc_execute_line+0x9f0>
    if (gc_block.modal.tool_length == TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC) {
 80043b8:	4b10      	ldr	r3, [pc, #64]	; (80043fc <gc_execute_line+0xa1c>)
 80043ba:	799b      	ldrb	r3, [r3, #6]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d107      	bne.n	80043d0 <gc_execute_line+0x9f0>
      if (axis_words ^ (1<<TOOL_LENGTH_OFFSET_AXIS)) { FAIL(STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR); }
 80043c0:	235a      	movs	r3, #90	; 0x5a
 80043c2:	18fb      	adds	r3, r7, r3
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	2b04      	cmp	r3, #4
 80043c8:	d002      	beq.n	80043d0 <gc_execute_line+0x9f0>
 80043ca:	2325      	movs	r3, #37	; 0x25
 80043cc:	f001 f84d 	bl	800546a <gc_execute_line+0x1a8a>
  // TODO: An EEPROM read of the coordinate data may require a buffer sync when the cycle
  // is active. The read pauses the processor temporarily and may cause a rare crash. For
  // future versions on processors with enough memory, all coordinate data should be stored
  // in memory and written to EEPROM only when there is not a cycle active.
  float block_coord_system[N_AXIS];
  memcpy(block_coord_system,gc_state.coord_system,sizeof(gc_state.coord_system));
 80043d0:	2318      	movs	r3, #24
 80043d2:	18fa      	adds	r2, r7, r3
 80043d4:	4b0d      	ldr	r3, [pc, #52]	; (800440c <gc_execute_line+0xa2c>)
 80043d6:	332c      	adds	r3, #44	; 0x2c
 80043d8:	cb13      	ldmia	r3!, {r0, r1, r4}
 80043da:	c213      	stmia	r2!, {r0, r1, r4}
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	6013      	str	r3, [r2, #0]
  if ( bit_istrue(command_words,bit(MODAL_GROUP_G12)) ) { // Check if called in block
 80043e0:	2356      	movs	r3, #86	; 0x56
 80043e2:	18fb      	adds	r3, r7, r3
 80043e4:	881a      	ldrh	r2, [r3, #0]
 80043e6:	2380      	movs	r3, #128	; 0x80
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4013      	ands	r3, r2
 80043ec:	d023      	beq.n	8004436 <gc_execute_line+0xa56>
    if (gc_block.modal.coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
 80043ee:	4b03      	ldr	r3, [pc, #12]	; (80043fc <gc_execute_line+0xa1c>)
 80043f0:	79db      	ldrb	r3, [r3, #7]
 80043f2:	2b06      	cmp	r3, #6
 80043f4:	d90c      	bls.n	8004410 <gc_execute_line+0xa30>
 80043f6:	231d      	movs	r3, #29
 80043f8:	f001 f837 	bl	800546a <gc_execute_line+0x1a8a>
 80043fc:	20000a14 	.word	0x20000a14
 8004400:	00000361 	.word	0x00000361
 8004404:	00989680 	.word	0x00989680
 8004408:	41cb3333 	.word	0x41cb3333
 800440c:	200009c4 	.word	0x200009c4
    if (gc_state.modal.coord_select != gc_block.modal.coord_select) {
 8004410:	4bdd      	ldr	r3, [pc, #884]	; (8004788 <gc_execute_line+0xda8>)
 8004412:	799a      	ldrb	r2, [r3, #6]
 8004414:	4bdd      	ldr	r3, [pc, #884]	; (800478c <gc_execute_line+0xdac>)
 8004416:	79db      	ldrb	r3, [r3, #7]
 8004418:	429a      	cmp	r2, r3
 800441a:	d00c      	beq.n	8004436 <gc_execute_line+0xa56>
      if (!(settings_read_coord_data(gc_block.modal.coord_select,block_coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 800441c:	4bdb      	ldr	r3, [pc, #876]	; (800478c <gc_execute_line+0xdac>)
 800441e:	79db      	ldrb	r3, [r3, #7]
 8004420:	2218      	movs	r2, #24
 8004422:	18ba      	adds	r2, r7, r2
 8004424:	0011      	movs	r1, r2
 8004426:	0018      	movs	r0, r3
 8004428:	f005 fa4c 	bl	80098c4 <settings_read_coord_data>
 800442c:	1e03      	subs	r3, r0, #0
 800442e:	d102      	bne.n	8004436 <gc_execute_line+0xa56>
 8004430:	2307      	movs	r3, #7
 8004432:	f001 f81a 	bl	800546a <gc_execute_line+0x1a8a>
  // [19. Remaining non-modal actions ]: Check go to predefined position, set G10, or set axis offsets.
  // NOTE: We need to separate the non-modal commands that are axis word-using (G10/G28/G30/G92), as these
  // commands all treat axis words differently. G10 as absolute offsets or computes current position as
  // the axis value, G92 similarly to G10 L20, and G28/30 as an intermediate target position that observes
  // all the current coordinate system and G92 offsets.
  switch (gc_block.non_modal_command) {
 8004436:	4bd5      	ldr	r3, [pc, #852]	; (800478c <gc_execute_line+0xdac>)
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b0a      	cmp	r3, #10
 800443c:	d003      	beq.n	8004446 <gc_execute_line+0xa66>
 800443e:	2b5c      	cmp	r3, #92	; 0x5c
 8004440:	d100      	bne.n	8004444 <gc_execute_line+0xa64>
 8004442:	e0ea      	b.n	800461a <gc_execute_line+0xc3a>
 8004444:	e16f      	b.n	8004726 <gc_execute_line+0xd46>
    case NON_MODAL_SET_COORDINATE_DATA:
      // [G10 Errors]: L missing and is not 2 or 20. P word missing. (Negative P value done.)
      // [G10 L2 Errors]: R word NOT SUPPORTED. P value not 0 to nCoordSys(max 9). Axis words missing.
      // [G10 L20 Errors]: P must be 0 to nCoordSys(max 9). Axis words missing.
      if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS) }; // [No axis words]
 8004446:	235a      	movs	r3, #90	; 0x5a
 8004448:	18fb      	adds	r3, r7, r3
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d102      	bne.n	8004456 <gc_execute_line+0xa76>
 8004450:	231a      	movs	r3, #26
 8004452:	f001 f80a 	bl	800546a <gc_execute_line+0x1a8a>
      if (bit_isfalse(value_words,((1<<WORD_P)|(1<<WORD_L)))) { FAIL(STATUS_GCODE_VALUE_WORD_MISSING); } // [P/L word missing]
 8004456:	2354      	movs	r3, #84	; 0x54
 8004458:	18fb      	adds	r3, r7, r3
 800445a:	881b      	ldrh	r3, [r3, #0]
 800445c:	2250      	movs	r2, #80	; 0x50
 800445e:	4013      	ands	r3, r2
 8004460:	d102      	bne.n	8004468 <gc_execute_line+0xa88>
 8004462:	231c      	movs	r3, #28
 8004464:	f001 f801 	bl	800546a <gc_execute_line+0x1a8a>
      coord_select = trunc(gc_block.values.p); // Convert p value to int.
 8004468:	4bc8      	ldr	r3, [pc, #800]	; (800478c <gc_execute_line+0xdac>)
 800446a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446c:	1c18      	adds	r0, r3, #0
 800446e:	f7fe f929 	bl	80026c4 <__aeabi_f2d>
 8004472:	0003      	movs	r3, r0
 8004474:	000c      	movs	r4, r1
 8004476:	0018      	movs	r0, r3
 8004478:	0021      	movs	r1, r4
 800447a:	f008 f8f9 	bl	800c670 <trunc>
 800447e:	0002      	movs	r2, r0
 8004480:	000b      	movs	r3, r1
 8004482:	215b      	movs	r1, #91	; 0x5b
 8004484:	187c      	adds	r4, r7, r1
 8004486:	0010      	movs	r0, r2
 8004488:	0019      	movs	r1, r3
 800448a:	f7fb ff63 	bl	8000354 <__aeabi_d2uiz>
 800448e:	0003      	movs	r3, r0
 8004490:	7023      	strb	r3, [r4, #0]
      if (coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
 8004492:	235b      	movs	r3, #91	; 0x5b
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	2b06      	cmp	r3, #6
 800449a:	d902      	bls.n	80044a2 <gc_execute_line+0xac2>
 800449c:	231d      	movs	r3, #29
 800449e:	f000 ffe4 	bl	800546a <gc_execute_line+0x1a8a>
      if (gc_block.values.l != 20) {
 80044a2:	4bba      	ldr	r3, [pc, #744]	; (800478c <gc_execute_line+0xdac>)
 80044a4:	7f1b      	ldrb	r3, [r3, #28]
 80044a6:	2b14      	cmp	r3, #20
 80044a8:	d00f      	beq.n	80044ca <gc_execute_line+0xaea>
        if (gc_block.values.l == 2) {
 80044aa:	4bb8      	ldr	r3, [pc, #736]	; (800478c <gc_execute_line+0xdac>)
 80044ac:	7f1b      	ldrb	r3, [r3, #28]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d108      	bne.n	80044c4 <gc_execute_line+0xae4>
          if (bit_istrue(value_words,bit(WORD_R))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G10 L2 R not supported]
 80044b2:	2354      	movs	r3, #84	; 0x54
 80044b4:	18fb      	adds	r3, r7, r3
 80044b6:	881b      	ldrh	r3, [r3, #0]
 80044b8:	2280      	movs	r2, #128	; 0x80
 80044ba:	4013      	ands	r3, r2
 80044bc:	d005      	beq.n	80044ca <gc_execute_line+0xaea>
 80044be:	2314      	movs	r3, #20
 80044c0:	f000 ffd3 	bl	800546a <gc_execute_line+0x1a8a>
        } else { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [Unsupported L]
 80044c4:	2314      	movs	r3, #20
 80044c6:	f000 ffd0 	bl	800546a <gc_execute_line+0x1a8a>
      }
      bit_false(value_words,(bit(WORD_L)|bit(WORD_P)));
 80044ca:	2354      	movs	r3, #84	; 0x54
 80044cc:	18fb      	adds	r3, r7, r3
 80044ce:	2254      	movs	r2, #84	; 0x54
 80044d0:	18ba      	adds	r2, r7, r2
 80044d2:	8812      	ldrh	r2, [r2, #0]
 80044d4:	2150      	movs	r1, #80	; 0x50
 80044d6:	438a      	bics	r2, r1
 80044d8:	801a      	strh	r2, [r3, #0]

      // Determine coordinate system to change and try to load from EEPROM.
      if (coord_select > 0) { coord_select--; } // Adjust P1-P6 index to EEPROM coordinate data indexing.
 80044da:	235b      	movs	r3, #91	; 0x5b
 80044dc:	18fb      	adds	r3, r7, r3
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d007      	beq.n	80044f4 <gc_execute_line+0xb14>
 80044e4:	235b      	movs	r3, #91	; 0x5b
 80044e6:	18fb      	adds	r3, r7, r3
 80044e8:	781a      	ldrb	r2, [r3, #0]
 80044ea:	235b      	movs	r3, #91	; 0x5b
 80044ec:	18fb      	adds	r3, r7, r3
 80044ee:	3a01      	subs	r2, #1
 80044f0:	701a      	strb	r2, [r3, #0]
 80044f2:	e004      	b.n	80044fe <gc_execute_line+0xb1e>
      else { coord_select = gc_block.modal.coord_select; } // Index P0 as the active coordinate system
 80044f4:	235b      	movs	r3, #91	; 0x5b
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	4aa4      	ldr	r2, [pc, #656]	; (800478c <gc_execute_line+0xdac>)
 80044fa:	79d2      	ldrb	r2, [r2, #7]
 80044fc:	701a      	strb	r2, [r3, #0]
      
      // NOTE: Store parameter data in IJK values. By rule, they are not in use with this command.
      if (!settings_read_coord_data(coord_select,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); } // [EEPROM read fail]
 80044fe:	4aa4      	ldr	r2, [pc, #656]	; (8004790 <gc_execute_line+0xdb0>)
 8004500:	235b      	movs	r3, #91	; 0x5b
 8004502:	18fb      	adds	r3, r7, r3
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	0011      	movs	r1, r2
 8004508:	0018      	movs	r0, r3
 800450a:	f005 f9db 	bl	80098c4 <settings_read_coord_data>
 800450e:	1e03      	subs	r3, r0, #0
 8004510:	d102      	bne.n	8004518 <gc_execute_line+0xb38>
 8004512:	2307      	movs	r3, #7
 8004514:	f000 ffa9 	bl	800546a <gc_execute_line+0x1a8a>

      // Pre-calculate the coordinate data changes.
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004518:	234f      	movs	r3, #79	; 0x4f
 800451a:	18fb      	adds	r3, r7, r3
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
 8004520:	e075      	b.n	800460e <gc_execute_line+0xc2e>
        // Update axes defined only in block. Always in machine coordinates. Can change non-active system.
        if (bit_istrue(axis_words,bit(idx)) ) {
 8004522:	235a      	movs	r3, #90	; 0x5a
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	234f      	movs	r3, #79	; 0x4f
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	411a      	asrs	r2, r3
 8004530:	0013      	movs	r3, r2
 8004532:	2201      	movs	r2, #1
 8004534:	4013      	ands	r3, r2
 8004536:	d063      	beq.n	8004600 <gc_execute_line+0xc20>
          if (gc_block.values.l == 20) {
 8004538:	4b94      	ldr	r3, [pc, #592]	; (800478c <gc_execute_line+0xdac>)
 800453a:	7f1b      	ldrb	r3, [r3, #28]
 800453c:	2b14      	cmp	r3, #20
 800453e:	d14d      	bne.n	80045dc <gc_execute_line+0xbfc>
            // L20: Update coordinate system axis at current position (with modifiers) with programmed value
            // WPos = MPos - WCS - G92 - TLO  ->  WCS = MPos - G92 - TLO - WPos
            gc_block.values.ijk[idx] = gc_state.position[idx]-gc_state.coord_offset[idx]-gc_block.values.xyz[idx];
 8004540:	234f      	movs	r3, #79	; 0x4f
 8004542:	18fb      	adds	r3, r7, r3
 8004544:	781c      	ldrb	r4, [r3, #0]
 8004546:	234f      	movs	r3, #79	; 0x4f
 8004548:	18fb      	adds	r3, r7, r3
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	4a8e      	ldr	r2, [pc, #568]	; (8004788 <gc_execute_line+0xda8>)
 800454e:	3306      	adds	r3, #6
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	18d3      	adds	r3, r2, r3
 8004554:	3304      	adds	r3, #4
 8004556:	6818      	ldr	r0, [r3, #0]
 8004558:	234f      	movs	r3, #79	; 0x4f
 800455a:	18fb      	adds	r3, r7, r3
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	4a8a      	ldr	r2, [pc, #552]	; (8004788 <gc_execute_line+0xda8>)
 8004560:	330e      	adds	r3, #14
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	18d3      	adds	r3, r2, r3
 8004566:	3304      	adds	r3, #4
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	1c19      	adds	r1, r3, #0
 800456c:	f7fc fbb2 	bl	8000cd4 <__aeabi_fsub>
 8004570:	1c03      	adds	r3, r0, #0
 8004572:	1c18      	adds	r0, r3, #0
 8004574:	234f      	movs	r3, #79	; 0x4f
 8004576:	18fb      	adds	r3, r7, r3
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	4a84      	ldr	r2, [pc, #528]	; (800478c <gc_execute_line+0xdac>)
 800457c:	330c      	adds	r3, #12
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	18d3      	adds	r3, r2, r3
 8004582:	3304      	adds	r3, #4
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	1c19      	adds	r1, r3, #0
 8004588:	f7fc fba4 	bl	8000cd4 <__aeabi_fsub>
 800458c:	1c03      	adds	r3, r0, #0
 800458e:	1c19      	adds	r1, r3, #0
 8004590:	4a7e      	ldr	r2, [pc, #504]	; (800478c <gc_execute_line+0xdac>)
 8004592:	1ca3      	adds	r3, r4, #2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	18d3      	adds	r3, r2, r3
 8004598:	3308      	adds	r3, #8
 800459a:	6019      	str	r1, [r3, #0]
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 800459c:	234f      	movs	r3, #79	; 0x4f
 800459e:	18fb      	adds	r3, r7, r3
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d12c      	bne.n	8004600 <gc_execute_line+0xc20>
 80045a6:	234f      	movs	r3, #79	; 0x4f
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	781c      	ldrb	r4, [r3, #0]
 80045ac:	234f      	movs	r3, #79	; 0x4f
 80045ae:	18fb      	adds	r3, r7, r3
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	4a76      	ldr	r2, [pc, #472]	; (800478c <gc_execute_line+0xdac>)
 80045b4:	3302      	adds	r3, #2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	18d3      	adds	r3, r2, r3
 80045ba:	3308      	adds	r3, #8
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	4b72      	ldr	r3, [pc, #456]	; (8004788 <gc_execute_line+0xda8>)
 80045c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045c2:	1c19      	adds	r1, r3, #0
 80045c4:	1c10      	adds	r0, r2, #0
 80045c6:	f7fc fb85 	bl	8000cd4 <__aeabi_fsub>
 80045ca:	1c03      	adds	r3, r0, #0
 80045cc:	1c19      	adds	r1, r3, #0
 80045ce:	4a6f      	ldr	r2, [pc, #444]	; (800478c <gc_execute_line+0xdac>)
 80045d0:	1ca3      	adds	r3, r4, #2
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	18d3      	adds	r3, r2, r3
 80045d6:	3308      	adds	r3, #8
 80045d8:	6019      	str	r1, [r3, #0]
 80045da:	e011      	b.n	8004600 <gc_execute_line+0xc20>
          } else {
            // L2: Update coordinate system axis to programmed value.
            gc_block.values.ijk[idx] = gc_block.values.xyz[idx];
 80045dc:	234f      	movs	r3, #79	; 0x4f
 80045de:	18fb      	adds	r3, r7, r3
 80045e0:	7818      	ldrb	r0, [r3, #0]
 80045e2:	234f      	movs	r3, #79	; 0x4f
 80045e4:	18fb      	adds	r3, r7, r3
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	4a68      	ldr	r2, [pc, #416]	; (800478c <gc_execute_line+0xdac>)
 80045ea:	330c      	adds	r3, #12
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	18d3      	adds	r3, r2, r3
 80045f0:	3304      	adds	r3, #4
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	4965      	ldr	r1, [pc, #404]	; (800478c <gc_execute_line+0xdac>)
 80045f6:	1c83      	adds	r3, r0, #2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	18cb      	adds	r3, r1, r3
 80045fc:	3308      	adds	r3, #8
 80045fe:	601a      	str	r2, [r3, #0]
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004600:	234f      	movs	r3, #79	; 0x4f
 8004602:	18fb      	adds	r3, r7, r3
 8004604:	781a      	ldrb	r2, [r3, #0]
 8004606:	234f      	movs	r3, #79	; 0x4f
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	3201      	adds	r2, #1
 800460c:	701a      	strb	r2, [r3, #0]
 800460e:	234f      	movs	r3, #79	; 0x4f
 8004610:	18fb      	adds	r3, r7, r3
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d984      	bls.n	8004522 <gc_execute_line+0xb42>
          }
        } // Else, keep current stored value.
      }
      break;
 8004618:	e1ad      	b.n	8004976 <gc_execute_line+0xf96>
    case NON_MODAL_SET_COORDINATE_OFFSET:
      // [G92 Errors]: No axis words.
      if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 800461a:	235a      	movs	r3, #90	; 0x5a
 800461c:	18fb      	adds	r3, r7, r3
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d102      	bne.n	800462a <gc_execute_line+0xc4a>
 8004624:	231a      	movs	r3, #26
 8004626:	f000 ff20 	bl	800546a <gc_execute_line+0x1a8a>

      // Update axes defined only in block. Offsets current system to defined value. Does not update when
      // active coordinate system is selected, but is still active unless G92.1 disables it.
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 800462a:	234f      	movs	r3, #79	; 0x4f
 800462c:	18fb      	adds	r3, r7, r3
 800462e:	2200      	movs	r2, #0
 8004630:	701a      	strb	r2, [r3, #0]
 8004632:	e072      	b.n	800471a <gc_execute_line+0xd3a>
        if (bit_istrue(axis_words,bit(idx)) ) {
 8004634:	235a      	movs	r3, #90	; 0x5a
 8004636:	18fb      	adds	r3, r7, r3
 8004638:	781a      	ldrb	r2, [r3, #0]
 800463a:	234f      	movs	r3, #79	; 0x4f
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	411a      	asrs	r2, r3
 8004642:	0013      	movs	r3, r2
 8004644:	2201      	movs	r2, #1
 8004646:	4013      	ands	r3, r2
 8004648:	d04d      	beq.n	80046e6 <gc_execute_line+0xd06>
          // WPos = MPos - WCS - G92 - TLO  ->  G92 = MPos - WCS - TLO - WPos
          gc_block.values.xyz[idx] = gc_state.position[idx]-block_coord_system[idx]-gc_block.values.xyz[idx];
 800464a:	234f      	movs	r3, #79	; 0x4f
 800464c:	18fb      	adds	r3, r7, r3
 800464e:	781c      	ldrb	r4, [r3, #0]
 8004650:	234f      	movs	r3, #79	; 0x4f
 8004652:	18fb      	adds	r3, r7, r3
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	4a4c      	ldr	r2, [pc, #304]	; (8004788 <gc_execute_line+0xda8>)
 8004658:	3306      	adds	r3, #6
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	18d3      	adds	r3, r2, r3
 800465e:	3304      	adds	r3, #4
 8004660:	6818      	ldr	r0, [r3, #0]
 8004662:	234f      	movs	r3, #79	; 0x4f
 8004664:	18fb      	adds	r3, r7, r3
 8004666:	781a      	ldrb	r2, [r3, #0]
 8004668:	2318      	movs	r3, #24
 800466a:	18fb      	adds	r3, r7, r3
 800466c:	0092      	lsls	r2, r2, #2
 800466e:	58d3      	ldr	r3, [r2, r3]
 8004670:	1c19      	adds	r1, r3, #0
 8004672:	f7fc fb2f 	bl	8000cd4 <__aeabi_fsub>
 8004676:	1c03      	adds	r3, r0, #0
 8004678:	1c18      	adds	r0, r3, #0
 800467a:	234f      	movs	r3, #79	; 0x4f
 800467c:	18fb      	adds	r3, r7, r3
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	4a42      	ldr	r2, [pc, #264]	; (800478c <gc_execute_line+0xdac>)
 8004682:	330c      	adds	r3, #12
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	18d3      	adds	r3, r2, r3
 8004688:	3304      	adds	r3, #4
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	1c19      	adds	r1, r3, #0
 800468e:	f7fc fb21 	bl	8000cd4 <__aeabi_fsub>
 8004692:	1c03      	adds	r3, r0, #0
 8004694:	1c19      	adds	r1, r3, #0
 8004696:	4a3d      	ldr	r2, [pc, #244]	; (800478c <gc_execute_line+0xdac>)
 8004698:	0023      	movs	r3, r4
 800469a:	330c      	adds	r3, #12
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	18d3      	adds	r3, r2, r3
 80046a0:	3304      	adds	r3, #4
 80046a2:	6019      	str	r1, [r3, #0]
          if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] -= gc_state.tool_length_offset; }
 80046a4:	234f      	movs	r3, #79	; 0x4f
 80046a6:	18fb      	adds	r3, r7, r3
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d12e      	bne.n	800470c <gc_execute_line+0xd2c>
 80046ae:	234f      	movs	r3, #79	; 0x4f
 80046b0:	18fb      	adds	r3, r7, r3
 80046b2:	781c      	ldrb	r4, [r3, #0]
 80046b4:	234f      	movs	r3, #79	; 0x4f
 80046b6:	18fb      	adds	r3, r7, r3
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	4a34      	ldr	r2, [pc, #208]	; (800478c <gc_execute_line+0xdac>)
 80046bc:	330c      	adds	r3, #12
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	18d3      	adds	r3, r2, r3
 80046c2:	3304      	adds	r3, #4
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	4b30      	ldr	r3, [pc, #192]	; (8004788 <gc_execute_line+0xda8>)
 80046c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ca:	1c19      	adds	r1, r3, #0
 80046cc:	1c10      	adds	r0, r2, #0
 80046ce:	f7fc fb01 	bl	8000cd4 <__aeabi_fsub>
 80046d2:	1c03      	adds	r3, r0, #0
 80046d4:	1c19      	adds	r1, r3, #0
 80046d6:	4a2d      	ldr	r2, [pc, #180]	; (800478c <gc_execute_line+0xdac>)
 80046d8:	0023      	movs	r3, r4
 80046da:	330c      	adds	r3, #12
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	18d3      	adds	r3, r2, r3
 80046e0:	3304      	adds	r3, #4
 80046e2:	6019      	str	r1, [r3, #0]
 80046e4:	e012      	b.n	800470c <gc_execute_line+0xd2c>
        } else {
          gc_block.values.xyz[idx] = gc_state.coord_offset[idx];
 80046e6:	234f      	movs	r3, #79	; 0x4f
 80046e8:	18fb      	adds	r3, r7, r3
 80046ea:	7818      	ldrb	r0, [r3, #0]
 80046ec:	234f      	movs	r3, #79	; 0x4f
 80046ee:	18fb      	adds	r3, r7, r3
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	4a25      	ldr	r2, [pc, #148]	; (8004788 <gc_execute_line+0xda8>)
 80046f4:	330e      	adds	r3, #14
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	18d3      	adds	r3, r2, r3
 80046fa:	3304      	adds	r3, #4
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	4923      	ldr	r1, [pc, #140]	; (800478c <gc_execute_line+0xdac>)
 8004700:	0003      	movs	r3, r0
 8004702:	330c      	adds	r3, #12
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	18cb      	adds	r3, r1, r3
 8004708:	3304      	adds	r3, #4
 800470a:	601a      	str	r2, [r3, #0]
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 800470c:	234f      	movs	r3, #79	; 0x4f
 800470e:	18fb      	adds	r3, r7, r3
 8004710:	781a      	ldrb	r2, [r3, #0]
 8004712:	234f      	movs	r3, #79	; 0x4f
 8004714:	18fb      	adds	r3, r7, r3
 8004716:	3201      	adds	r2, #1
 8004718:	701a      	strb	r2, [r3, #0]
 800471a:	234f      	movs	r3, #79	; 0x4f
 800471c:	18fb      	adds	r3, r7, r3
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b03      	cmp	r3, #3
 8004722:	d987      	bls.n	8004634 <gc_execute_line+0xc54>
        }
      }
      break;
 8004724:	e127      	b.n	8004976 <gc_execute_line+0xf96>

      // At this point, the rest of the explicit axis commands treat the axis values as the traditional
      // target position with the coordinate system offsets, G92 offsets, absolute override, and distance
      // modes applied. This includes the motion mode commands. We can now pre-compute the target position.
      // NOTE: Tool offsets may be appended to these conversions when/if this feature is added.
      if (axis_command != AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // TLO block any axis command.
 8004726:	235f      	movs	r3, #95	; 0x5f
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	2b03      	cmp	r3, #3
 800472e:	d100      	bne.n	8004732 <gc_execute_line+0xd52>
 8004730:	e0b4      	b.n	800489c <gc_execute_line+0xebc>
        if (axis_words) {
 8004732:	235a      	movs	r3, #90	; 0x5a
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d100      	bne.n	800473e <gc_execute_line+0xd5e>
 800473c:	e0ae      	b.n	800489c <gc_execute_line+0xebc>
          for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 800473e:	234f      	movs	r3, #79	; 0x4f
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	2200      	movs	r2, #0
 8004744:	701a      	strb	r2, [r3, #0]
 8004746:	e0a3      	b.n	8004890 <gc_execute_line+0xeb0>
            if ( bit_isfalse(axis_words,bit(idx)) ) {
 8004748:	235a      	movs	r3, #90	; 0x5a
 800474a:	18fb      	adds	r3, r7, r3
 800474c:	781a      	ldrb	r2, [r3, #0]
 800474e:	234f      	movs	r3, #79	; 0x4f
 8004750:	18fb      	adds	r3, r7, r3
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	411a      	asrs	r2, r3
 8004756:	0013      	movs	r3, r2
 8004758:	2201      	movs	r2, #1
 800475a:	4013      	ands	r3, r2
 800475c:	d11a      	bne.n	8004794 <gc_execute_line+0xdb4>
              gc_block.values.xyz[idx] = gc_state.position[idx]; // No axis word in block. Keep same axis position.
 800475e:	234f      	movs	r3, #79	; 0x4f
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	7818      	ldrb	r0, [r3, #0]
 8004764:	234f      	movs	r3, #79	; 0x4f
 8004766:	18fb      	adds	r3, r7, r3
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	4a07      	ldr	r2, [pc, #28]	; (8004788 <gc_execute_line+0xda8>)
 800476c:	3306      	adds	r3, #6
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	18d3      	adds	r3, r2, r3
 8004772:	3304      	adds	r3, #4
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	4905      	ldr	r1, [pc, #20]	; (800478c <gc_execute_line+0xdac>)
 8004778:	0003      	movs	r3, r0
 800477a:	330c      	adds	r3, #12
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	18cb      	adds	r3, r1, r3
 8004780:	3304      	adds	r3, #4
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	e07d      	b.n	8004882 <gc_execute_line+0xea2>
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	200009c4 	.word	0x200009c4
 800478c:	20000a14 	.word	0x20000a14
 8004790:	20000a24 	.word	0x20000a24
            } else {
              // Update specified value according to distance mode or ignore if absolute override is active.
              // NOTE: G53 is never active with G28/30 since they are in the same modal group.
              if (gc_block.non_modal_command != NON_MODAL_ABSOLUTE_OVERRIDE) {
 8004794:	4bb1      	ldr	r3, [pc, #708]	; (8004a5c <gc_execute_line+0x107c>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b35      	cmp	r3, #53	; 0x35
 800479a:	d072      	beq.n	8004882 <gc_execute_line+0xea2>
                // Apply coordinate offsets based on distance mode.
                if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE) {
 800479c:	4baf      	ldr	r3, [pc, #700]	; (8004a5c <gc_execute_line+0x107c>)
 800479e:	791b      	ldrb	r3, [r3, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d14d      	bne.n	8004840 <gc_execute_line+0xe60>
                  gc_block.values.xyz[idx] += block_coord_system[idx] + gc_state.coord_offset[idx];
 80047a4:	234f      	movs	r3, #79	; 0x4f
 80047a6:	18fb      	adds	r3, r7, r3
 80047a8:	781c      	ldrb	r4, [r3, #0]
 80047aa:	234f      	movs	r3, #79	; 0x4f
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	4aaa      	ldr	r2, [pc, #680]	; (8004a5c <gc_execute_line+0x107c>)
 80047b2:	330c      	adds	r3, #12
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	18d3      	adds	r3, r2, r3
 80047b8:	3304      	adds	r3, #4
 80047ba:	681d      	ldr	r5, [r3, #0]
 80047bc:	234f      	movs	r3, #79	; 0x4f
 80047be:	18fb      	adds	r3, r7, r3
 80047c0:	781a      	ldrb	r2, [r3, #0]
 80047c2:	2318      	movs	r3, #24
 80047c4:	18fb      	adds	r3, r7, r3
 80047c6:	0092      	lsls	r2, r2, #2
 80047c8:	58d0      	ldr	r0, [r2, r3]
 80047ca:	234f      	movs	r3, #79	; 0x4f
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	4aa3      	ldr	r2, [pc, #652]	; (8004a60 <gc_execute_line+0x1080>)
 80047d2:	330e      	adds	r3, #14
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	18d3      	adds	r3, r2, r3
 80047d8:	3304      	adds	r3, #4
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	1c19      	adds	r1, r3, #0
 80047de:	f7fb fdd7 	bl	8000390 <__aeabi_fadd>
 80047e2:	1c03      	adds	r3, r0, #0
 80047e4:	1c19      	adds	r1, r3, #0
 80047e6:	1c28      	adds	r0, r5, #0
 80047e8:	f7fb fdd2 	bl	8000390 <__aeabi_fadd>
 80047ec:	1c03      	adds	r3, r0, #0
 80047ee:	1c19      	adds	r1, r3, #0
 80047f0:	4a9a      	ldr	r2, [pc, #616]	; (8004a5c <gc_execute_line+0x107c>)
 80047f2:	0023      	movs	r3, r4
 80047f4:	330c      	adds	r3, #12
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	18d3      	adds	r3, r2, r3
 80047fa:	3304      	adds	r3, #4
 80047fc:	6019      	str	r1, [r3, #0]
                  if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] += gc_state.tool_length_offset; }
 80047fe:	234f      	movs	r3, #79	; 0x4f
 8004800:	18fb      	adds	r3, r7, r3
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	2b02      	cmp	r3, #2
 8004806:	d13c      	bne.n	8004882 <gc_execute_line+0xea2>
 8004808:	234f      	movs	r3, #79	; 0x4f
 800480a:	18fb      	adds	r3, r7, r3
 800480c:	781c      	ldrb	r4, [r3, #0]
 800480e:	234f      	movs	r3, #79	; 0x4f
 8004810:	18fb      	adds	r3, r7, r3
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	4a91      	ldr	r2, [pc, #580]	; (8004a5c <gc_execute_line+0x107c>)
 8004816:	330c      	adds	r3, #12
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	18d3      	adds	r3, r2, r3
 800481c:	3304      	adds	r3, #4
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	4b8f      	ldr	r3, [pc, #572]	; (8004a60 <gc_execute_line+0x1080>)
 8004822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004824:	1c19      	adds	r1, r3, #0
 8004826:	1c10      	adds	r0, r2, #0
 8004828:	f7fb fdb2 	bl	8000390 <__aeabi_fadd>
 800482c:	1c03      	adds	r3, r0, #0
 800482e:	1c19      	adds	r1, r3, #0
 8004830:	4a8a      	ldr	r2, [pc, #552]	; (8004a5c <gc_execute_line+0x107c>)
 8004832:	0023      	movs	r3, r4
 8004834:	330c      	adds	r3, #12
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	18d3      	adds	r3, r2, r3
 800483a:	3304      	adds	r3, #4
 800483c:	6019      	str	r1, [r3, #0]
 800483e:	e020      	b.n	8004882 <gc_execute_line+0xea2>
                } else {  // Incremental mode
                  gc_block.values.xyz[idx] += gc_state.position[idx];
 8004840:	234f      	movs	r3, #79	; 0x4f
 8004842:	18fb      	adds	r3, r7, r3
 8004844:	781c      	ldrb	r4, [r3, #0]
 8004846:	234f      	movs	r3, #79	; 0x4f
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	4a83      	ldr	r2, [pc, #524]	; (8004a5c <gc_execute_line+0x107c>)
 800484e:	330c      	adds	r3, #12
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	18d3      	adds	r3, r2, r3
 8004854:	3304      	adds	r3, #4
 8004856:	6818      	ldr	r0, [r3, #0]
 8004858:	234f      	movs	r3, #79	; 0x4f
 800485a:	18fb      	adds	r3, r7, r3
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	4a80      	ldr	r2, [pc, #512]	; (8004a60 <gc_execute_line+0x1080>)
 8004860:	3306      	adds	r3, #6
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	18d3      	adds	r3, r2, r3
 8004866:	3304      	adds	r3, #4
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	1c19      	adds	r1, r3, #0
 800486c:	f7fb fd90 	bl	8000390 <__aeabi_fadd>
 8004870:	1c03      	adds	r3, r0, #0
 8004872:	1c19      	adds	r1, r3, #0
 8004874:	4a79      	ldr	r2, [pc, #484]	; (8004a5c <gc_execute_line+0x107c>)
 8004876:	0023      	movs	r3, r4
 8004878:	330c      	adds	r3, #12
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	18d3      	adds	r3, r2, r3
 800487e:	3304      	adds	r3, #4
 8004880:	6019      	str	r1, [r3, #0]
          for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 8004882:	234f      	movs	r3, #79	; 0x4f
 8004884:	18fb      	adds	r3, r7, r3
 8004886:	781a      	ldrb	r2, [r3, #0]
 8004888:	234f      	movs	r3, #79	; 0x4f
 800488a:	18fb      	adds	r3, r7, r3
 800488c:	3201      	adds	r2, #1
 800488e:	701a      	strb	r2, [r3, #0]
 8004890:	234f      	movs	r3, #79	; 0x4f
 8004892:	18fb      	adds	r3, r7, r3
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b03      	cmp	r3, #3
 8004898:	d800      	bhi.n	800489c <gc_execute_line+0xebc>
 800489a:	e755      	b.n	8004748 <gc_execute_line+0xd68>
          }
        }
      }

      // Check remaining non-modal commands for errors.
      switch (gc_block.non_modal_command) {
 800489c:	4b6f      	ldr	r3, [pc, #444]	; (8004a5c <gc_execute_line+0x107c>)
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b26      	cmp	r3, #38	; 0x26
 80048a2:	d100      	bne.n	80048a6 <gc_execute_line+0xec6>
 80048a4:	e064      	b.n	8004970 <gc_execute_line+0xf90>
 80048a6:	dc04      	bgt.n	80048b2 <gc_execute_line+0xed2>
 80048a8:	2b1c      	cmp	r3, #28
 80048aa:	d005      	beq.n	80048b8 <gc_execute_line+0xed8>
 80048ac:	2b1e      	cmp	r3, #30
 80048ae:	d003      	beq.n	80048b8 <gc_execute_line+0xed8>
 80048b0:	e061      	b.n	8004976 <gc_execute_line+0xf96>
 80048b2:	2b35      	cmp	r3, #53	; 0x35
 80048b4:	d051      	beq.n	800495a <gc_execute_line+0xf7a>
          // [G28.1/30.1 Errors]: Cutter compensation is enabled.
          // NOTE: If axis words are passed here, they are interpreted as an implicit motion mode.
          break;
        case NON_MODAL_RESET_COORDINATE_OFFSET:
          // NOTE: If axis words are passed here, they are interpreted as an implicit motion mode.
          break;
 80048b6:	e05e      	b.n	8004976 <gc_execute_line+0xf96>
          if (gc_block.non_modal_command == NON_MODAL_GO_HOME_0) {
 80048b8:	4b68      	ldr	r3, [pc, #416]	; (8004a5c <gc_execute_line+0x107c>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	2b1c      	cmp	r3, #28
 80048be:	d109      	bne.n	80048d4 <gc_execute_line+0xef4>
            if (!settings_read_coord_data(SETTING_INDEX_G28,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 80048c0:	4b68      	ldr	r3, [pc, #416]	; (8004a64 <gc_execute_line+0x1084>)
 80048c2:	0019      	movs	r1, r3
 80048c4:	2006      	movs	r0, #6
 80048c6:	f004 fffd 	bl	80098c4 <settings_read_coord_data>
 80048ca:	1e03      	subs	r3, r0, #0
 80048cc:	d10c      	bne.n	80048e8 <gc_execute_line+0xf08>
 80048ce:	2307      	movs	r3, #7
 80048d0:	f000 fdcb 	bl	800546a <gc_execute_line+0x1a8a>
            if (!settings_read_coord_data(SETTING_INDEX_G30,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 80048d4:	4b63      	ldr	r3, [pc, #396]	; (8004a64 <gc_execute_line+0x1084>)
 80048d6:	0019      	movs	r1, r3
 80048d8:	2007      	movs	r0, #7
 80048da:	f004 fff3 	bl	80098c4 <settings_read_coord_data>
 80048de:	1e03      	subs	r3, r0, #0
 80048e0:	d102      	bne.n	80048e8 <gc_execute_line+0xf08>
 80048e2:	2307      	movs	r3, #7
 80048e4:	f000 fdc1 	bl	800546a <gc_execute_line+0x1a8a>
          if (axis_words) {
 80048e8:	235a      	movs	r3, #90	; 0x5a
 80048ea:	18fb      	adds	r3, r7, r3
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d02e      	beq.n	8004950 <gc_execute_line+0xf70>
            for (idx=0; idx<N_AXIS; idx++) {
 80048f2:	234f      	movs	r3, #79	; 0x4f
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	2200      	movs	r2, #0
 80048f8:	701a      	strb	r2, [r3, #0]
 80048fa:	e023      	b.n	8004944 <gc_execute_line+0xf64>
              if (!(axis_words & (1<<idx))) { gc_block.values.ijk[idx] = gc_state.position[idx]; }
 80048fc:	235a      	movs	r3, #90	; 0x5a
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	781a      	ldrb	r2, [r3, #0]
 8004902:	234f      	movs	r3, #79	; 0x4f
 8004904:	18fb      	adds	r3, r7, r3
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	411a      	asrs	r2, r3
 800490a:	0013      	movs	r3, r2
 800490c:	2201      	movs	r2, #1
 800490e:	4013      	ands	r3, r2
 8004910:	d111      	bne.n	8004936 <gc_execute_line+0xf56>
 8004912:	234f      	movs	r3, #79	; 0x4f
 8004914:	18fb      	adds	r3, r7, r3
 8004916:	7818      	ldrb	r0, [r3, #0]
 8004918:	234f      	movs	r3, #79	; 0x4f
 800491a:	18fb      	adds	r3, r7, r3
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	4a50      	ldr	r2, [pc, #320]	; (8004a60 <gc_execute_line+0x1080>)
 8004920:	3306      	adds	r3, #6
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	18d3      	adds	r3, r2, r3
 8004926:	3304      	adds	r3, #4
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	494c      	ldr	r1, [pc, #304]	; (8004a5c <gc_execute_line+0x107c>)
 800492c:	1c83      	adds	r3, r0, #2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	18cb      	adds	r3, r1, r3
 8004932:	3308      	adds	r3, #8
 8004934:	601a      	str	r2, [r3, #0]
            for (idx=0; idx<N_AXIS; idx++) {
 8004936:	234f      	movs	r3, #79	; 0x4f
 8004938:	18fb      	adds	r3, r7, r3
 800493a:	781a      	ldrb	r2, [r3, #0]
 800493c:	234f      	movs	r3, #79	; 0x4f
 800493e:	18fb      	adds	r3, r7, r3
 8004940:	3201      	adds	r2, #1
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	234f      	movs	r3, #79	; 0x4f
 8004946:	18fb      	adds	r3, r7, r3
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b03      	cmp	r3, #3
 800494c:	d9d6      	bls.n	80048fc <gc_execute_line+0xf1c>
          break;
 800494e:	e012      	b.n	8004976 <gc_execute_line+0xf96>
            axis_command = AXIS_COMMAND_NONE; // Set to none if no intermediate motion.
 8004950:	235f      	movs	r3, #95	; 0x5f
 8004952:	18fb      	adds	r3, r7, r3
 8004954:	2200      	movs	r2, #0
 8004956:	701a      	strb	r2, [r3, #0]
          break;
 8004958:	e00d      	b.n	8004976 <gc_execute_line+0xf96>
        case NON_MODAL_ABSOLUTE_OVERRIDE:
          // [G53 Errors]: G0 and G1 are not active. Cutter compensation is enabled.
          // NOTE: All explicit axis word commands are in this modal group. So no implicit check necessary.
          if (!(gc_block.modal.motion == MOTION_MODE_SEEK || gc_block.modal.motion == MOTION_MODE_LINEAR)) {
 800495a:	4b40      	ldr	r3, [pc, #256]	; (8004a5c <gc_execute_line+0x107c>)
 800495c:	785b      	ldrb	r3, [r3, #1]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d008      	beq.n	8004974 <gc_execute_line+0xf94>
 8004962:	4b3e      	ldr	r3, [pc, #248]	; (8004a5c <gc_execute_line+0x107c>)
 8004964:	785b      	ldrb	r3, [r3, #1]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d004      	beq.n	8004974 <gc_execute_line+0xf94>
            FAIL(STATUS_GCODE_G53_INVALID_MOTION_MODE); // [G53 G0/1 not active]
 800496a:	231e      	movs	r3, #30
 800496c:	f000 fd7d 	bl	800546a <gc_execute_line+0x1a8a>
          break;
 8004970:	46c0      	nop			; (mov r8, r8)
 8004972:	e000      	b.n	8004976 <gc_execute_line+0xf96>
          }
          break;
 8004974:	46c0      	nop			; (mov r8, r8)
      }
  }

  // [20. Motion modes ]:
  if (gc_block.modal.motion == MOTION_MODE_NONE) {
 8004976:	4b39      	ldr	r3, [pc, #228]	; (8004a5c <gc_execute_line+0x107c>)
 8004978:	785b      	ldrb	r3, [r3, #1]
 800497a:	2b50      	cmp	r3, #80	; 0x50
 800497c:	d108      	bne.n	8004990 <gc_execute_line+0xfb0>
    // [G80 Errors]: Axis word are programmed while G80 is active.
    // NOTE: Even non-modal commands or TLO that use axis words will throw this strict error.
    if (axis_words) { FAIL(STATUS_GCODE_AXIS_WORDS_EXIST); } // [No axis words allowed]
 800497e:	235a      	movs	r3, #90	; 0x5a
 8004980:	18fb      	adds	r3, r7, r3
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d100      	bne.n	800498a <gc_execute_line+0xfaa>
 8004988:	e255      	b.n	8004e36 <gc_execute_line+0x1456>
 800498a:	231f      	movs	r3, #31
 800498c:	f000 fd6d 	bl	800546a <gc_execute_line+0x1a8a>

  // Check remaining motion modes, if axis word are implicit (exist and not used by G10/28/30/92), or
  // was explicitly commanded in the g-code block.
  } else if ( axis_command == AXIS_COMMAND_MOTION_MODE ) {
 8004990:	235f      	movs	r3, #95	; 0x5f
 8004992:	18fb      	adds	r3, r7, r3
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	2b02      	cmp	r3, #2
 8004998:	d000      	beq.n	800499c <gc_execute_line+0xfbc>
 800499a:	e24c      	b.n	8004e36 <gc_execute_line+0x1456>

    if (gc_block.modal.motion == MOTION_MODE_SEEK) {
 800499c:	4b2f      	ldr	r3, [pc, #188]	; (8004a5c <gc_execute_line+0x107c>)
 800499e:	785b      	ldrb	r3, [r3, #1]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10a      	bne.n	80049ba <gc_execute_line+0xfda>
      // [G0 Errors]: Axis letter not configured or without real value (done.)
      // Axis words are optional. If missing, set axis command flag to ignore execution.
      if (!axis_words) { axis_command = AXIS_COMMAND_NONE; }
 80049a4:	235a      	movs	r3, #90	; 0x5a
 80049a6:	18fb      	adds	r3, r7, r3
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d000      	beq.n	80049b0 <gc_execute_line+0xfd0>
 80049ae:	e242      	b.n	8004e36 <gc_execute_line+0x1456>
 80049b0:	235f      	movs	r3, #95	; 0x5f
 80049b2:	18fb      	adds	r3, r7, r3
 80049b4:	2200      	movs	r2, #0
 80049b6:	701a      	strb	r2, [r3, #0]
 80049b8:	e23d      	b.n	8004e36 <gc_execute_line+0x1456>

    // All remaining motion modes (all but G0 and G80), require a valid feed rate value. In units per mm mode,
    // the value must be positive. In inverse time mode, a positive value must be passed with each block.
    } else {
      // Check if feed rate is defined for the motion modes that require it.
      if (gc_block.values.f == 0.0f) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [Feed rate undefined]
 80049ba:	4b28      	ldr	r3, [pc, #160]	; (8004a5c <gc_execute_line+0x107c>)
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	2100      	movs	r1, #0
 80049c0:	1c18      	adds	r0, r3, #0
 80049c2:	f7fb fc81 	bl	80002c8 <__aeabi_fcmpeq>
 80049c6:	1e03      	subs	r3, r0, #0
 80049c8:	d002      	beq.n	80049d0 <gc_execute_line+0xff0>
 80049ca:	2316      	movs	r3, #22
 80049cc:	f000 fd4d 	bl	800546a <gc_execute_line+0x1a8a>

      switch (gc_block.modal.motion) {
 80049d0:	4b22      	ldr	r3, [pc, #136]	; (8004a5c <gc_execute_line+0x107c>)
 80049d2:	785b      	ldrb	r3, [r3, #1]
 80049d4:	2b8c      	cmp	r3, #140	; 0x8c
 80049d6:	d100      	bne.n	80049da <gc_execute_line+0xffa>
 80049d8:	e1fa      	b.n	8004dd0 <gc_execute_line+0x13f0>
 80049da:	dc06      	bgt.n	80049ea <gc_execute_line+0x100a>
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d018      	beq.n	8004a12 <gc_execute_line+0x1032>
 80049e0:	2b03      	cmp	r3, #3
 80049e2:	d01e      	beq.n	8004a22 <gc_execute_line+0x1042>
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d009      	beq.n	80049fc <gc_execute_line+0x101c>
 80049e8:	e225      	b.n	8004e36 <gc_execute_line+0x1456>
 80049ea:	2b8e      	cmp	r3, #142	; 0x8e
 80049ec:	d100      	bne.n	80049f0 <gc_execute_line+0x1010>
 80049ee:	e1ef      	b.n	8004dd0 <gc_execute_line+0x13f0>
 80049f0:	da00      	bge.n	80049f4 <gc_execute_line+0x1014>
 80049f2:	e1e5      	b.n	8004dc0 <gc_execute_line+0x13e0>
 80049f4:	2b8f      	cmp	r3, #143	; 0x8f
 80049f6:	d100      	bne.n	80049fa <gc_execute_line+0x101a>
 80049f8:	e1e2      	b.n	8004dc0 <gc_execute_line+0x13e0>
 80049fa:	e21c      	b.n	8004e36 <gc_execute_line+0x1456>
        case MOTION_MODE_LINEAR:
          // [G1 Errors]: Feed rate undefined. Axis letter not configured or without real value.
          // Axis words are optional. If missing, set axis command flag to ignore execution.
          if (!axis_words) { axis_command = AXIS_COMMAND_NONE; }
 80049fc:	235a      	movs	r3, #90	; 0x5a
 80049fe:	18fb      	adds	r3, r7, r3
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d000      	beq.n	8004a08 <gc_execute_line+0x1028>
 8004a06:	e213      	b.n	8004e30 <gc_execute_line+0x1450>
 8004a08:	235f      	movs	r3, #95	; 0x5f
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	701a      	strb	r2, [r3, #0]

          break;
 8004a10:	e20e      	b.n	8004e30 <gc_execute_line+0x1450>
        case MOTION_MODE_CW_ARC: 
          gc_parser_flags |= GC_PARSER_ARC_IS_CLOCKWISE; // No break intentional.
 8004a12:	2353      	movs	r3, #83	; 0x53
 8004a14:	18fb      	adds	r3, r7, r3
 8004a16:	2253      	movs	r2, #83	; 0x53
 8004a18:	18ba      	adds	r2, r7, r2
 8004a1a:	7812      	ldrb	r2, [r2, #0]
 8004a1c:	2104      	movs	r1, #4
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	701a      	strb	r2, [r3, #0]
          // [G2/3 Offset-Mode Errors]: No axis words and/or offsets in selected plane. The radius to the current
          //   point and the radius to the target point differs more than 0.002mm (EMC def. 0.5mm OR 0.005mm and 0.1% radius).
          // [G2/3 Full-Circle-Mode Errors]: NOT SUPPORTED. Axis words exist. No offsets programmed. P must be an integer.
          // NOTE: Both radius and offsets are required for arc tracing and are pre-computed with the error-checking.

          if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 8004a22:	235a      	movs	r3, #90	; 0x5a
 8004a24:	18fb      	adds	r3, r7, r3
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d102      	bne.n	8004a32 <gc_execute_line+0x1052>
 8004a2c:	231a      	movs	r3, #26
 8004a2e:	f000 fd1c 	bl	800546a <gc_execute_line+0x1a8a>
          if (!(axis_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE); } // [No axis words in plane]
 8004a32:	235a      	movs	r3, #90	; 0x5a
 8004a34:	18fb      	adds	r3, r7, r3
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	225e      	movs	r2, #94	; 0x5e
 8004a3a:	18ba      	adds	r2, r7, r2
 8004a3c:	7812      	ldrb	r2, [r2, #0]
 8004a3e:	2101      	movs	r1, #1
 8004a40:	4091      	lsls	r1, r2
 8004a42:	225d      	movs	r2, #93	; 0x5d
 8004a44:	18ba      	adds	r2, r7, r2
 8004a46:	7812      	ldrb	r2, [r2, #0]
 8004a48:	2001      	movs	r0, #1
 8004a4a:	4090      	lsls	r0, r2
 8004a4c:	0002      	movs	r2, r0
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	4013      	ands	r3, r2
 8004a52:	d109      	bne.n	8004a68 <gc_execute_line+0x1088>
 8004a54:	2320      	movs	r3, #32
 8004a56:	f000 fd08 	bl	800546a <gc_execute_line+0x1a8a>
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	20000a14 	.word	0x20000a14
 8004a60:	200009c4 	.word	0x200009c4
 8004a64:	20000a24 	.word	0x20000a24

          // Calculate the change in position along each selected axis
          float x,y;
          x = gc_block.values.xyz[axis_0]-gc_state.position[axis_0]; // Delta x between current position and target
 8004a68:	235e      	movs	r3, #94	; 0x5e
 8004a6a:	18fb      	adds	r3, r7, r3
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	4ae4      	ldr	r2, [pc, #912]	; (8004e00 <gc_execute_line+0x1420>)
 8004a70:	330c      	adds	r3, #12
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	18d3      	adds	r3, r2, r3
 8004a76:	3304      	adds	r3, #4
 8004a78:	6818      	ldr	r0, [r3, #0]
 8004a7a:	235e      	movs	r3, #94	; 0x5e
 8004a7c:	18fb      	adds	r3, r7, r3
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	4ae0      	ldr	r2, [pc, #896]	; (8004e04 <gc_execute_line+0x1424>)
 8004a82:	3306      	adds	r3, #6
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	18d3      	adds	r3, r2, r3
 8004a88:	3304      	adds	r3, #4
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	1c19      	adds	r1, r3, #0
 8004a8e:	f7fc f921 	bl	8000cd4 <__aeabi_fsub>
 8004a92:	1c03      	adds	r3, r0, #0
 8004a94:	643b      	str	r3, [r7, #64]	; 0x40
          y = gc_block.values.xyz[axis_1]-gc_state.position[axis_1]; // Delta y between current position and target
 8004a96:	235d      	movs	r3, #93	; 0x5d
 8004a98:	18fb      	adds	r3, r7, r3
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	4ad8      	ldr	r2, [pc, #864]	; (8004e00 <gc_execute_line+0x1420>)
 8004a9e:	330c      	adds	r3, #12
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	18d3      	adds	r3, r2, r3
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	6818      	ldr	r0, [r3, #0]
 8004aa8:	235d      	movs	r3, #93	; 0x5d
 8004aaa:	18fb      	adds	r3, r7, r3
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	4ad5      	ldr	r2, [pc, #852]	; (8004e04 <gc_execute_line+0x1424>)
 8004ab0:	3306      	adds	r3, #6
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	18d3      	adds	r3, r2, r3
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	1c19      	adds	r1, r3, #0
 8004abc:	f7fc f90a 	bl	8000cd4 <__aeabi_fsub>
 8004ac0:	1c03      	adds	r3, r0, #0
 8004ac2:	63fb      	str	r3, [r7, #60]	; 0x3c

          if (value_words & bit(WORD_R)) { // Arc Radius Mode
 8004ac4:	2354      	movs	r3, #84	; 0x54
 8004ac6:	18fb      	adds	r3, r7, r3
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	2280      	movs	r2, #128	; 0x80
 8004acc:	4013      	ands	r3, r2
 8004ace:	d100      	bne.n	8004ad2 <gc_execute_line+0x10f2>
 8004ad0:	e0b8      	b.n	8004c44 <gc_execute_line+0x1264>
            bit_false(value_words,bit(WORD_R));
 8004ad2:	2354      	movs	r3, #84	; 0x54
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	2254      	movs	r2, #84	; 0x54
 8004ad8:	18ba      	adds	r2, r7, r2
 8004ada:	8812      	ldrh	r2, [r2, #0]
 8004adc:	2180      	movs	r1, #128	; 0x80
 8004ade:	438a      	bics	r2, r1
 8004ae0:	801a      	strh	r2, [r3, #0]
            if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8004ae2:	49c9      	ldr	r1, [pc, #804]	; (8004e08 <gc_execute_line+0x1428>)
 8004ae4:	4bc9      	ldr	r3, [pc, #804]	; (8004e0c <gc_execute_line+0x142c>)
 8004ae6:	2210      	movs	r2, #16
 8004ae8:	0018      	movs	r0, r3
 8004aea:	f007 fd53 	bl	800c594 <memcmp>
 8004aee:	1e03      	subs	r3, r0, #0
 8004af0:	d102      	bne.n	8004af8 <gc_execute_line+0x1118>
 8004af2:	2321      	movs	r3, #33	; 0x21
 8004af4:	f000 fcb9 	bl	800546a <gc_execute_line+0x1a8a>

            // Convert radius value to proper units.
            if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.r *= MM_PER_INCH; }
 8004af8:	4bc1      	ldr	r3, [pc, #772]	; (8004e00 <gc_execute_line+0x1420>)
 8004afa:	78db      	ldrb	r3, [r3, #3]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d109      	bne.n	8004b14 <gc_execute_line+0x1134>
 8004b00:	4bbf      	ldr	r3, [pc, #764]	; (8004e00 <gc_execute_line+0x1420>)
 8004b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b04:	49c2      	ldr	r1, [pc, #776]	; (8004e10 <gc_execute_line+0x1430>)
 8004b06:	1c18      	adds	r0, r3, #0
 8004b08:	f7fb ffc4 	bl	8000a94 <__aeabi_fmul>
 8004b0c:	1c03      	adds	r3, r0, #0
 8004b0e:	1c1a      	adds	r2, r3, #0
 8004b10:	4bbb      	ldr	r3, [pc, #748]	; (8004e00 <gc_execute_line+0x1420>)
 8004b12:	629a      	str	r2, [r3, #40]	; 0x28
                j = (y + (x * h_x2_div_d))/2
            */

            // First, use h_x2_div_d to compute 4*h^2 to check if it is negative or r is smaller
            // than d. If so, the sqrt of a negative number is complex and error out.
            float h_x2_div_d = 4.0f * gc_block.values.r*gc_block.values.r - x*x - y*y;
 8004b14:	4bba      	ldr	r3, [pc, #744]	; (8004e00 <gc_execute_line+0x1420>)
 8004b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b18:	2181      	movs	r1, #129	; 0x81
 8004b1a:	05c9      	lsls	r1, r1, #23
 8004b1c:	1c18      	adds	r0, r3, #0
 8004b1e:	f7fb ffb9 	bl	8000a94 <__aeabi_fmul>
 8004b22:	1c03      	adds	r3, r0, #0
 8004b24:	1c1a      	adds	r2, r3, #0
 8004b26:	4bb6      	ldr	r3, [pc, #728]	; (8004e00 <gc_execute_line+0x1420>)
 8004b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2a:	1c19      	adds	r1, r3, #0
 8004b2c:	1c10      	adds	r0, r2, #0
 8004b2e:	f7fb ffb1 	bl	8000a94 <__aeabi_fmul>
 8004b32:	1c03      	adds	r3, r0, #0
 8004b34:	1c1c      	adds	r4, r3, #0
 8004b36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b38:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004b3a:	f7fb ffab 	bl	8000a94 <__aeabi_fmul>
 8004b3e:	1c03      	adds	r3, r0, #0
 8004b40:	1c19      	adds	r1, r3, #0
 8004b42:	1c20      	adds	r0, r4, #0
 8004b44:	f7fc f8c6 	bl	8000cd4 <__aeabi_fsub>
 8004b48:	1c03      	adds	r3, r0, #0
 8004b4a:	1c1c      	adds	r4, r3, #0
 8004b4c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b4e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004b50:	f7fb ffa0 	bl	8000a94 <__aeabi_fmul>
 8004b54:	1c03      	adds	r3, r0, #0
 8004b56:	1c19      	adds	r1, r3, #0
 8004b58:	1c20      	adds	r0, r4, #0
 8004b5a:	f7fc f8bb 	bl	8000cd4 <__aeabi_fsub>
 8004b5e:	1c03      	adds	r3, r0, #0
 8004b60:	64bb      	str	r3, [r7, #72]	; 0x48

            if (h_x2_div_d < 0) { FAIL(STATUS_GCODE_ARC_RADIUS_ERROR); } // [Arc radius error]
 8004b62:	2100      	movs	r1, #0
 8004b64:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004b66:	f7fb fbb5 	bl	80002d4 <__aeabi_fcmplt>
 8004b6a:	1e03      	subs	r3, r0, #0
 8004b6c:	d002      	beq.n	8004b74 <gc_execute_line+0x1194>
 8004b6e:	2322      	movs	r3, #34	; 0x22
 8004b70:	f000 fc7b 	bl	800546a <gc_execute_line+0x1a8a>

            // Finish computing h_x2_div_d.
            h_x2_div_d = -sqrtf(h_x2_div_d)/hypot_f(x,y); // == -(h * 2 / d)
 8004b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b76:	1c18      	adds	r0, r3, #0
 8004b78:	f007 febc 	bl	800c8f4 <sqrtf>
 8004b7c:	1c02      	adds	r2, r0, #0
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	061b      	lsls	r3, r3, #24
 8004b82:	4053      	eors	r3, r2
 8004b84:	001c      	movs	r4, r3
 8004b86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b8a:	1c11      	adds	r1, r2, #0
 8004b8c:	1c18      	adds	r0, r3, #0
 8004b8e:	f001 fe04 	bl	800679a <hypot_f>
 8004b92:	1c03      	adds	r3, r0, #0
 8004b94:	1c19      	adds	r1, r3, #0
 8004b96:	1c20      	adds	r0, r4, #0
 8004b98:	f7fb fd8c 	bl	80006b4 <__aeabi_fdiv>
 8004b9c:	1c03      	adds	r3, r0, #0
 8004b9e:	64bb      	str	r3, [r7, #72]	; 0x48
            // Invert the sign of h_x2_div_d if the circle is counter clockwise (see sketch below)
            if (gc_block.modal.motion == MOTION_MODE_CCW_ARC) { h_x2_div_d = -h_x2_div_d; }
 8004ba0:	4b97      	ldr	r3, [pc, #604]	; (8004e00 <gc_execute_line+0x1420>)
 8004ba2:	785b      	ldrb	r3, [r3, #1]
 8004ba4:	2b03      	cmp	r3, #3
 8004ba6:	d104      	bne.n	8004bb2 <gc_execute_line+0x11d2>
 8004ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004baa:	2280      	movs	r2, #128	; 0x80
 8004bac:	0612      	lsls	r2, r2, #24
 8004bae:	4053      	eors	r3, r2
 8004bb0:	64bb      	str	r3, [r7, #72]	; 0x48
            */
            // Negative R is g-code-alese for "I want a circle with more than 180 degrees of travel" (go figure!),
            // even though it is advised against ever generating such circles in a single line of g-code. By
            // inverting the sign of h_x2_div_d the center of the circles is placed on the opposite side of the line of
            // travel and thus we get the unadvisably long arcs as prescribed.
            if (gc_block.values.r < 0) {
 8004bb2:	4b93      	ldr	r3, [pc, #588]	; (8004e00 <gc_execute_line+0x1420>)
 8004bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	1c18      	adds	r0, r3, #0
 8004bba:	f7fb fb8b 	bl	80002d4 <__aeabi_fcmplt>
 8004bbe:	1e03      	subs	r3, r0, #0
 8004bc0:	d00b      	beq.n	8004bda <gc_execute_line+0x11fa>
                h_x2_div_d = -h_x2_div_d;
 8004bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bc4:	2280      	movs	r2, #128	; 0x80
 8004bc6:	0612      	lsls	r2, r2, #24
 8004bc8:	4053      	eors	r3, r2
 8004bca:	64bb      	str	r3, [r7, #72]	; 0x48
                gc_block.values.r = -gc_block.values.r; // Finished with r. Set to positive for mc_arc
 8004bcc:	4b8c      	ldr	r3, [pc, #560]	; (8004e00 <gc_execute_line+0x1420>)
 8004bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd0:	2280      	movs	r2, #128	; 0x80
 8004bd2:	0612      	lsls	r2, r2, #24
 8004bd4:	405a      	eors	r2, r3
 8004bd6:	4b8a      	ldr	r3, [pc, #552]	; (8004e00 <gc_execute_line+0x1420>)
 8004bd8:	629a      	str	r2, [r3, #40]	; 0x28
            }
            // Complete the operation by calculating the actual center of the arc
            gc_block.values.ijk[axis_0] = 0.5f*(x-(y*h_x2_div_d));
 8004bda:	235e      	movs	r3, #94	; 0x5e
 8004bdc:	18fb      	adds	r3, r7, r3
 8004bde:	781c      	ldrb	r4, [r3, #0]
 8004be0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004be2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004be4:	f7fb ff56 	bl	8000a94 <__aeabi_fmul>
 8004be8:	1c03      	adds	r3, r0, #0
 8004bea:	1c19      	adds	r1, r3, #0
 8004bec:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004bee:	f7fc f871 	bl	8000cd4 <__aeabi_fsub>
 8004bf2:	1c03      	adds	r3, r0, #0
 8004bf4:	21fc      	movs	r1, #252	; 0xfc
 8004bf6:	0589      	lsls	r1, r1, #22
 8004bf8:	1c18      	adds	r0, r3, #0
 8004bfa:	f7fb ff4b 	bl	8000a94 <__aeabi_fmul>
 8004bfe:	1c03      	adds	r3, r0, #0
 8004c00:	1c19      	adds	r1, r3, #0
 8004c02:	4a7f      	ldr	r2, [pc, #508]	; (8004e00 <gc_execute_line+0x1420>)
 8004c04:	1ca3      	adds	r3, r4, #2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	18d3      	adds	r3, r2, r3
 8004c0a:	3308      	adds	r3, #8
 8004c0c:	6019      	str	r1, [r3, #0]
            gc_block.values.ijk[axis_1] = 0.5f*(y+(x*h_x2_div_d));
 8004c0e:	235d      	movs	r3, #93	; 0x5d
 8004c10:	18fb      	adds	r3, r7, r3
 8004c12:	781c      	ldrb	r4, [r3, #0]
 8004c14:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004c16:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004c18:	f7fb ff3c 	bl	8000a94 <__aeabi_fmul>
 8004c1c:	1c03      	adds	r3, r0, #0
 8004c1e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c20:	1c18      	adds	r0, r3, #0
 8004c22:	f7fb fbb5 	bl	8000390 <__aeabi_fadd>
 8004c26:	1c03      	adds	r3, r0, #0
 8004c28:	21fc      	movs	r1, #252	; 0xfc
 8004c2a:	0589      	lsls	r1, r1, #22
 8004c2c:	1c18      	adds	r0, r3, #0
 8004c2e:	f7fb ff31 	bl	8000a94 <__aeabi_fmul>
 8004c32:	1c03      	adds	r3, r0, #0
 8004c34:	1c19      	adds	r1, r3, #0
 8004c36:	4a72      	ldr	r2, [pc, #456]	; (8004e00 <gc_execute_line+0x1420>)
 8004c38:	1ca3      	adds	r3, r4, #2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	18d3      	adds	r3, r2, r3
 8004c3e:	3308      	adds	r3, #8
 8004c40:	6019      	str	r1, [r3, #0]
            if (delta_r > 0.005f) {
              if (delta_r > 0.5f) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.5mm
              if (delta_r > (0.001f*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
            }
          }
          break;
 8004c42:	e0f8      	b.n	8004e36 <gc_execute_line+0x1456>
            if (!(ijk_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_OFFSETS_IN_PLANE); } // [No offsets in plane]
 8004c44:	2359      	movs	r3, #89	; 0x59
 8004c46:	18fb      	adds	r3, r7, r3
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	225e      	movs	r2, #94	; 0x5e
 8004c4c:	18ba      	adds	r2, r7, r2
 8004c4e:	7812      	ldrb	r2, [r2, #0]
 8004c50:	2101      	movs	r1, #1
 8004c52:	4091      	lsls	r1, r2
 8004c54:	225d      	movs	r2, #93	; 0x5d
 8004c56:	18ba      	adds	r2, r7, r2
 8004c58:	7812      	ldrb	r2, [r2, #0]
 8004c5a:	2001      	movs	r0, #1
 8004c5c:	4090      	lsls	r0, r2
 8004c5e:	0002      	movs	r2, r0
 8004c60:	430a      	orrs	r2, r1
 8004c62:	4013      	ands	r3, r2
 8004c64:	d102      	bne.n	8004c6c <gc_execute_line+0x128c>
 8004c66:	2323      	movs	r3, #35	; 0x23
 8004c68:	f000 fbff 	bl	800546a <gc_execute_line+0x1a8a>
            bit_false(value_words,(bit(WORD_I)|bit(WORD_J)|bit(WORD_K)));
 8004c6c:	2354      	movs	r3, #84	; 0x54
 8004c6e:	18fb      	adds	r3, r7, r3
 8004c70:	2254      	movs	r2, #84	; 0x54
 8004c72:	18ba      	adds	r2, r7, r2
 8004c74:	8812      	ldrh	r2, [r2, #0]
 8004c76:	210e      	movs	r1, #14
 8004c78:	438a      	bics	r2, r1
 8004c7a:	801a      	strh	r2, [r3, #0]
            if (gc_block.modal.units == UNITS_MODE_INCHES) {
 8004c7c:	4b60      	ldr	r3, [pc, #384]	; (8004e00 <gc_execute_line+0x1420>)
 8004c7e:	78db      	ldrb	r3, [r3, #3]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d133      	bne.n	8004cec <gc_execute_line+0x130c>
              for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 8004c84:	234f      	movs	r3, #79	; 0x4f
 8004c86:	18fb      	adds	r3, r7, r3
 8004c88:	2200      	movs	r2, #0
 8004c8a:	701a      	strb	r2, [r3, #0]
 8004c8c:	e029      	b.n	8004ce2 <gc_execute_line+0x1302>
                if (ijk_words & bit(idx)) { gc_block.values.ijk[idx] *= MM_PER_INCH; }
 8004c8e:	2359      	movs	r3, #89	; 0x59
 8004c90:	18fb      	adds	r3, r7, r3
 8004c92:	781a      	ldrb	r2, [r3, #0]
 8004c94:	234f      	movs	r3, #79	; 0x4f
 8004c96:	18fb      	adds	r3, r7, r3
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	411a      	asrs	r2, r3
 8004c9c:	0013      	movs	r3, r2
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	d017      	beq.n	8004cd4 <gc_execute_line+0x12f4>
 8004ca4:	234f      	movs	r3, #79	; 0x4f
 8004ca6:	18fb      	adds	r3, r7, r3
 8004ca8:	781c      	ldrb	r4, [r3, #0]
 8004caa:	234f      	movs	r3, #79	; 0x4f
 8004cac:	18fb      	adds	r3, r7, r3
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	4a53      	ldr	r2, [pc, #332]	; (8004e00 <gc_execute_line+0x1420>)
 8004cb2:	3302      	adds	r3, #2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	18d3      	adds	r3, r2, r3
 8004cb8:	3308      	adds	r3, #8
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4954      	ldr	r1, [pc, #336]	; (8004e10 <gc_execute_line+0x1430>)
 8004cbe:	1c18      	adds	r0, r3, #0
 8004cc0:	f7fb fee8 	bl	8000a94 <__aeabi_fmul>
 8004cc4:	1c03      	adds	r3, r0, #0
 8004cc6:	1c19      	adds	r1, r3, #0
 8004cc8:	4a4d      	ldr	r2, [pc, #308]	; (8004e00 <gc_execute_line+0x1420>)
 8004cca:	1ca3      	adds	r3, r4, #2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	18d3      	adds	r3, r2, r3
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	6019      	str	r1, [r3, #0]
              for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 8004cd4:	234f      	movs	r3, #79	; 0x4f
 8004cd6:	18fb      	adds	r3, r7, r3
 8004cd8:	781a      	ldrb	r2, [r3, #0]
 8004cda:	234f      	movs	r3, #79	; 0x4f
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	3201      	adds	r2, #1
 8004ce0:	701a      	strb	r2, [r3, #0]
 8004ce2:	234f      	movs	r3, #79	; 0x4f
 8004ce4:	18fb      	adds	r3, r7, r3
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d9d0      	bls.n	8004c8e <gc_execute_line+0x12ae>
            x -= gc_block.values.ijk[axis_0]; // Delta x between circle center and target
 8004cec:	235e      	movs	r3, #94	; 0x5e
 8004cee:	18fb      	adds	r3, r7, r3
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	4a43      	ldr	r2, [pc, #268]	; (8004e00 <gc_execute_line+0x1420>)
 8004cf4:	3302      	adds	r3, #2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	18d3      	adds	r3, r2, r3
 8004cfa:	3308      	adds	r3, #8
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	1c19      	adds	r1, r3, #0
 8004d00:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004d02:	f7fb ffe7 	bl	8000cd4 <__aeabi_fsub>
 8004d06:	1c03      	adds	r3, r0, #0
 8004d08:	643b      	str	r3, [r7, #64]	; 0x40
            y -= gc_block.values.ijk[axis_1]; // Delta y between circle center and target
 8004d0a:	235d      	movs	r3, #93	; 0x5d
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	4a3b      	ldr	r2, [pc, #236]	; (8004e00 <gc_execute_line+0x1420>)
 8004d12:	3302      	adds	r3, #2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	18d3      	adds	r3, r2, r3
 8004d18:	3308      	adds	r3, #8
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	1c19      	adds	r1, r3, #0
 8004d1e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004d20:	f7fb ffd8 	bl	8000cd4 <__aeabi_fsub>
 8004d24:	1c03      	adds	r3, r0, #0
 8004d26:	63fb      	str	r3, [r7, #60]	; 0x3c
            float target_r = hypot_f(x,y);
 8004d28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d2c:	1c11      	adds	r1, r2, #0
 8004d2e:	1c18      	adds	r0, r3, #0
 8004d30:	f001 fd33 	bl	800679a <hypot_f>
 8004d34:	1c03      	adds	r3, r0, #0
 8004d36:	63bb      	str	r3, [r7, #56]	; 0x38
            gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0], gc_block.values.ijk[axis_1]);
 8004d38:	235e      	movs	r3, #94	; 0x5e
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	4a30      	ldr	r2, [pc, #192]	; (8004e00 <gc_execute_line+0x1420>)
 8004d40:	3302      	adds	r3, #2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	18d3      	adds	r3, r2, r3
 8004d46:	3308      	adds	r3, #8
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	235d      	movs	r3, #93	; 0x5d
 8004d4c:	18fb      	adds	r3, r7, r3
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	4a2b      	ldr	r2, [pc, #172]	; (8004e00 <gc_execute_line+0x1420>)
 8004d52:	3302      	adds	r3, #2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	18d3      	adds	r3, r2, r3
 8004d58:	3308      	adds	r3, #8
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	1c19      	adds	r1, r3, #0
 8004d5e:	f001 fd1c 	bl	800679a <hypot_f>
 8004d62:	1c02      	adds	r2, r0, #0
 8004d64:	4b26      	ldr	r3, [pc, #152]	; (8004e00 <gc_execute_line+0x1420>)
 8004d66:	629a      	str	r2, [r3, #40]	; 0x28
            float delta_r = fabsf(target_r-gc_block.values.r);
 8004d68:	4b25      	ldr	r3, [pc, #148]	; (8004e00 <gc_execute_line+0x1420>)
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6c:	1c19      	adds	r1, r3, #0
 8004d6e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004d70:	f7fb ffb0 	bl	8000cd4 <__aeabi_fsub>
 8004d74:	1c03      	adds	r3, r0, #0
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	085b      	lsrs	r3, r3, #1
 8004d7a:	637b      	str	r3, [r7, #52]	; 0x34
            if (delta_r > 0.005f) {
 8004d7c:	4925      	ldr	r1, [pc, #148]	; (8004e14 <gc_execute_line+0x1434>)
 8004d7e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d80:	f7fb fabc 	bl	80002fc <__aeabi_fcmpgt>
 8004d84:	1e03      	subs	r3, r0, #0
 8004d86:	d100      	bne.n	8004d8a <gc_execute_line+0x13aa>
          break;
 8004d88:	e055      	b.n	8004e36 <gc_execute_line+0x1456>
              if (delta_r > 0.5f) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.5mm
 8004d8a:	21fc      	movs	r1, #252	; 0xfc
 8004d8c:	0589      	lsls	r1, r1, #22
 8004d8e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d90:	f7fb fab4 	bl	80002fc <__aeabi_fcmpgt>
 8004d94:	1e03      	subs	r3, r0, #0
 8004d96:	d002      	beq.n	8004d9e <gc_execute_line+0x13be>
 8004d98:	2321      	movs	r3, #33	; 0x21
 8004d9a:	f000 fb66 	bl	800546a <gc_execute_line+0x1a8a>
              if (delta_r > (0.001f*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
 8004d9e:	4b18      	ldr	r3, [pc, #96]	; (8004e00 <gc_execute_line+0x1420>)
 8004da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da2:	491d      	ldr	r1, [pc, #116]	; (8004e18 <gc_execute_line+0x1438>)
 8004da4:	1c18      	adds	r0, r3, #0
 8004da6:	f7fb fe75 	bl	8000a94 <__aeabi_fmul>
 8004daa:	1c03      	adds	r3, r0, #0
 8004dac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004dae:	1c18      	adds	r0, r3, #0
 8004db0:	f7fb fa90 	bl	80002d4 <__aeabi_fcmplt>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d100      	bne.n	8004dba <gc_execute_line+0x13da>
          break;
 8004db8:	e03d      	b.n	8004e36 <gc_execute_line+0x1456>
              if (delta_r > (0.001f*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
 8004dba:	2321      	movs	r3, #33	; 0x21
 8004dbc:	f000 fb55 	bl	800546a <gc_execute_line+0x1a8a>
        case MOTION_MODE_PROBE_TOWARD_NO_ERROR: case MOTION_MODE_PROBE_AWAY_NO_ERROR:
            gc_parser_flags |= GC_PARSER_PROBE_IS_NO_ERROR; // No break intentional.
 8004dc0:	2353      	movs	r3, #83	; 0x53
 8004dc2:	18fb      	adds	r3, r7, r3
 8004dc4:	2253      	movs	r2, #83	; 0x53
 8004dc6:	18ba      	adds	r2, r7, r2
 8004dc8:	7812      	ldrb	r2, [r2, #0]
 8004dca:	2110      	movs	r1, #16
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	701a      	strb	r2, [r3, #0]
        case MOTION_MODE_PROBE_TOWARD: case MOTION_MODE_PROBE_AWAY:
            if ((gc_block.modal.motion == MOTION_MODE_PROBE_AWAY) ||
 8004dd0:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <gc_execute_line+0x1420>)
 8004dd2:	785b      	ldrb	r3, [r3, #1]
 8004dd4:	2b8e      	cmp	r3, #142	; 0x8e
 8004dd6:	d003      	beq.n	8004de0 <gc_execute_line+0x1400>
                (gc_block.modal.motion == MOTION_MODE_PROBE_AWAY_NO_ERROR)) { gc_parser_flags |= GC_PARSER_PROBE_IS_AWAY; }
 8004dd8:	4b09      	ldr	r3, [pc, #36]	; (8004e00 <gc_execute_line+0x1420>)
 8004dda:	785b      	ldrb	r3, [r3, #1]
            if ((gc_block.modal.motion == MOTION_MODE_PROBE_AWAY) ||
 8004ddc:	2b8f      	cmp	r3, #143	; 0x8f
 8004dde:	d107      	bne.n	8004df0 <gc_execute_line+0x1410>
                (gc_block.modal.motion == MOTION_MODE_PROBE_AWAY_NO_ERROR)) { gc_parser_flags |= GC_PARSER_PROBE_IS_AWAY; }
 8004de0:	2353      	movs	r3, #83	; 0x53
 8004de2:	18fb      	adds	r3, r7, r3
 8004de4:	2253      	movs	r2, #83	; 0x53
 8004de6:	18ba      	adds	r2, r7, r2
 8004de8:	7812      	ldrb	r2, [r2, #0]
 8004dea:	2108      	movs	r1, #8
 8004dec:	430a      	orrs	r2, r1
 8004dee:	701a      	strb	r2, [r3, #0]
          // [G38 Errors]: Target is same current. No axis words. Cutter compensation is enabled. Feed rate
          //   is undefined. Probe is triggered. NOTE: Probe check moved to probe cycle. Instead of returning
          //   an error, it issues an alarm to prevent further motion to the probe. It's also done there to
          //   allow the planner buffer to empty and move off the probe trigger before another probing cycle.
          if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 8004df0:	235a      	movs	r3, #90	; 0x5a
 8004df2:	18fb      	adds	r3, r7, r3
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d110      	bne.n	8004e1c <gc_execute_line+0x143c>
 8004dfa:	231a      	movs	r3, #26
 8004dfc:	e335      	b.n	800546a <gc_execute_line+0x1a8a>
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	20000a14 	.word	0x20000a14
 8004e04:	200009c4 	.word	0x200009c4
 8004e08:	20000a48 	.word	0x20000a48
 8004e0c:	200009e0 	.word	0x200009e0
 8004e10:	41cb3333 	.word	0x41cb3333
 8004e14:	3ba3d70a 	.word	0x3ba3d70a
 8004e18:	3a83126f 	.word	0x3a83126f
          if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8004e1c:	49b4      	ldr	r1, [pc, #720]	; (80050f0 <gc_execute_line+0x1710>)
 8004e1e:	4bb5      	ldr	r3, [pc, #724]	; (80050f4 <gc_execute_line+0x1714>)
 8004e20:	2210      	movs	r2, #16
 8004e22:	0018      	movs	r0, r3
 8004e24:	f007 fbb6 	bl	800c594 <memcmp>
 8004e28:	1e03      	subs	r3, r0, #0
 8004e2a:	d103      	bne.n	8004e34 <gc_execute_line+0x1454>
 8004e2c:	2321      	movs	r3, #33	; 0x21
 8004e2e:	e31c      	b.n	800546a <gc_execute_line+0x1a8a>
          break;
 8004e30:	46c0      	nop			; (mov r8, r8)
 8004e32:	e000      	b.n	8004e36 <gc_execute_line+0x1456>
          break;
 8004e34:	46c0      	nop			; (mov r8, r8)

  // [21. Program flow ]: No error checks required.

  // [0. Non-specific error-checks]: Complete unused value words check, i.e. IJK used when in arc
  // radius mode, or axis words that aren't used in the block.
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) {
 8004e36:	2353      	movs	r3, #83	; 0x53
 8004e38:	18fb      	adds	r3, r7, r3
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	4013      	ands	r3, r2
 8004e40:	d008      	beq.n	8004e54 <gc_execute_line+0x1474>
      // Jogging only uses the F feed rate and XYZ value words. N is valid, but S and T are invalid.
      bit_false(value_words, (bit(WORD_N) | bit(WORD_F)));
 8004e42:	2354      	movs	r3, #84	; 0x54
 8004e44:	18fb      	adds	r3, r7, r3
 8004e46:	2254      	movs	r2, #84	; 0x54
 8004e48:	18ba      	adds	r2, r7, r2
 8004e4a:	8812      	ldrh	r2, [r2, #0]
 8004e4c:	2121      	movs	r1, #33	; 0x21
 8004e4e:	438a      	bics	r2, r1
 8004e50:	801a      	strh	r2, [r3, #0]
 8004e52:	e007      	b.n	8004e64 <gc_execute_line+0x1484>
  } else {
      bit_false(value_words, (bit(WORD_N) | bit(WORD_F) | bit(WORD_S) | bit(WORD_T))); // Remove single-meaning value words.
 8004e54:	2354      	movs	r3, #84	; 0x54
 8004e56:	18fb      	adds	r3, r7, r3
 8004e58:	2254      	movs	r2, #84	; 0x54
 8004e5a:	18ba      	adds	r2, r7, r2
 8004e5c:	8812      	ldrh	r2, [r2, #0]
 8004e5e:	49a6      	ldr	r1, [pc, #664]	; (80050f8 <gc_execute_line+0x1718>)
 8004e60:	400a      	ands	r2, r1
 8004e62:	801a      	strh	r2, [r3, #0]
  }
  if (axis_command) { bit_false(value_words,(bit(WORD_X)|bit(WORD_Y)|bit(WORD_Z)|bit(WORD_A))); } // Remove axis words.
 8004e64:	235f      	movs	r3, #95	; 0x5f
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d007      	beq.n	8004e7e <gc_execute_line+0x149e>
 8004e6e:	2354      	movs	r3, #84	; 0x54
 8004e70:	18fb      	adds	r3, r7, r3
 8004e72:	2254      	movs	r2, #84	; 0x54
 8004e74:	18ba      	adds	r2, r7, r2
 8004e76:	8812      	ldrh	r2, [r2, #0]
 8004e78:	49a0      	ldr	r1, [pc, #640]	; (80050fc <gc_execute_line+0x171c>)
 8004e7a:	400a      	ands	r2, r1
 8004e7c:	801a      	strh	r2, [r3, #0]
  if (value_words) { FAIL(STATUS_GCODE_UNUSED_WORDS); } // [Unused words]
 8004e7e:	2354      	movs	r3, #84	; 0x54
 8004e80:	18fb      	adds	r3, r7, r3
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <gc_execute_line+0x14ac>
 8004e88:	2324      	movs	r3, #36	; 0x24
 8004e8a:	e2ee      	b.n	800546a <gc_execute_line+0x1a8a>
     need to update the state and execute the block according to the order-of-execution.
  */

  // Initialize planner data struct for motion blocks.
  plan_line_data_t plan_data;
  plan_line_data_t *pl_data = &plan_data;
 8004e8c:	230c      	movs	r3, #12
 8004e8e:	18fb      	adds	r3, r7, r3
 8004e90:	633b      	str	r3, [r7, #48]	; 0x30
  memset(pl_data,0,sizeof(plan_line_data_t)); // Zero pl_data struct
 8004e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e94:	220c      	movs	r2, #12
 8004e96:	2100      	movs	r1, #0
 8004e98:	0018      	movs	r0, r3
 8004e9a:	f007 fb93 	bl	800c5c4 <memset>

                                              // Intercept jog commands and complete error checking for valid jog commands and execute.
                                              // NOTE: G-code parser state is not updated, except the position to ensure sequential jog
                                              // targets are computed correctly. The final parser position after a jog is updated in
                                              // protocol_execute_realtime() when jogging completes or is canceled.
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) {
 8004e9e:	2353      	movs	r3, #83	; 0x53
 8004ea0:	18fb      	adds	r3, r7, r3
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	d03a      	beq.n	8004f20 <gc_execute_line+0x1540>
      // Only distance and unit modal commands and G53 absolute override command are allowed.
      // NOTE: Feed rate word and axis word checks have already been performed in STEP 3.
      if (command_words & ~(bit(MODAL_GROUP_G3) | bit(MODAL_GROUP_G6 | bit(MODAL_GROUP_G0)))) { FAIL(STATUS_INVALID_JOG_COMMAND) };
 8004eaa:	2356      	movs	r3, #86	; 0x56
 8004eac:	18fb      	adds	r3, r7, r3
 8004eae:	881b      	ldrh	r3, [r3, #0]
 8004eb0:	2249      	movs	r2, #73	; 0x49
 8004eb2:	4393      	bics	r3, r2
 8004eb4:	d001      	beq.n	8004eba <gc_execute_line+0x14da>
 8004eb6:	2310      	movs	r3, #16
 8004eb8:	e2d7      	b.n	800546a <gc_execute_line+0x1a8a>
      if (!(gc_block.non_modal_command == NON_MODAL_ABSOLUTE_OVERRIDE || gc_block.non_modal_command == NON_MODAL_NO_ACTION)) { FAIL(STATUS_INVALID_JOG_COMMAND); }
 8004eba:	4b91      	ldr	r3, [pc, #580]	; (8005100 <gc_execute_line+0x1720>)
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	2b35      	cmp	r3, #53	; 0x35
 8004ec0:	d005      	beq.n	8004ece <gc_execute_line+0x14ee>
 8004ec2:	4b8f      	ldr	r3, [pc, #572]	; (8005100 <gc_execute_line+0x1720>)
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <gc_execute_line+0x14ee>
 8004eca:	2310      	movs	r3, #16
 8004ecc:	e2cd      	b.n	800546a <gc_execute_line+0x1a8a>

      // Initialize planner data to current spindle and coolant modal state.
      pl_data->spindle_speed = gc_state.spindle_speed;
 8004ece:	4b8d      	ldr	r3, [pc, #564]	; (8005104 <gc_execute_line+0x1724>)
 8004ed0:	68da      	ldr	r2, [r3, #12]
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed4:	605a      	str	r2, [r3, #4]
      plan_data.condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 8004ed6:	4b8b      	ldr	r3, [pc, #556]	; (8005104 <gc_execute_line+0x1724>)
 8004ed8:	7a5a      	ldrb	r2, [r3, #9]
 8004eda:	4b8a      	ldr	r3, [pc, #552]	; (8005104 <gc_execute_line+0x1724>)
 8004edc:	7a1b      	ldrb	r3, [r3, #8]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	18fb      	adds	r3, r7, r3
 8004ee6:	721a      	strb	r2, [r3, #8]

      uint8_t status = jog_execute(&plan_data, &gc_block);
 8004ee8:	232f      	movs	r3, #47	; 0x2f
 8004eea:	18fc      	adds	r4, r7, r3
 8004eec:	4a84      	ldr	r2, [pc, #528]	; (8005100 <gc_execute_line+0x1720>)
 8004eee:	230c      	movs	r3, #12
 8004ef0:	18fb      	adds	r3, r7, r3
 8004ef2:	0011      	movs	r1, r2
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	f000 fabf 	bl	8005478 <jog_execute>
 8004efa:	0003      	movs	r3, r0
 8004efc:	7023      	strb	r3, [r4, #0]
      if (status == STATUS_OK) { memcpy(gc_state.position, gc_block.values.xyz, sizeof(gc_block.values.xyz)); }
 8004efe:	232f      	movs	r3, #47	; 0x2f
 8004f00:	18fb      	adds	r3, r7, r3
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d107      	bne.n	8004f18 <gc_execute_line+0x1538>
 8004f08:	4b7e      	ldr	r3, [pc, #504]	; (8005104 <gc_execute_line+0x1724>)
 8004f0a:	4a7d      	ldr	r2, [pc, #500]	; (8005100 <gc_execute_line+0x1720>)
 8004f0c:	331c      	adds	r3, #28
 8004f0e:	3234      	adds	r2, #52	; 0x34
 8004f10:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004f12:	c313      	stmia	r3!, {r0, r1, r4}
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	601a      	str	r2, [r3, #0]
      return(status);
 8004f18:	232f      	movs	r3, #47	; 0x2f
 8004f1a:	18fb      	adds	r3, r7, r3
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	e2a4      	b.n	800546a <gc_execute_line+0x1a8a>
  }

  // If in laser mode, setup laser power based on current and past parser conditions.
  if (bit_istrue(settings.flags, BITFLAG_LASER_MODE)) {
 8004f20:	4b79      	ldr	r3, [pc, #484]	; (8005108 <gc_execute_line+0x1728>)
 8004f22:	2258      	movs	r2, #88	; 0x58
 8004f24:	5c9b      	ldrb	r3, [r3, r2]
 8004f26:	001a      	movs	r2, r3
 8004f28:	2302      	movs	r3, #2
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	d054      	beq.n	8004fd8 <gc_execute_line+0x15f8>
      if (!((gc_block.modal.motion == MOTION_MODE_LINEAR) || (gc_block.modal.motion == MOTION_MODE_CW_ARC)
 8004f2e:	4b74      	ldr	r3, [pc, #464]	; (8005100 <gc_execute_line+0x1720>)
 8004f30:	785b      	ldrb	r3, [r3, #1]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d00f      	beq.n	8004f56 <gc_execute_line+0x1576>
 8004f36:	4b72      	ldr	r3, [pc, #456]	; (8005100 <gc_execute_line+0x1720>)
 8004f38:	785b      	ldrb	r3, [r3, #1]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d00b      	beq.n	8004f56 <gc_execute_line+0x1576>
          || (gc_block.modal.motion == MOTION_MODE_CCW_ARC))) {
 8004f3e:	4b70      	ldr	r3, [pc, #448]	; (8005100 <gc_execute_line+0x1720>)
 8004f40:	785b      	ldrb	r3, [r3, #1]
      if (!((gc_block.modal.motion == MOTION_MODE_LINEAR) || (gc_block.modal.motion == MOTION_MODE_CW_ARC)
 8004f42:	2b03      	cmp	r3, #3
 8004f44:	d007      	beq.n	8004f56 <gc_execute_line+0x1576>
          gc_parser_flags |= GC_PARSER_LASER_DISABLE;
 8004f46:	2353      	movs	r3, #83	; 0x53
 8004f48:	18fb      	adds	r3, r7, r3
 8004f4a:	2253      	movs	r2, #83	; 0x53
 8004f4c:	18ba      	adds	r2, r7, r2
 8004f4e:	7812      	ldrb	r2, [r2, #0]
 8004f50:	2140      	movs	r1, #64	; 0x40
 8004f52:	430a      	orrs	r2, r1
 8004f54:	701a      	strb	r2, [r3, #0]
      }

      // Any motion mode with axis words is allowed to be passed from a spindle speed update. 
      // NOTE: G1 and G0 without axis words sets axis_command to none. G28/30 are intentionally omitted.
      // TODO: Check sync conditions for M3 enabled motions that don't enter the planner. (zero length).
      if (axis_words && (axis_command == AXIS_COMMAND_MOTION_MODE)) {
 8004f56:	235a      	movs	r3, #90	; 0x5a
 8004f58:	18fb      	adds	r3, r7, r3
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00e      	beq.n	8004f7e <gc_execute_line+0x159e>
 8004f60:	235f      	movs	r3, #95	; 0x5f
 8004f62:	18fb      	adds	r3, r7, r3
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d109      	bne.n	8004f7e <gc_execute_line+0x159e>
        gc_parser_flags |= GC_PARSER_LASER_ISMOTION;
 8004f6a:	2353      	movs	r3, #83	; 0x53
 8004f6c:	18fb      	adds	r3, r7, r3
 8004f6e:	2253      	movs	r2, #83	; 0x53
 8004f70:	18ba      	adds	r2, r7, r2
 8004f72:	7812      	ldrb	r2, [r2, #0]
 8004f74:	2180      	movs	r1, #128	; 0x80
 8004f76:	4249      	negs	r1, r1
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	701a      	strb	r2, [r3, #0]
 8004f7c:	e02c      	b.n	8004fd8 <gc_execute_line+0x15f8>
      }
      else {
        // M3 constant power laser requires planner syncs to update the laser when changing between
        // a G1/2/3 motion mode state and vice versa when there is no motion in the line.
        if (gc_state.modal.spindle == SPINDLE_ENABLE_CW) {
 8004f7e:	4b61      	ldr	r3, [pc, #388]	; (8005104 <gc_execute_line+0x1724>)
 8004f80:	7a5b      	ldrb	r3, [r3, #9]
 8004f82:	2b10      	cmp	r3, #16
 8004f84:	d128      	bne.n	8004fd8 <gc_execute_line+0x15f8>
          if ((gc_state.modal.motion == MOTION_MODE_LINEAR) || (gc_state.modal.motion == MOTION_MODE_CW_ARC)
 8004f86:	4b5f      	ldr	r3, [pc, #380]	; (8005104 <gc_execute_line+0x1724>)
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d007      	beq.n	8004f9e <gc_execute_line+0x15be>
 8004f8e:	4b5d      	ldr	r3, [pc, #372]	; (8005104 <gc_execute_line+0x1724>)
 8004f90:	781b      	ldrb	r3, [r3, #0]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d003      	beq.n	8004f9e <gc_execute_line+0x15be>
            || (gc_state.modal.motion == MOTION_MODE_CCW_ARC)) {
 8004f96:	4b5b      	ldr	r3, [pc, #364]	; (8005104 <gc_execute_line+0x1724>)
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d10e      	bne.n	8004fbc <gc_execute_line+0x15dc>
            if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8004f9e:	2353      	movs	r3, #83	; 0x53
 8004fa0:	18fb      	adds	r3, r7, r3
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	2240      	movs	r2, #64	; 0x40
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	d016      	beq.n	8004fd8 <gc_execute_line+0x15f8>
              gc_parser_flags |= GC_PARSER_LASER_FORCE_SYNC; // Change from G1/2/3 motion mode.
 8004faa:	2353      	movs	r3, #83	; 0x53
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	2253      	movs	r2, #83	; 0x53
 8004fb0:	18ba      	adds	r2, r7, r2
 8004fb2:	7812      	ldrb	r2, [r2, #0]
 8004fb4:	2120      	movs	r1, #32
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	701a      	strb	r2, [r3, #0]
            if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8004fba:	e00d      	b.n	8004fd8 <gc_execute_line+0x15f8>
            }
          }
          else {
            // When changing to a G1 motion mode without axis words from a non-G1/2/3 motion mode.
            if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8004fbc:	2353      	movs	r3, #83	; 0x53
 8004fbe:	18fb      	adds	r3, r7, r3
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	2240      	movs	r2, #64	; 0x40
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	d107      	bne.n	8004fd8 <gc_execute_line+0x15f8>
              gc_parser_flags |= GC_PARSER_LASER_FORCE_SYNC;
 8004fc8:	2353      	movs	r3, #83	; 0x53
 8004fca:	18fb      	adds	r3, r7, r3
 8004fcc:	2253      	movs	r2, #83	; 0x53
 8004fce:	18ba      	adds	r2, r7, r2
 8004fd0:	7812      	ldrb	r2, [r2, #0]
 8004fd2:	2120      	movs	r1, #32
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	701a      	strb	r2, [r3, #0]
      }
  }

  // [0. Non-specific/common error-checks and miscellaneous setup]:
  // NOTE: If no line number is present, the value is zero.
  gc_state.line_number = gc_block.values.n;
 8004fd8:	4b49      	ldr	r3, [pc, #292]	; (8005100 <gc_execute_line+0x1720>)
 8004fda:	6a1a      	ldr	r2, [r3, #32]
 8004fdc:	4b49      	ldr	r3, [pc, #292]	; (8005104 <gc_execute_line+0x1724>)
 8004fde:	619a      	str	r2, [r3, #24]
  #endif

  // [1. Comments feedback ]:  NOT SUPPORTED

  // [2. Set feed rate mode ]:
  gc_state.modal.feed_rate = gc_block.modal.feed_rate;
 8004fe0:	4b47      	ldr	r3, [pc, #284]	; (8005100 <gc_execute_line+0x1720>)
 8004fe2:	789a      	ldrb	r2, [r3, #2]
 8004fe4:	4b47      	ldr	r3, [pc, #284]	; (8005104 <gc_execute_line+0x1724>)
 8004fe6:	705a      	strb	r2, [r3, #1]
  if (gc_state.modal.feed_rate) { pl_data->condition |= PL_COND_FLAG_INVERSE_TIME; } // Set condition flag for planner use.
 8004fe8:	4b46      	ldr	r3, [pc, #280]	; (8005104 <gc_execute_line+0x1724>)
 8004fea:	785b      	ldrb	r3, [r3, #1]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d006      	beq.n	8004ffe <gc_execute_line+0x161e>
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff2:	7a1b      	ldrb	r3, [r3, #8]
 8004ff4:	2208      	movs	r2, #8
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	b2da      	uxtb	r2, r3
 8004ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ffc:	721a      	strb	r2, [r3, #8]

  // [3. Set feed rate ]:
  gc_state.feed_rate = gc_block.values.f; // Always copy this value. See feed rate error-checking.
 8004ffe:	4b40      	ldr	r3, [pc, #256]	; (8005100 <gc_execute_line+0x1720>)
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	4b40      	ldr	r3, [pc, #256]	; (8005104 <gc_execute_line+0x1724>)
 8005004:	611a      	str	r2, [r3, #16]
  pl_data->feed_rate = gc_state.feed_rate; // Record data for planner use.
 8005006:	4b3f      	ldr	r3, [pc, #252]	; (8005104 <gc_execute_line+0x1724>)
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500c:	601a      	str	r2, [r3, #0]

  // [4. Set spindle speed ]:
  if ((gc_state.spindle_speed != gc_block.values.s) || bit_istrue(gc_parser_flags, GC_PARSER_LASER_FORCE_SYNC)) {
 800500e:	4b3d      	ldr	r3, [pc, #244]	; (8005104 <gc_execute_line+0x1724>)
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	4b3b      	ldr	r3, [pc, #236]	; (8005100 <gc_execute_line+0x1720>)
 8005014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005016:	1c19      	adds	r1, r3, #0
 8005018:	1c10      	adds	r0, r2, #0
 800501a:	f7fb f955 	bl	80002c8 <__aeabi_fcmpeq>
 800501e:	1e03      	subs	r3, r0, #0
 8005020:	d005      	beq.n	800502e <gc_execute_line+0x164e>
 8005022:	2353      	movs	r3, #83	; 0x53
 8005024:	18fb      	adds	r3, r7, r3
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	2220      	movs	r2, #32
 800502a:	4013      	ands	r3, r2
 800502c:	d023      	beq.n	8005076 <gc_execute_line+0x1696>
      if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 800502e:	4b35      	ldr	r3, [pc, #212]	; (8005104 <gc_execute_line+0x1724>)
 8005030:	7a5b      	ldrb	r3, [r3, #9]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d01b      	beq.n	800506e <gc_execute_line+0x168e>
#ifdef VARIABLE_SPINDLE
        if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_ISMOTION)) {
 8005036:	2353      	movs	r3, #83	; 0x53
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	b25b      	sxtb	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	db15      	blt.n	800506e <gc_execute_line+0x168e>
          if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8005042:	2353      	movs	r3, #83	; 0x53
 8005044:	18fb      	adds	r3, r7, r3
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	2240      	movs	r2, #64	; 0x40
 800504a:	4013      	ands	r3, r2
 800504c:	d007      	beq.n	800505e <gc_execute_line+0x167e>
            spindle_sync(gc_state.modal.spindle, 0.0);
 800504e:	4b2d      	ldr	r3, [pc, #180]	; (8005104 <gc_execute_line+0x1724>)
 8005050:	7a5b      	ldrb	r3, [r3, #9]
 8005052:	2200      	movs	r2, #0
 8005054:	1c11      	adds	r1, r2, #0
 8005056:	0018      	movs	r0, r3
 8005058:	f005 f848 	bl	800a0ec <spindle_sync>
 800505c:	e007      	b.n	800506e <gc_execute_line+0x168e>
          }
          else { spindle_sync(gc_state.modal.spindle, gc_block.values.s); }
 800505e:	4b29      	ldr	r3, [pc, #164]	; (8005104 <gc_execute_line+0x1724>)
 8005060:	7a5a      	ldrb	r2, [r3, #9]
 8005062:	4b27      	ldr	r3, [pc, #156]	; (8005100 <gc_execute_line+0x1720>)
 8005064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005066:	1c19      	adds	r1, r3, #0
 8005068:	0010      	movs	r0, r2
 800506a:	f005 f83f 	bl	800a0ec <spindle_sync>
        }
#else
          spindle_sync(gc_state.modal.spindle, 0.0);
#endif
      }
      gc_state.spindle_speed = gc_block.values.s; // Update spindle speed state.
 800506e:	4b24      	ldr	r3, [pc, #144]	; (8005100 <gc_execute_line+0x1720>)
 8005070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005072:	4b24      	ldr	r3, [pc, #144]	; (8005104 <gc_execute_line+0x1724>)
 8005074:	60da      	str	r2, [r3, #12]
  }
  // NOTE: Pass zero spindle speed for all restricted laser motions.
  if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8005076:	2353      	movs	r3, #83	; 0x53
 8005078:	18fb      	adds	r3, r7, r3
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	2240      	movs	r2, #64	; 0x40
 800507e:	4013      	ands	r3, r2
 8005080:	d103      	bne.n	800508a <gc_execute_line+0x16aa>
      pl_data->spindle_speed = gc_state.spindle_speed; // Record data for planner use. 
 8005082:	4b20      	ldr	r3, [pc, #128]	; (8005104 <gc_execute_line+0x1724>)
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005088:	605a      	str	r2, [r3, #4]
  } // else { pl_data->spindle_speed = 0.0; } // Initialized as zero already.

  // [5. Select tool ]: NOT SUPPORTED. Only tracks tool value.
  gc_state.tool = gc_block.values.t;
 800508a:	4b1d      	ldr	r3, [pc, #116]	; (8005100 <gc_execute_line+0x1720>)
 800508c:	2230      	movs	r2, #48	; 0x30
 800508e:	5c9a      	ldrb	r2, [r3, r2]
 8005090:	4b1c      	ldr	r3, [pc, #112]	; (8005104 <gc_execute_line+0x1724>)
 8005092:	751a      	strb	r2, [r3, #20]

  // [6. Change tool ]: NOT SUPPORTED

  // [7. Spindle control ]:
  if (gc_state.modal.spindle != gc_block.modal.spindle) {
 8005094:	4b1b      	ldr	r3, [pc, #108]	; (8005104 <gc_execute_line+0x1724>)
 8005096:	7a5a      	ldrb	r2, [r3, #9]
 8005098:	4b19      	ldr	r3, [pc, #100]	; (8005100 <gc_execute_line+0x1720>)
 800509a:	7a9b      	ldrb	r3, [r3, #10]
 800509c:	429a      	cmp	r2, r3
 800509e:	d00b      	beq.n	80050b8 <gc_execute_line+0x16d8>
    // Update spindle control and apply spindle speed when enabling it in this block.
    // NOTE: All spindle state changes are synced, even in laser mode. Also, pl_data,
    // rather than gc_state, is used to manage laser state for non-laser motions.
    spindle_sync(gc_block.modal.spindle, pl_data->spindle_speed);
 80050a0:	4b17      	ldr	r3, [pc, #92]	; (8005100 <gc_execute_line+0x1720>)
 80050a2:	7a9a      	ldrb	r2, [r3, #10]
 80050a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	1c19      	adds	r1, r3, #0
 80050aa:	0010      	movs	r0, r2
 80050ac:	f005 f81e 	bl	800a0ec <spindle_sync>
    gc_state.modal.spindle = gc_block.modal.spindle;
 80050b0:	4b13      	ldr	r3, [pc, #76]	; (8005100 <gc_execute_line+0x1720>)
 80050b2:	7a9a      	ldrb	r2, [r3, #10]
 80050b4:	4b13      	ldr	r3, [pc, #76]	; (8005104 <gc_execute_line+0x1724>)
 80050b6:	725a      	strb	r2, [r3, #9]
  }
  pl_data->condition |= gc_state.modal.spindle; // Set condition flag for planner use.
 80050b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ba:	7a1a      	ldrb	r2, [r3, #8]
 80050bc:	4b11      	ldr	r3, [pc, #68]	; (8005104 <gc_execute_line+0x1724>)
 80050be:	7a5b      	ldrb	r3, [r3, #9]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c6:	721a      	strb	r2, [r3, #8]

  // [8. Coolant control ]:
  if (gc_state.modal.coolant != gc_block.modal.coolant) {
 80050c8:	4b0e      	ldr	r3, [pc, #56]	; (8005104 <gc_execute_line+0x1724>)
 80050ca:	7a1a      	ldrb	r2, [r3, #8]
 80050cc:	4b0c      	ldr	r3, [pc, #48]	; (8005100 <gc_execute_line+0x1720>)
 80050ce:	7a5b      	ldrb	r3, [r3, #9]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d023      	beq.n	800511c <gc_execute_line+0x173c>
    // NOTE: Coolant M-codes are modal. Only one command per line is allowed. But, multiple states
    // can exist at the same time, while coolant disable clears all states.
    coolant_sync(gc_block.modal.coolant);
 80050d4:	4b0a      	ldr	r3, [pc, #40]	; (8005100 <gc_execute_line+0x1720>)
 80050d6:	7a5b      	ldrb	r3, [r3, #9]
 80050d8:	0018      	movs	r0, r3
 80050da:	f7fe fb8b 	bl	80037f4 <coolant_sync>
    if (gc_block.modal.coolant == COOLANT_DISABLE) { gc_state.modal.coolant = COOLANT_DISABLE; }
 80050de:	4b08      	ldr	r3, [pc, #32]	; (8005100 <gc_execute_line+0x1720>)
 80050e0:	7a5b      	ldrb	r3, [r3, #9]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d112      	bne.n	800510c <gc_execute_line+0x172c>
 80050e6:	4b07      	ldr	r3, [pc, #28]	; (8005104 <gc_execute_line+0x1724>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	721a      	strb	r2, [r3, #8]
 80050ec:	e016      	b.n	800511c <gc_execute_line+0x173c>
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	20000a48 	.word	0x20000a48
 80050f4:	200009e0 	.word	0x200009e0
 80050f8:	fffffcde 	.word	0xfffffcde
 80050fc:	ffffc3ff 	.word	0xffffc3ff
 8005100:	20000a14 	.word	0x20000a14
 8005104:	200009c4 	.word	0x200009c4
 8005108:	20000b44 	.word	0x20000b44
    else { gc_state.modal.coolant |= gc_block.modal.coolant; }
 800510c:	4bc6      	ldr	r3, [pc, #792]	; (8005428 <gc_execute_line+0x1a48>)
 800510e:	7a1a      	ldrb	r2, [r3, #8]
 8005110:	4bc6      	ldr	r3, [pc, #792]	; (800542c <gc_execute_line+0x1a4c>)
 8005112:	7a5b      	ldrb	r3, [r3, #9]
 8005114:	4313      	orrs	r3, r2
 8005116:	b2da      	uxtb	r2, r3
 8005118:	4bc3      	ldr	r3, [pc, #780]	; (8005428 <gc_execute_line+0x1a48>)
 800511a:	721a      	strb	r2, [r3, #8]
  }
  pl_data->condition |= gc_state.modal.coolant; // Set condition flag for planner use.
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	7a1a      	ldrb	r2, [r3, #8]
 8005120:	4bc1      	ldr	r3, [pc, #772]	; (8005428 <gc_execute_line+0x1a48>)
 8005122:	7a1b      	ldrb	r3, [r3, #8]
 8005124:	4313      	orrs	r3, r2
 8005126:	b2da      	uxtb	r2, r3
 8005128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512a:	721a      	strb	r2, [r3, #8]
			mc_override_ctrl_update(gc_state.modal.override);
		}
	#endif
	
  // [10. Dwell ]:
  if (gc_block.non_modal_command == NON_MODAL_DWELL) { mc_dwell(gc_block.values.p); }
 800512c:	4bbf      	ldr	r3, [pc, #764]	; (800542c <gc_execute_line+0x1a4c>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	2b04      	cmp	r3, #4
 8005132:	d104      	bne.n	800513e <gc_execute_line+0x175e>
 8005134:	4bbd      	ldr	r3, [pc, #756]	; (800542c <gc_execute_line+0x1a4c>)
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	1c18      	adds	r0, r3, #0
 800513a:	f001 f8d7 	bl	80062ec <mc_dwell>

  // [11. Set active plane ]:
  gc_state.modal.plane_select = gc_block.modal.plane_select;
 800513e:	4bbb      	ldr	r3, [pc, #748]	; (800542c <gc_execute_line+0x1a4c>)
 8005140:	795a      	ldrb	r2, [r3, #5]
 8005142:	4bb9      	ldr	r3, [pc, #740]	; (8005428 <gc_execute_line+0x1a48>)
 8005144:	711a      	strb	r2, [r3, #4]

  // [12. Set length units ]:
  gc_state.modal.units = gc_block.modal.units;
 8005146:	4bb9      	ldr	r3, [pc, #740]	; (800542c <gc_execute_line+0x1a4c>)
 8005148:	78da      	ldrb	r2, [r3, #3]
 800514a:	4bb7      	ldr	r3, [pc, #732]	; (8005428 <gc_execute_line+0x1a48>)
 800514c:	709a      	strb	r2, [r3, #2]

  // [14. Cutter length compensation ]: G43.1 and G49 supported. G43 NOT SUPPORTED.
  // NOTE: If G43 were supported, its operation wouldn't be any different from G43.1 in terms
  // of execution. The error-checking step would simply load the offset value into the correct
  // axis of the block XYZ value array.
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates a change.
 800514e:	235f      	movs	r3, #95	; 0x5f
 8005150:	18fb      	adds	r3, r7, r3
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	2b03      	cmp	r3, #3
 8005156:	d11a      	bne.n	800518e <gc_execute_line+0x17ae>
    gc_state.modal.tool_length = gc_block.modal.tool_length;
 8005158:	4bb4      	ldr	r3, [pc, #720]	; (800542c <gc_execute_line+0x1a4c>)
 800515a:	799a      	ldrb	r2, [r3, #6]
 800515c:	4bb2      	ldr	r3, [pc, #712]	; (8005428 <gc_execute_line+0x1a48>)
 800515e:	715a      	strb	r2, [r3, #5]
    if (gc_state.modal.tool_length == TOOL_LENGTH_OFFSET_CANCEL) { // G49
 8005160:	4bb1      	ldr	r3, [pc, #708]	; (8005428 <gc_execute_line+0x1a48>)
 8005162:	795b      	ldrb	r3, [r3, #5]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d102      	bne.n	800516e <gc_execute_line+0x178e>
      gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] = 0.0f;
 8005168:	4bb0      	ldr	r3, [pc, #704]	; (800542c <gc_execute_line+0x1a4c>)
 800516a:	2200      	movs	r2, #0
 800516c:	63da      	str	r2, [r3, #60]	; 0x3c
    } // else G43.1
    if ( gc_state.tool_length_offset != gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] ) {
 800516e:	4bae      	ldr	r3, [pc, #696]	; (8005428 <gc_execute_line+0x1a48>)
 8005170:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005172:	4bae      	ldr	r3, [pc, #696]	; (800542c <gc_execute_line+0x1a4c>)
 8005174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005176:	1c19      	adds	r1, r3, #0
 8005178:	1c10      	adds	r0, r2, #0
 800517a:	f7fb f8a5 	bl	80002c8 <__aeabi_fcmpeq>
 800517e:	1e03      	subs	r3, r0, #0
 8005180:	d105      	bne.n	800518e <gc_execute_line+0x17ae>
      gc_state.tool_length_offset = gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS];
 8005182:	4baa      	ldr	r3, [pc, #680]	; (800542c <gc_execute_line+0x1a4c>)
 8005184:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005186:	4ba8      	ldr	r3, [pc, #672]	; (8005428 <gc_execute_line+0x1a48>)
 8005188:	64da      	str	r2, [r3, #76]	; 0x4c
      system_flag_wco_change();
 800518a:	f006 fe03 	bl	800bd94 <system_flag_wco_change>
    }
  }

  // [15. Coordinate system selection ]:
  if (gc_state.modal.coord_select != gc_block.modal.coord_select) {
 800518e:	4ba6      	ldr	r3, [pc, #664]	; (8005428 <gc_execute_line+0x1a48>)
 8005190:	799a      	ldrb	r2, [r3, #6]
 8005192:	4ba6      	ldr	r3, [pc, #664]	; (800542c <gc_execute_line+0x1a4c>)
 8005194:	79db      	ldrb	r3, [r3, #7]
 8005196:	429a      	cmp	r2, r3
 8005198:	d00d      	beq.n	80051b6 <gc_execute_line+0x17d6>
    gc_state.modal.coord_select = gc_block.modal.coord_select;
 800519a:	4ba4      	ldr	r3, [pc, #656]	; (800542c <gc_execute_line+0x1a4c>)
 800519c:	79da      	ldrb	r2, [r3, #7]
 800519e:	4ba2      	ldr	r3, [pc, #648]	; (8005428 <gc_execute_line+0x1a48>)
 80051a0:	719a      	strb	r2, [r3, #6]
    memcpy(gc_state.coord_system,block_coord_system,N_AXIS*sizeof(float));
 80051a2:	4ba1      	ldr	r3, [pc, #644]	; (8005428 <gc_execute_line+0x1a48>)
 80051a4:	2218      	movs	r2, #24
 80051a6:	18ba      	adds	r2, r7, r2
 80051a8:	332c      	adds	r3, #44	; 0x2c
 80051aa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80051ac:	c313      	stmia	r3!, {r0, r1, r4}
 80051ae:	6812      	ldr	r2, [r2, #0]
 80051b0:	601a      	str	r2, [r3, #0]
    system_flag_wco_change();
 80051b2:	f006 fdef 	bl	800bd94 <system_flag_wco_change>

  // [16. Set path control mode ]: G61.1/G64 NOT SUPPORTED
  // gc_state.modal.control = gc_block.modal.control; // NOTE: Always default.

  // [17. Set distance mode ]:
  gc_state.modal.distance = gc_block.modal.distance;
 80051b6:	4b9d      	ldr	r3, [pc, #628]	; (800542c <gc_execute_line+0x1a4c>)
 80051b8:	791a      	ldrb	r2, [r3, #4]
 80051ba:	4b9b      	ldr	r3, [pc, #620]	; (8005428 <gc_execute_line+0x1a48>)
 80051bc:	70da      	strb	r2, [r3, #3]

  // [18. Set retract mode ]: NOT SUPPORTED

  // [19. Go to predefined position, Set G10, or Set axis offsets ]:
  switch(gc_block.non_modal_command) {
 80051be:	4b9b      	ldr	r3, [pc, #620]	; (800542c <gc_execute_line+0x1a4c>)
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	2b26      	cmp	r3, #38	; 0x26
 80051c4:	d049      	beq.n	800525a <gc_execute_line+0x187a>
 80051c6:	dc06      	bgt.n	80051d6 <gc_execute_line+0x17f6>
 80051c8:	2b1c      	cmp	r3, #28
 80051ca:	d025      	beq.n	8005218 <gc_execute_line+0x1838>
 80051cc:	2b1e      	cmp	r3, #30
 80051ce:	d023      	beq.n	8005218 <gc_execute_line+0x1838>
 80051d0:	2b0a      	cmp	r3, #10
 80051d2:	d007      	beq.n	80051e4 <gc_execute_line+0x1804>
 80051d4:	e062      	b.n	800529c <gc_execute_line+0x18bc>
 80051d6:	2b5c      	cmp	r3, #92	; 0x5c
 80051d8:	d04b      	beq.n	8005272 <gc_execute_line+0x1892>
 80051da:	2b66      	cmp	r3, #102	; 0x66
 80051dc:	d054      	beq.n	8005288 <gc_execute_line+0x18a8>
 80051de:	2b28      	cmp	r3, #40	; 0x28
 80051e0:	d041      	beq.n	8005266 <gc_execute_line+0x1886>
 80051e2:	e05b      	b.n	800529c <gc_execute_line+0x18bc>
    case NON_MODAL_SET_COORDINATE_DATA:
      settings_write_coord_data(coord_select,gc_block.values.ijk);
 80051e4:	4a92      	ldr	r2, [pc, #584]	; (8005430 <gc_execute_line+0x1a50>)
 80051e6:	235b      	movs	r3, #91	; 0x5b
 80051e8:	18fb      	adds	r3, r7, r3
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	0011      	movs	r1, r2
 80051ee:	0018      	movs	r0, r3
 80051f0:	f004 fa02 	bl	80095f8 <settings_write_coord_data>
      // Update system coordinate system if currently active.
      if (gc_state.modal.coord_select == coord_select) {
 80051f4:	4b8c      	ldr	r3, [pc, #560]	; (8005428 <gc_execute_line+0x1a48>)
 80051f6:	799b      	ldrb	r3, [r3, #6]
 80051f8:	225b      	movs	r2, #91	; 0x5b
 80051fa:	18ba      	adds	r2, r7, r2
 80051fc:	7812      	ldrb	r2, [r2, #0]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d14b      	bne.n	800529a <gc_execute_line+0x18ba>
        memcpy(gc_state.coord_system,gc_block.values.ijk,N_AXIS*sizeof(float));
 8005202:	4b89      	ldr	r3, [pc, #548]	; (8005428 <gc_execute_line+0x1a48>)
 8005204:	4a89      	ldr	r2, [pc, #548]	; (800542c <gc_execute_line+0x1a4c>)
 8005206:	332c      	adds	r3, #44	; 0x2c
 8005208:	3210      	adds	r2, #16
 800520a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800520c:	c313      	stmia	r3!, {r0, r1, r4}
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	601a      	str	r2, [r3, #0]
        system_flag_wco_change();
 8005212:	f006 fdbf 	bl	800bd94 <system_flag_wco_change>
      }
      break;
 8005216:	e040      	b.n	800529a <gc_execute_line+0x18ba>
    case NON_MODAL_GO_HOME_0: case NON_MODAL_GO_HOME_1:
      // Move to intermediate position before going home. Obeys current coordinate system and offsets
      // and absolute and incremental modes.
      pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 8005218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521a:	7a1b      	ldrb	r3, [r3, #8]
 800521c:	2201      	movs	r2, #1
 800521e:	4313      	orrs	r3, r2
 8005220:	b2da      	uxtb	r2, r3
 8005222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005224:	721a      	strb	r2, [r3, #8]
      if (axis_command) { mc_line(gc_block.values.xyz, pl_data); }
 8005226:	235f      	movs	r3, #95	; 0x5f
 8005228:	18fb      	adds	r3, r7, r3
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <gc_execute_line+0x185c>
 8005230:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005232:	4b80      	ldr	r3, [pc, #512]	; (8005434 <gc_execute_line+0x1a54>)
 8005234:	0011      	movs	r1, r2
 8005236:	0018      	movs	r0, r3
 8005238:	f000 fda2 	bl	8005d80 <mc_line>
      mc_line(gc_block.values.ijk, pl_data);
 800523c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800523e:	4b7c      	ldr	r3, [pc, #496]	; (8005430 <gc_execute_line+0x1a50>)
 8005240:	0011      	movs	r1, r2
 8005242:	0018      	movs	r0, r3
 8005244:	f000 fd9c 	bl	8005d80 <mc_line>
      memcpy(gc_state.position, gc_block.values.ijk, N_AXIS*sizeof(float));
 8005248:	4b77      	ldr	r3, [pc, #476]	; (8005428 <gc_execute_line+0x1a48>)
 800524a:	4a78      	ldr	r2, [pc, #480]	; (800542c <gc_execute_line+0x1a4c>)
 800524c:	331c      	adds	r3, #28
 800524e:	3210      	adds	r2, #16
 8005250:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005252:	c313      	stmia	r3!, {r0, r1, r4}
 8005254:	6812      	ldr	r2, [r2, #0]
 8005256:	601a      	str	r2, [r3, #0]
      break;
 8005258:	e020      	b.n	800529c <gc_execute_line+0x18bc>
    case NON_MODAL_SET_HOME_0:
      settings_write_coord_data(SETTING_INDEX_G28,gc_state.position);
 800525a:	4b77      	ldr	r3, [pc, #476]	; (8005438 <gc_execute_line+0x1a58>)
 800525c:	0019      	movs	r1, r3
 800525e:	2006      	movs	r0, #6
 8005260:	f004 f9ca 	bl	80095f8 <settings_write_coord_data>
      break;
 8005264:	e01a      	b.n	800529c <gc_execute_line+0x18bc>
    case NON_MODAL_SET_HOME_1:
      settings_write_coord_data(SETTING_INDEX_G30,gc_state.position);
 8005266:	4b74      	ldr	r3, [pc, #464]	; (8005438 <gc_execute_line+0x1a58>)
 8005268:	0019      	movs	r1, r3
 800526a:	2007      	movs	r0, #7
 800526c:	f004 f9c4 	bl	80095f8 <settings_write_coord_data>
      break;
 8005270:	e014      	b.n	800529c <gc_execute_line+0x18bc>
    case NON_MODAL_SET_COORDINATE_OFFSET:
      memcpy(gc_state.coord_offset,gc_block.values.xyz,sizeof(gc_block.values.xyz));
 8005272:	4b6d      	ldr	r3, [pc, #436]	; (8005428 <gc_execute_line+0x1a48>)
 8005274:	4a6d      	ldr	r2, [pc, #436]	; (800542c <gc_execute_line+0x1a4c>)
 8005276:	333c      	adds	r3, #60	; 0x3c
 8005278:	3234      	adds	r2, #52	; 0x34
 800527a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800527c:	c313      	stmia	r3!, {r0, r1, r4}
 800527e:	6812      	ldr	r2, [r2, #0]
 8005280:	601a      	str	r2, [r3, #0]
      system_flag_wco_change();
 8005282:	f006 fd87 	bl	800bd94 <system_flag_wco_change>
      break;
 8005286:	e009      	b.n	800529c <gc_execute_line+0x18bc>
    case NON_MODAL_RESET_COORDINATE_OFFSET:
      clear_vector(gc_state.coord_offset); // Disable G92 offsets by zeroing offset vector.
 8005288:	4b6c      	ldr	r3, [pc, #432]	; (800543c <gc_execute_line+0x1a5c>)
 800528a:	2210      	movs	r2, #16
 800528c:	2100      	movs	r1, #0
 800528e:	0018      	movs	r0, r3
 8005290:	f007 f998 	bl	800c5c4 <memset>
      system_flag_wco_change();
 8005294:	f006 fd7e 	bl	800bd94 <system_flag_wco_change>
      break;
 8005298:	e000      	b.n	800529c <gc_execute_line+0x18bc>
      break;
 800529a:	46c0      	nop			; (mov r8, r8)


  // [20. Motion modes ]:
  // NOTE: Commands G10,G28,G30,G92 lock out and prevent axis words from use in motion modes.
  // Enter motion modes only if there are axis words or a motion mode command word in the block.
  gc_state.modal.motion = gc_block.modal.motion;
 800529c:	4b63      	ldr	r3, [pc, #396]	; (800542c <gc_execute_line+0x1a4c>)
 800529e:	785a      	ldrb	r2, [r3, #1]
 80052a0:	4b61      	ldr	r3, [pc, #388]	; (8005428 <gc_execute_line+0x1a48>)
 80052a2:	701a      	strb	r2, [r3, #0]
  if (gc_state.modal.motion != MOTION_MODE_NONE) {
 80052a4:	4b60      	ldr	r3, [pc, #384]	; (8005428 <gc_execute_line+0x1a48>)
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	2b50      	cmp	r3, #80	; 0x50
 80052aa:	d100      	bne.n	80052ae <gc_execute_line+0x18ce>
 80052ac:	e077      	b.n	800539e <gc_execute_line+0x19be>
    if (axis_command == AXIS_COMMAND_MOTION_MODE) {
 80052ae:	235f      	movs	r3, #95	; 0x5f
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d000      	beq.n	80052ba <gc_execute_line+0x18da>
 80052b8:	e071      	b.n	800539e <gc_execute_line+0x19be>
      uint8_t gc_update_pos = GC_UPDATE_POS_TARGET;
 80052ba:	2347      	movs	r3, #71	; 0x47
 80052bc:	18fb      	adds	r3, r7, r3
 80052be:	2200      	movs	r2, #0
 80052c0:	701a      	strb	r2, [r3, #0]
      if (gc_state.modal.motion == MOTION_MODE_LINEAR) {
 80052c2:	4b59      	ldr	r3, [pc, #356]	; (8005428 <gc_execute_line+0x1a48>)
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d106      	bne.n	80052d8 <gc_execute_line+0x18f8>
        mc_line(gc_block.values.xyz, pl_data);
 80052ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052cc:	4b59      	ldr	r3, [pc, #356]	; (8005434 <gc_execute_line+0x1a54>)
 80052ce:	0011      	movs	r1, r2
 80052d0:	0018      	movs	r0, r3
 80052d2:	f000 fd55 	bl	8005d80 <mc_line>
 80052d6:	e04d      	b.n	8005374 <gc_execute_line+0x1994>
      } else if (gc_state.modal.motion == MOTION_MODE_SEEK) {
 80052d8:	4b53      	ldr	r3, [pc, #332]	; (8005428 <gc_execute_line+0x1a48>)
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10d      	bne.n	80052fc <gc_execute_line+0x191c>
        pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80052e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e2:	7a1b      	ldrb	r3, [r3, #8]
 80052e4:	2201      	movs	r2, #1
 80052e6:	4313      	orrs	r3, r2
 80052e8:	b2da      	uxtb	r2, r3
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	721a      	strb	r2, [r3, #8]
        mc_line(gc_block.values.xyz, pl_data);
 80052ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052f0:	4b50      	ldr	r3, [pc, #320]	; (8005434 <gc_execute_line+0x1a54>)
 80052f2:	0011      	movs	r1, r2
 80052f4:	0018      	movs	r0, r3
 80052f6:	f000 fd43 	bl	8005d80 <mc_line>
 80052fa:	e03b      	b.n	8005374 <gc_execute_line+0x1994>
      } else if ((gc_state.modal.motion == MOTION_MODE_CW_ARC) || (gc_state.modal.motion == MOTION_MODE_CCW_ARC)) {
 80052fc:	4b4a      	ldr	r3, [pc, #296]	; (8005428 <gc_execute_line+0x1a48>)
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	2b02      	cmp	r3, #2
 8005302:	d003      	beq.n	800530c <gc_execute_line+0x192c>
 8005304:	4b48      	ldr	r3, [pc, #288]	; (8005428 <gc_execute_line+0x1a48>)
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	2b03      	cmp	r3, #3
 800530a:	d120      	bne.n	800534e <gc_execute_line+0x196e>
          mc_arc(gc_block.values.xyz, pl_data, gc_state.position, gc_block.values.ijk, gc_block.values.r,
 800530c:	4b47      	ldr	r3, [pc, #284]	; (800542c <gc_execute_line+0x1a4c>)
 800530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              axis_0, axis_1, axis_linear, bit_istrue(gc_parser_flags, GC_PARSER_ARC_IS_CLOCKWISE));
 8005310:	2253      	movs	r2, #83	; 0x53
 8005312:	18ba      	adds	r2, r7, r2
 8005314:	7812      	ldrb	r2, [r2, #0]
 8005316:	2104      	movs	r1, #4
 8005318:	400a      	ands	r2, r1
          mc_arc(gc_block.values.xyz, pl_data, gc_state.position, gc_block.values.ijk, gc_block.values.r,
 800531a:	1e51      	subs	r1, r2, #1
 800531c:	418a      	sbcs	r2, r1
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	4d43      	ldr	r5, [pc, #268]	; (8005430 <gc_execute_line+0x1a50>)
 8005322:	4c45      	ldr	r4, [pc, #276]	; (8005438 <gc_execute_line+0x1a58>)
 8005324:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005326:	4843      	ldr	r0, [pc, #268]	; (8005434 <gc_execute_line+0x1a54>)
 8005328:	9204      	str	r2, [sp, #16]
 800532a:	225c      	movs	r2, #92	; 0x5c
 800532c:	18ba      	adds	r2, r7, r2
 800532e:	7812      	ldrb	r2, [r2, #0]
 8005330:	9203      	str	r2, [sp, #12]
 8005332:	225d      	movs	r2, #93	; 0x5d
 8005334:	18ba      	adds	r2, r7, r2
 8005336:	7812      	ldrb	r2, [r2, #0]
 8005338:	9202      	str	r2, [sp, #8]
 800533a:	225e      	movs	r2, #94	; 0x5e
 800533c:	18ba      	adds	r2, r7, r2
 800533e:	7812      	ldrb	r2, [r2, #0]
 8005340:	9201      	str	r2, [sp, #4]
 8005342:	9300      	str	r3, [sp, #0]
 8005344:	002b      	movs	r3, r5
 8005346:	0022      	movs	r2, r4
 8005348:	f000 fd66 	bl	8005e18 <mc_arc>
 800534c:	e012      	b.n	8005374 <gc_execute_line+0x1994>
      } else {
        // NOTE: gc_block.values.xyz is returned from mc_probe_cycle with the updated position value. So
        // upon a successful probing cycle, the machine position and the returned value should be the same.
        #ifndef ALLOW_FEED_OVERRIDE_DURING_PROBE_CYCLES
          pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 800534e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005350:	7a1b      	ldrb	r3, [r3, #8]
 8005352:	2204      	movs	r2, #4
 8005354:	4313      	orrs	r3, r2
 8005356:	b2da      	uxtb	r2, r3
 8005358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535a:	721a      	strb	r2, [r3, #8]
        #endif
        gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data, gc_parser_flags);
 800535c:	2347      	movs	r3, #71	; 0x47
 800535e:	18fc      	adds	r4, r7, r3
 8005360:	2353      	movs	r3, #83	; 0x53
 8005362:	18fb      	adds	r3, r7, r3
 8005364:	781a      	ldrb	r2, [r3, #0]
 8005366:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005368:	4b32      	ldr	r3, [pc, #200]	; (8005434 <gc_execute_line+0x1a54>)
 800536a:	0018      	movs	r0, r3
 800536c:	f000 fff8 	bl	8006360 <mc_probe_cycle>
 8005370:	0003      	movs	r3, r0
 8005372:	7023      	strb	r3, [r4, #0]
    }  
     
      // As far as the parser is concerned, the position is now == target. In reality the
      // motion control system might still be processing the action and the real tool position
      // in any intermediate location.
      if (gc_update_pos == GC_UPDATE_POS_TARGET) {
 8005374:	2347      	movs	r3, #71	; 0x47
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d108      	bne.n	8005390 <gc_execute_line+0x19b0>
        memcpy(gc_state.position, gc_block.values.xyz, sizeof(gc_block.values.xyz)); // gc_state.position[] = gc_block.values.xyz[]
 800537e:	4b2a      	ldr	r3, [pc, #168]	; (8005428 <gc_execute_line+0x1a48>)
 8005380:	4a2a      	ldr	r2, [pc, #168]	; (800542c <gc_execute_line+0x1a4c>)
 8005382:	331c      	adds	r3, #28
 8005384:	3234      	adds	r2, #52	; 0x34
 8005386:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005388:	c313      	stmia	r3!, {r0, r1, r4}
 800538a:	6812      	ldr	r2, [r2, #0]
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	e006      	b.n	800539e <gc_execute_line+0x19be>
      } else if (gc_update_pos == GC_UPDATE_POS_SYSTEM) {
 8005390:	2347      	movs	r3, #71	; 0x47
 8005392:	18fb      	adds	r3, r7, r3
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d101      	bne.n	800539e <gc_execute_line+0x19be>
        gc_sync_position(); // gc_state.position[] = sys_position
 800539a:	f7fe fb11 	bl	80039c0 <gc_sync_position>
  }

  // [21. Program flow ]:
  // M0,M1,M2,M30: Perform non-running program flow actions. During a program pause, the buffer may
  // refill and can only be resumed by the cycle start run-time command.
  gc_state.modal.program_flow = gc_block.modal.program_flow;
 800539e:	4b23      	ldr	r3, [pc, #140]	; (800542c <gc_execute_line+0x1a4c>)
 80053a0:	7a1a      	ldrb	r2, [r3, #8]
 80053a2:	4b21      	ldr	r3, [pc, #132]	; (8005428 <gc_execute_line+0x1a48>)
 80053a4:	71da      	strb	r2, [r3, #7]
  if (gc_state.modal.program_flow) {
 80053a6:	4b20      	ldr	r3, [pc, #128]	; (8005428 <gc_execute_line+0x1a48>)
 80053a8:	79db      	ldrb	r3, [r3, #7]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d05c      	beq.n	8005468 <gc_execute_line+0x1a88>
    protocol_buffer_synchronize(); // Sync and finish all remaining buffered motions before moving on.
 80053ae:	f002 fc41 	bl	8007c34 <protocol_buffer_synchronize>
    if (gc_state.modal.program_flow == PROGRAM_FLOW_PAUSED) {
 80053b2:	4b1d      	ldr	r3, [pc, #116]	; (8005428 <gc_execute_line+0x1a48>)
 80053b4:	79db      	ldrb	r3, [r3, #7]
 80053b6:	2b03      	cmp	r3, #3
 80053b8:	d109      	bne.n	80053ce <gc_execute_line+0x19ee>
      if (sys.state != STATE_CHECK_MODE) {
 80053ba:	4b21      	ldr	r3, [pc, #132]	; (8005440 <gc_execute_line+0x1a60>)
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d04f      	beq.n	8005462 <gc_execute_line+0x1a82>
        system_set_exec_state_flag(EXEC_FEED_HOLD); // Use feed hold for program pause.
 80053c2:	2008      	movs	r0, #8
 80053c4:	f006 fdce 	bl	800bf64 <system_set_exec_state_flag>
        protocol_execute_realtime(); // Execute suspend.
 80053c8:	f002 fc58 	bl	8007c7c <protocol_execute_realtime>
 80053cc:	e049      	b.n	8005462 <gc_execute_line+0x1a82>
    } else { // == PROGRAM_FLOW_COMPLETED
      // Upon program complete, only a subset of g-codes reset to certain defaults, according to
      // LinuxCNC's program end descriptions and testing. Only modal groups [G-code 1,2,3,5,7,12]
      // and [M-code 7,8,9] reset to [G1,G17,G90,G94,G40,G54,M5,M9,M48]. The remaining modal groups
      // [G-code 4,6,8,10,13,14,15] and [M-code 4,5,6] and the modal words [F,S,T,H] do not reset.
      gc_state.modal.motion = MOTION_MODE_LINEAR;
 80053ce:	4b16      	ldr	r3, [pc, #88]	; (8005428 <gc_execute_line+0x1a48>)
 80053d0:	2201      	movs	r2, #1
 80053d2:	701a      	strb	r2, [r3, #0]
      gc_state.modal.plane_select = PLANE_SELECT_XY;
 80053d4:	4b14      	ldr	r3, [pc, #80]	; (8005428 <gc_execute_line+0x1a48>)
 80053d6:	2200      	movs	r2, #0
 80053d8:	711a      	strb	r2, [r3, #4]
      gc_state.modal.distance = DISTANCE_MODE_ABSOLUTE;
 80053da:	4b13      	ldr	r3, [pc, #76]	; (8005428 <gc_execute_line+0x1a48>)
 80053dc:	2200      	movs	r2, #0
 80053de:	70da      	strb	r2, [r3, #3]
      gc_state.modal.feed_rate = FEED_RATE_MODE_UNITS_PER_MIN;
 80053e0:	4b11      	ldr	r3, [pc, #68]	; (8005428 <gc_execute_line+0x1a48>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	705a      	strb	r2, [r3, #1]
      // gc_state.modal.cutter_comp = CUTTER_COMP_DISABLE; // Not supported.
      gc_state.modal.coord_select = 0; // G54
 80053e6:	4b10      	ldr	r3, [pc, #64]	; (8005428 <gc_execute_line+0x1a48>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	719a      	strb	r2, [r3, #6]
      gc_state.modal.spindle = SPINDLE_DISABLE;
 80053ec:	4b0e      	ldr	r3, [pc, #56]	; (8005428 <gc_execute_line+0x1a48>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	725a      	strb	r2, [r3, #9]
      gc_state.modal.coolant = COOLANT_DISABLE;
 80053f2:	4b0d      	ldr	r3, [pc, #52]	; (8005428 <gc_execute_line+0x1a48>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	721a      	strb	r2, [r3, #8]
					gc_state.modal.override = OVERRIDE_PARKING_MOTION;
				#endif
			#endif
			
      #ifdef RESTORE_OVERRIDES_AFTER_PROGRAM_END
        sys.f_override = DEFAULT_FEED_OVERRIDE;
 80053f8:	4b11      	ldr	r3, [pc, #68]	; (8005440 <gc_execute_line+0x1a60>)
 80053fa:	2264      	movs	r2, #100	; 0x64
 80053fc:	71da      	strb	r2, [r3, #7]
        sys.r_override = DEFAULT_RAPID_OVERRIDE;
 80053fe:	4b10      	ldr	r3, [pc, #64]	; (8005440 <gc_execute_line+0x1a60>)
 8005400:	2264      	movs	r2, #100	; 0x64
 8005402:	721a      	strb	r2, [r3, #8]
        sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;
 8005404:	4b0e      	ldr	r3, [pc, #56]	; (8005440 <gc_execute_line+0x1a60>)
 8005406:	2264      	movs	r2, #100	; 0x64
 8005408:	725a      	strb	r2, [r3, #9]
      #endif

      // Execute coordinate change and spindle/coolant stop.
      if (sys.state != STATE_CHECK_MODE) {
 800540a:	4b0d      	ldr	r3, [pc, #52]	; (8005440 <gc_execute_line+0x1a60>)
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	2b02      	cmp	r3, #2
 8005410:	d024      	beq.n	800545c <gc_execute_line+0x1a7c>
        if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 8005412:	4b05      	ldr	r3, [pc, #20]	; (8005428 <gc_execute_line+0x1a48>)
 8005414:	799b      	ldrb	r3, [r3, #6]
 8005416:	4a0b      	ldr	r2, [pc, #44]	; (8005444 <gc_execute_line+0x1a64>)
 8005418:	0011      	movs	r1, r2
 800541a:	0018      	movs	r0, r3
 800541c:	f004 fa52 	bl	80098c4 <settings_read_coord_data>
 8005420:	1e03      	subs	r3, r0, #0
 8005422:	d111      	bne.n	8005448 <gc_execute_line+0x1a68>
 8005424:	2307      	movs	r3, #7
 8005426:	e020      	b.n	800546a <gc_execute_line+0x1a8a>
 8005428:	200009c4 	.word	0x200009c4
 800542c:	20000a14 	.word	0x20000a14
 8005430:	20000a24 	.word	0x20000a24
 8005434:	20000a48 	.word	0x20000a48
 8005438:	200009e0 	.word	0x200009e0
 800543c:	20000a00 	.word	0x20000a00
 8005440:	20000bb4 	.word	0x20000bb4
 8005444:	200009f0 	.word	0x200009f0
        system_flag_wco_change(); // Set to refresh immediately just in case something altered.
 8005448:	f006 fca4 	bl	800bd94 <system_flag_wco_change>
        spindle_set_state(SPINDLE_DISABLE,0.0f);
 800544c:	2300      	movs	r3, #0
 800544e:	1c19      	adds	r1, r3, #0
 8005450:	2000      	movs	r0, #0
 8005452:	f004 fe01 	bl	800a058 <spindle_set_state>
        coolant_set_state(COOLANT_DISABLE);
 8005456:	2000      	movs	r0, #0
 8005458:	f7fe f9b2 	bl	80037c0 <coolant_set_state>
      }
      report_feedback_message(MESSAGE_PROGRAM_END);
 800545c:	2008      	movs	r0, #8
 800545e:	f003 f957 	bl	8008710 <report_feedback_message>
    }
    gc_state.modal.program_flow = PROGRAM_FLOW_RUNNING; // Reset program flow.
 8005462:	4b04      	ldr	r3, [pc, #16]	; (8005474 <gc_execute_line+0x1a94>)
 8005464:	2200      	movs	r2, #0
 8005466:	71da      	strb	r2, [r3, #7]
  }

  // TODO: % to denote start of program.

  return(STATUS_OK);
 8005468:	2300      	movs	r3, #0
}
 800546a:	0018      	movs	r0, r3
 800546c:	46bd      	mov	sp, r7
 800546e:	b018      	add	sp, #96	; 0x60
 8005470:	bdb0      	pop	{r4, r5, r7, pc}
 8005472:	46c0      	nop			; (mov r8, r8)
 8005474:	200009c4 	.word	0x200009c4

08005478 <jog_execute>:
#include "grbl.h"


// Sets up valid jog motion received from g-code parser, checks for soft-limits, and executes the jog.
uint8_t jog_execute(plan_line_data_t *pl_data, parser_block_t *gc_block)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  // Initialize planner data struct for jogging motions.
  // NOTE: Spindle and coolant are allowed to fully function with overrides during a jog.
  pl_data->feed_rate = gc_block->values.f;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	68da      	ldr	r2, [r3, #12]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	601a      	str	r2, [r3, #0]
  pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	7a1b      	ldrb	r3, [r3, #8]
 800548e:	2204      	movs	r2, #4
 8005490:	4313      	orrs	r3, r2
 8005492:	b2da      	uxtb	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	721a      	strb	r2, [r3, #8]
#ifdef USE_LINE_NUMBERS
  pl_data->line_number = gc_block->values.n;
#endif

  if (bit_istrue(settings.flags, BITFLAG_SOFT_LIMIT_ENABLE)) {
 8005498:	4b15      	ldr	r3, [pc, #84]	; (80054f0 <jog_execute+0x78>)
 800549a:	2258      	movs	r2, #88	; 0x58
 800549c:	5c9b      	ldrb	r3, [r3, r2]
 800549e:	001a      	movs	r2, r3
 80054a0:	2320      	movs	r3, #32
 80054a2:	4013      	ands	r3, r2
 80054a4:	d008      	beq.n	80054b8 <jog_execute+0x40>
    if (system_check_travel_limits(gc_block->values.xyz)) { return(STATUS_TRAVEL_EXCEEDED); }
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	3334      	adds	r3, #52	; 0x34
 80054aa:	0018      	movs	r0, r3
 80054ac:	f006 fd1c 	bl	800bee8 <system_check_travel_limits>
 80054b0:	1e03      	subs	r3, r0, #0
 80054b2:	d001      	beq.n	80054b8 <jog_execute+0x40>
 80054b4:	230f      	movs	r3, #15
 80054b6:	e016      	b.n	80054e6 <jog_execute+0x6e>
  }

  // Valid jog command. Plan, set state, and execute.
  mc_line(gc_block->values.xyz, pl_data);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	3334      	adds	r3, #52	; 0x34
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	0011      	movs	r1, r2
 80054c0:	0018      	movs	r0, r3
 80054c2:	f000 fc5d 	bl	8005d80 <mc_line>
  if (sys.state == STATE_IDLE) {
 80054c6:	4b0b      	ldr	r3, [pc, #44]	; (80054f4 <jog_execute+0x7c>)
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10a      	bne.n	80054e4 <jog_execute+0x6c>
    if (plan_get_current_block() != NULL) { // Check if there is a block to execute.
 80054ce:	f001 fc23 	bl	8006d18 <plan_get_current_block>
 80054d2:	1e03      	subs	r3, r0, #0
 80054d4:	d006      	beq.n	80054e4 <jog_execute+0x6c>
      sys.state = STATE_JOG;
 80054d6:	4b07      	ldr	r3, [pc, #28]	; (80054f4 <jog_execute+0x7c>)
 80054d8:	2220      	movs	r2, #32
 80054da:	701a      	strb	r2, [r3, #0]
      st_prep_buffer();
 80054dc:	f005 fad2 	bl	800aa84 <st_prep_buffer>
      st_wake_up();  // NOTE: Manual start. No state machine required.
 80054e0:	f004 fe4e 	bl	800a180 <st_wake_up>
    }
  }

  return(STATUS_OK);
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	0018      	movs	r0, r3
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b002      	add	sp, #8
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			; (mov r8, r8)
 80054f0:	20000b44 	.word	0x20000b44
 80054f4:	20000bb4 	.word	0x20000bb4

080054f8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	0002      	movs	r2, r0
 8005500:	1dfb      	adds	r3, r7, #7
 8005502:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8005504:	4a07      	ldr	r2, [pc, #28]	; (8005524 <NVIC_DisableIRQ+0x2c>)
 8005506:	1dfb      	adds	r3, r7, #7
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	0019      	movs	r1, r3
 800550c:	231f      	movs	r3, #31
 800550e:	400b      	ands	r3, r1
 8005510:	2101      	movs	r1, #1
 8005512:	4099      	lsls	r1, r3
 8005514:	000b      	movs	r3, r1
 8005516:	0019      	movs	r1, r3
 8005518:	2380      	movs	r3, #128	; 0x80
 800551a:	50d1      	str	r1, [r2, r3]
}
 800551c:	46c0      	nop			; (mov r8, r8)
 800551e:	46bd      	mov	sp, r7
 8005520:	b002      	add	sp, #8
 8005522:	bd80      	pop	{r7, pc}
 8005524:	e000e100 	.word	0xe000e100

08005528 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	0002      	movs	r2, r0
 8005530:	1dfb      	adds	r3, r7, #7
 8005532:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8005534:	4a08      	ldr	r2, [pc, #32]	; (8005558 <NVIC_ClearPendingIRQ+0x30>)
 8005536:	1dfb      	adds	r3, r7, #7
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	0019      	movs	r1, r3
 800553c:	231f      	movs	r3, #31
 800553e:	400b      	ands	r3, r1
 8005540:	2101      	movs	r1, #1
 8005542:	4099      	lsls	r1, r3
 8005544:	000b      	movs	r3, r1
 8005546:	0019      	movs	r1, r3
 8005548:	23c0      	movs	r3, #192	; 0xc0
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	50d1      	str	r1, [r2, r3]
}
 800554e:	46c0      	nop			; (mov r8, r8)
 8005550:	46bd      	mov	sp, r7
 8005552:	b002      	add	sp, #8
 8005554:	bd80      	pop	{r7, pc}
 8005556:	46c0      	nop			; (mov r8, r8)
 8005558:	e000e100 	.word	0xe000e100

0800555c <limits_init>:
#ifndef HOMING_AXIS_LOCATE_SCALAR
  #define HOMING_AXIS_LOCATE_SCALAR  5.0f // Must be > 1 to ensure limit switch is cleared.
#endif

void limits_init()
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
	}
#endif
#ifdef STM32F0DISCOVERY
	GPIO_InitTypeDef GPIO_InitStructure;
	//RCC_APB2PeriphClockCmd(RCC_LIMIT_PORT | RCC_APB2Periph_AFIO, ENABLE);
	RCC_AHBPeriphClockCmd(RCC_LIMIT_PORT, ENABLE);
 8005562:	2380      	movs	r3, #128	; 0x80
 8005564:	02db      	lsls	r3, r3, #11
 8005566:	2101      	movs	r1, #1
 8005568:	0018      	movs	r0, r3
 800556a:	f7fd fd4b 	bl	8003004 <RCC_AHBPeriphClockCmd>
	/* Enable SYSCFG's APB interface clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800556e:	2101      	movs	r1, #1
 8005570:	2001      	movs	r0, #1
 8005572:	f7fd fd67 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8005576:	2310      	movs	r3, #16
 8005578:	18fb      	adds	r3, r7, r3
 800557a:	2203      	movs	r2, #3
 800557c:	715a      	strb	r2, [r3, #5]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // From STM32F103C8 Input Pull-Up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800557e:	2310      	movs	r3, #16
 8005580:	18fb      	adds	r3, r7, r3
 8005582:	2200      	movs	r2, #0
 8005584:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8005586:	2310      	movs	r3, #16
 8005588:	18fb      	adds	r3, r7, r3
 800558a:	2201      	movs	r2, #1
 800558c:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure.GPIO_Pin = LIMIT_MASK;
 800558e:	2310      	movs	r3, #16
 8005590:	18fb      	adds	r3, r7, r3
 8005592:	22f0      	movs	r2, #240	; 0xf0
 8005594:	0192      	lsls	r2, r2, #6
 8005596:	601a      	str	r2, [r3, #0]
	GPIO_Init(LIMIT_PORT, &GPIO_InitStructure);
 8005598:	2310      	movs	r3, #16
 800559a:	18fb      	adds	r3, r7, r3
 800559c:	4a20      	ldr	r2, [pc, #128]	; (8005620 <limits_init+0xc4>)
 800559e:	0019      	movs	r1, r3
 80055a0:	0010      	movs	r0, r2
 80055a2:	f7fd fa27 	bl	80029f4 <GPIO_Init>

	if (bit_istrue(settings.flags, BITFLAG_HARD_LIMIT_ENABLE))
 80055a6:	4b1f      	ldr	r3, [pc, #124]	; (8005624 <limits_init+0xc8>)
 80055a8:	2258      	movs	r2, #88	; 0x58
 80055aa:	5c9b      	ldrb	r3, [r3, r2]
 80055ac:	001a      	movs	r2, r3
 80055ae:	2308      	movs	r3, #8
 80055b0:	4013      	ands	r3, r2
 80055b2:	d02f      	beq.n	8005614 <limits_init+0xb8>
	{
		SYSCFG_EXTILineConfig(GPIO_LIMIT_PORT, X_LIMIT_BIT);
 80055b4:	210a      	movs	r1, #10
 80055b6:	2001      	movs	r0, #1
 80055b8:	f7fd fd64 	bl	8003084 <SYSCFG_EXTILineConfig>
		SYSCFG_EXTILineConfig(GPIO_LIMIT_PORT, Y_LIMIT_BIT);
 80055bc:	210b      	movs	r1, #11
 80055be:	2001      	movs	r0, #1
 80055c0:	f7fd fd60 	bl	8003084 <SYSCFG_EXTILineConfig>
		SYSCFG_EXTILineConfig(GPIO_LIMIT_PORT, Z_LIMIT_BIT);
 80055c4:	210c      	movs	r1, #12
 80055c6:	2001      	movs	r0, #1
 80055c8:	f7fd fd5c 	bl	8003084 <SYSCFG_EXTILineConfig>

		EXTI_InitTypeDef EXTI_InitStructure;
		EXTI_InitStructure.EXTI_Line = LIMIT_MASK;    //
 80055cc:	2308      	movs	r3, #8
 80055ce:	18fb      	adds	r3, r7, r3
 80055d0:	22f0      	movs	r2, #240	; 0xf0
 80055d2:	0192      	lsls	r2, r2, #6
 80055d4:	601a      	str	r2, [r3, #0]
		EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt; //Interrupt mode, optional values for the interrupt EXTI_Mode_Interrupt and event EXTI_Mode_Event.
 80055d6:	2308      	movs	r3, #8
 80055d8:	18fb      	adds	r3, r7, r3
 80055da:	2200      	movs	r2, #0
 80055dc:	711a      	strb	r2, [r3, #4]
		EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling; //Trigger mode, can be a falling edge trigger EXTI_Trigger_Falling, the rising edge triggered EXTI_Trigger_Rising, or any level (rising edge and falling edge trigger EXTI_Trigger_Rising_Falling)
 80055de:	2308      	movs	r3, #8
 80055e0:	18fb      	adds	r3, r7, r3
 80055e2:	220c      	movs	r2, #12
 80055e4:	715a      	strb	r2, [r3, #5]
		EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80055e6:	2308      	movs	r3, #8
 80055e8:	18fb      	adds	r3, r7, r3
 80055ea:	2201      	movs	r2, #1
 80055ec:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStructure);
 80055ee:	2308      	movs	r3, #8
 80055f0:	18fb      	adds	r3, r7, r3
 80055f2:	0018      	movs	r0, r3
 80055f4:	f7fd f960 	bl	80028b8 <EXTI_Init>

		NVIC_InitTypeDef NVIC_InitStructure;
		NVIC_InitStructure.NVIC_IRQChannel = EXTI4_15_IRQn; //Enable keypad external interrupt channel
 80055f8:	1d3b      	adds	r3, r7, #4
 80055fa:	2207      	movs	r2, #7
 80055fc:	701a      	strb	r2, [r3, #0]
		//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02; //Priority 2,
		//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02; //Sub priority 2
		NVIC_InitStructure.NVIC_IRQChannelPriority = 0x02; // Priority 2
 80055fe:	1d3b      	adds	r3, r7, #4
 8005600:	2202      	movs	r2, #2
 8005602:	705a      	strb	r2, [r3, #1]
		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //Enable external interrupt channel
 8005604:	1d3b      	adds	r3, r7, #4
 8005606:	2201      	movs	r2, #1
 8005608:	709a      	strb	r2, [r3, #2]
		NVIC_Init(&NVIC_InitStructure);
 800560a:	1d3b      	adds	r3, r7, #4
 800560c:	0018      	movs	r0, r3
 800560e:	f7fd fae5 	bl	8002bdc <NVIC_Init>
	else
	{
		limits_disable();
	}
#endif
}
 8005612:	e001      	b.n	8005618 <limits_init+0xbc>
		limits_disable();
 8005614:	f000 f808 	bl	8005628 <limits_disable>
}
 8005618:	46c0      	nop			; (mov r8, r8)
 800561a:	46bd      	mov	sp, r7
 800561c:	b006      	add	sp, #24
 800561e:	bd80      	pop	{r7, pc}
 8005620:	48000400 	.word	0x48000400
 8005624:	20000b44 	.word	0x20000b44

08005628 <limits_disable>:


// Disables hard limits.
void limits_disable()
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
#endif
#ifdef STM32F103C8
  NVIC_DisableIRQ(EXTI15_10_IRQn);
#endif
#ifdef STM32F0DISCOVERY
  NVIC_DisableIRQ(EXTI4_15_IRQn);
 800562c:	2007      	movs	r0, #7
 800562e:	f7ff ff63 	bl	80054f8 <NVIC_DisableIRQ>
#endif
}
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <limits_get_state>:

// Returns limit state as a bit-wise uint8 variable. Each bit indicates an axis limit, where
// triggered is 1 and not triggered is 0. Invert mask is applied. Axes are defined by their
// number in bit position, i.e. Z_AXIS is (1<<2) or bit 2, and Y_AXIS is (1<<1) or bit 1.
uint8_t limits_get_state()
{
 8005638:	b590      	push	{r4, r7, lr}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
  uint8_t limit_state = 0;
 800563e:	1dfb      	adds	r3, r7, #7
 8005640:	2200      	movs	r2, #0
 8005642:	701a      	strb	r2, [r3, #0]
#endif
#if defined(STM32F103C8)
  uint16_t pin = GPIO_ReadInputData(LIMIT_PIN);
#endif
#if defined(STM32F0DISCOVERY)
  uint16_t pin = GPIO_ReadInputData(LIMIT_PIN);
 8005644:	1d3c      	adds	r4, r7, #4
 8005646:	4b21      	ldr	r3, [pc, #132]	; (80056cc <limits_get_state+0x94>)
 8005648:	0018      	movs	r0, r3
 800564a:	f7fd fa66 	bl	8002b1a <GPIO_ReadInputData>
 800564e:	0003      	movs	r3, r0
 8005650:	8023      	strh	r3, [r4, #0]
#endif
  #ifdef INVERT_LIMIT_PIN_MASK
    pin ^= INVERT_LIMIT_PIN_MASK;
  #endif
  if (bit_isfalse(settings.flags,BITFLAG_INVERT_LIMIT_PINS)) { pin ^= LIMIT_MASK; }
 8005652:	4b1f      	ldr	r3, [pc, #124]	; (80056d0 <limits_get_state+0x98>)
 8005654:	2258      	movs	r2, #88	; 0x58
 8005656:	5c9b      	ldrb	r3, [r3, r2]
 8005658:	001a      	movs	r2, r3
 800565a:	2340      	movs	r3, #64	; 0x40
 800565c:	4013      	ands	r3, r2
 800565e:	d106      	bne.n	800566e <limits_get_state+0x36>
 8005660:	1d3b      	adds	r3, r7, #4
 8005662:	1d3a      	adds	r2, r7, #4
 8005664:	8812      	ldrh	r2, [r2, #0]
 8005666:	21f0      	movs	r1, #240	; 0xf0
 8005668:	0189      	lsls	r1, r1, #6
 800566a:	404a      	eors	r2, r1
 800566c:	801a      	strh	r2, [r3, #0]
  if (pin) {
 800566e:	1d3b      	adds	r3, r7, #4
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d024      	beq.n	80056c0 <limits_get_state+0x88>
    uint8_t idx;
    for (idx=0; idx<N_AXIS; idx++) {
 8005676:	1cfb      	adds	r3, r7, #3
 8005678:	2200      	movs	r2, #0
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	e01c      	b.n	80056b8 <limits_get_state+0x80>
      if (pin & limit_pin_mask[idx]) { limit_state |= (1 << idx); }
 800567e:	1cfb      	adds	r3, r7, #3
 8005680:	781a      	ldrb	r2, [r3, #0]
 8005682:	4b14      	ldr	r3, [pc, #80]	; (80056d4 <limits_get_state+0x9c>)
 8005684:	0052      	lsls	r2, r2, #1
 8005686:	5ad3      	ldrh	r3, [r2, r3]
 8005688:	1d3a      	adds	r2, r7, #4
 800568a:	8812      	ldrh	r2, [r2, #0]
 800568c:	4013      	ands	r3, r2
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00c      	beq.n	80056ae <limits_get_state+0x76>
 8005694:	1cfb      	adds	r3, r7, #3
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	2201      	movs	r2, #1
 800569a:	409a      	lsls	r2, r3
 800569c:	0013      	movs	r3, r2
 800569e:	b25a      	sxtb	r2, r3
 80056a0:	1dfb      	adds	r3, r7, #7
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	b25b      	sxtb	r3, r3
 80056a6:	4313      	orrs	r3, r2
 80056a8:	b25a      	sxtb	r2, r3
 80056aa:	1dfb      	adds	r3, r7, #7
 80056ac:	701a      	strb	r2, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) {
 80056ae:	1cfb      	adds	r3, r7, #3
 80056b0:	781a      	ldrb	r2, [r3, #0]
 80056b2:	1cfb      	adds	r3, r7, #3
 80056b4:	3201      	adds	r2, #1
 80056b6:	701a      	strb	r2, [r3, #0]
 80056b8:	1cfb      	adds	r3, r7, #3
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	2b03      	cmp	r3, #3
 80056be:	d9de      	bls.n	800567e <limits_get_state+0x46>
    }
  }
#endif
  return(limit_state);
 80056c0:	1dfb      	adds	r3, r7, #7
 80056c2:	781b      	ldrb	r3, [r3, #0]
}
 80056c4:	0018      	movs	r0, r3
 80056c6:	46bd      	mov	sp, r7
 80056c8:	b003      	add	sp, #12
 80056ca:	bd90      	pop	{r4, r7, pc}
 80056cc:	48000400 	.word	0x48000400
 80056d0:	20000b44 	.word	0x20000b44
 80056d4:	0800df7c 	.word	0x0800df7c

080056d8 <EXTI4_15_IRQHandler>:
#if defined(AVRTARGET) 
ISR(LIMIT_INT_vect) // DEFAULT: Limit pin change interrupt process.
#else
void EXTI4_15_IRQHandler(void)
#endif
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
		EXTI_ClearITPendingBit(1 << Z_LIMIT_BIT);
	}
	NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
#endif
#if defined (STM32F0DISCOVERY)
	if (EXTI_GetITStatus(1 << X_LIMIT_BIT) != RESET)
 80056dc:	2380      	movs	r3, #128	; 0x80
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	0018      	movs	r0, r3
 80056e2:	f7fd f959 	bl	8002998 <EXTI_GetITStatus>
 80056e6:	1e03      	subs	r3, r0, #0
 80056e8:	d004      	beq.n	80056f4 <EXTI4_15_IRQHandler+0x1c>
	{
		EXTI_ClearITPendingBit(1 << X_LIMIT_BIT);
 80056ea:	2380      	movs	r3, #128	; 0x80
 80056ec:	00db      	lsls	r3, r3, #3
 80056ee:	0018      	movs	r0, r3
 80056f0:	f7fd f972 	bl	80029d8 <EXTI_ClearITPendingBit>
	}
	if (EXTI_GetITStatus(1 << Y_LIMIT_BIT) != RESET)
 80056f4:	2380      	movs	r3, #128	; 0x80
 80056f6:	011b      	lsls	r3, r3, #4
 80056f8:	0018      	movs	r0, r3
 80056fa:	f7fd f94d 	bl	8002998 <EXTI_GetITStatus>
 80056fe:	1e03      	subs	r3, r0, #0
 8005700:	d004      	beq.n	800570c <EXTI4_15_IRQHandler+0x34>
	{
		EXTI_ClearITPendingBit(1 << Y_LIMIT_BIT);
 8005702:	2380      	movs	r3, #128	; 0x80
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	0018      	movs	r0, r3
 8005708:	f7fd f966 	bl	80029d8 <EXTI_ClearITPendingBit>
	}
	if (EXTI_GetITStatus(1 << Z_LIMIT_BIT) != RESET)
 800570c:	2380      	movs	r3, #128	; 0x80
 800570e:	015b      	lsls	r3, r3, #5
 8005710:	0018      	movs	r0, r3
 8005712:	f7fd f941 	bl	8002998 <EXTI_GetITStatus>
 8005716:	1e03      	subs	r3, r0, #0
 8005718:	d004      	beq.n	8005724 <EXTI4_15_IRQHandler+0x4c>
	{
		EXTI_ClearITPendingBit(1 << Z_LIMIT_BIT);
 800571a:	2380      	movs	r3, #128	; 0x80
 800571c:	015b      	lsls	r3, r3, #5
 800571e:	0018      	movs	r0, r3
 8005720:	f7fd f95a 	bl	80029d8 <EXTI_ClearITPendingBit>
	}
	NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 8005724:	2007      	movs	r0, #7
 8005726:	f7ff feff 	bl	8005528 <NVIC_ClearPendingIRQ>
  // Ignore limit switches if already in an alarm state or in-process of executing an alarm.
  // When in the alarm state, Grbl should have been reset or will force a reset, so any pending
  // moves in the planner and serial buffers are all cleared and newly sent blocks will be
  // locked out until a homing cycle or a kill lock command. Allows the user to disable the hard
  // limit setting if their limits are constantly triggering after a reset and move their axes.
  if (sys.state != STATE_ALARM) {
 800572a:	4b08      	ldr	r3, [pc, #32]	; (800574c <EXTI4_15_IRQHandler+0x74>)
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d009      	beq.n	8005746 <EXTI4_15_IRQHandler+0x6e>
    if (!(sys_rt_exec_alarm)) {
 8005732:	4b07      	ldr	r3, [pc, #28]	; (8005750 <EXTI4_15_IRQHandler+0x78>)
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	d104      	bne.n	8005746 <EXTI4_15_IRQHandler+0x6e>
      if (limits_get_state()) {
        mc_reset(); // Initiate system kill.
        system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT); // Indicate hard limit critical event
      }
#else
      mc_reset(); // Initiate system kill.
 800573c:	f000 fea4 	bl	8006488 <mc_reset>
      system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT); // Indicate hard limit critical event
 8005740:	2001      	movs	r0, #1
 8005742:	f006 fc43 	bl	800bfcc <system_set_exec_alarm>
#endif
    }
  }
}
 8005746:	46c0      	nop			; (mov r8, r8)
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20000bb4 	.word	0x20000bb4
 8005750:	20000bec 	.word	0x20000bec

08005754 <limits_go_home>:
// mask, which prevents the stepper algorithm from executing step pulses. Homing motions typically
// circumvent the processes for executing motions in normal operation.
// NOTE: Only the abort realtime command can interrupt this process.
// TODO: Move limit pin-specific calls to a general function for portability.
void limits_go_home(uint8_t cycle_mask)
{
 8005754:	b590      	push	{r4, r7, lr}
 8005756:	b099      	sub	sp, #100	; 0x64
 8005758:	af00      	add	r7, sp, #0
 800575a:	0002      	movs	r2, r0
 800575c:	1dfb      	adds	r3, r7, #7
 800575e:	701a      	strb	r2, [r3, #0]
  if (sys.abort) { return; } // Block if system reset has been issued.
 8005760:	4bc1      	ldr	r3, [pc, #772]	; (8005a68 <limits_go_home+0x314>)
 8005762:	785b      	ldrb	r3, [r3, #1]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d000      	beq.n	800576a <limits_go_home+0x16>
 8005768:	e2cc      	b.n	8005d04 <limits_go_home+0x5b0>

  // Initialize plan data struct for homing motion. Spindle and coolant are disabled.
  plan_line_data_t plan_data;
  plan_line_data_t *pl_data = &plan_data;
 800576a:	2320      	movs	r3, #32
 800576c:	18fb      	adds	r3, r7, r3
 800576e:	643b      	str	r3, [r7, #64]	; 0x40
  memset(pl_data,0,sizeof(plan_line_data_t));
 8005770:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005772:	220c      	movs	r2, #12
 8005774:	2100      	movs	r1, #0
 8005776:	0018      	movs	r0, r3
 8005778:	f006 ff24 	bl	800c5c4 <memset>
  pl_data->condition = (PL_COND_FLAG_SYSTEM_MOTION|PL_COND_FLAG_NO_FEED_OVERRIDE);
 800577c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800577e:	2206      	movs	r2, #6
 8005780:	721a      	strb	r2, [r3, #8]
  #ifdef USE_LINE_NUMBERS
    pl_data->line_number = HOMING_CYCLE_LINE_NUMBER;
  #endif

  // Initialize variables used for homing computations.
  uint8_t n_cycle = (2*N_HOMING_LOCATE_CYCLE+1);
 8005782:	235f      	movs	r3, #95	; 0x5f
 8005784:	18fb      	adds	r3, r7, r3
 8005786:	2203      	movs	r2, #3
 8005788:	701a      	strb	r2, [r3, #0]
  uint8_t step_pin[N_AXIS];
  float target[N_AXIS];
  float max_travel = 0.0f;
 800578a:	2300      	movs	r3, #0
 800578c:	65bb      	str	r3, [r7, #88]	; 0x58
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800578e:	2357      	movs	r3, #87	; 0x57
 8005790:	18fb      	adds	r3, r7, r3
 8005792:	2200      	movs	r2, #0
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	e056      	b.n	8005846 <limits_go_home+0xf2>
    // Initialize step pin masks
    step_pin[idx] = step_pin_mask[idx];
 8005798:	2357      	movs	r3, #87	; 0x57
 800579a:	18fb      	adds	r3, r7, r3
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	2257      	movs	r2, #87	; 0x57
 80057a0:	18ba      	adds	r2, r7, r2
 80057a2:	7811      	ldrb	r1, [r2, #0]
 80057a4:	4ab1      	ldr	r2, [pc, #708]	; (8005a6c <limits_go_home+0x318>)
 80057a6:	0049      	lsls	r1, r1, #1
 80057a8:	5a8a      	ldrh	r2, [r1, r2]
 80057aa:	b2d1      	uxtb	r1, r2
 80057ac:	221c      	movs	r2, #28
 80057ae:	18ba      	adds	r2, r7, r2
 80057b0:	54d1      	strb	r1, [r2, r3]
    #ifdef COREXY
      if ((idx==A_MOTOR)||(idx==B_MOTOR)) { step_pin[idx] = (step_pin_mask[X_AXIS]| step_pin_mask[Y_AXIS]); }
 80057b2:	2357      	movs	r3, #87	; 0x57
 80057b4:	18fb      	adds	r3, r7, r3
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d004      	beq.n	80057c6 <limits_go_home+0x72>
 80057bc:	2357      	movs	r3, #87	; 0x57
 80057be:	18fb      	adds	r3, r7, r3
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d10d      	bne.n	80057e2 <limits_go_home+0x8e>
 80057c6:	2357      	movs	r3, #87	; 0x57
 80057c8:	18fb      	adds	r3, r7, r3
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	4aa7      	ldr	r2, [pc, #668]	; (8005a6c <limits_go_home+0x318>)
 80057ce:	8812      	ldrh	r2, [r2, #0]
 80057d0:	b2d1      	uxtb	r1, r2
 80057d2:	4aa6      	ldr	r2, [pc, #664]	; (8005a6c <limits_go_home+0x318>)
 80057d4:	8852      	ldrh	r2, [r2, #2]
 80057d6:	b2d2      	uxtb	r2, r2
 80057d8:	430a      	orrs	r2, r1
 80057da:	b2d1      	uxtb	r1, r2
 80057dc:	221c      	movs	r2, #28
 80057de:	18ba      	adds	r2, r7, r2
 80057e0:	54d1      	strb	r1, [r2, r3]
    #endif

    if (bit_istrue(cycle_mask,bit(idx))) {
 80057e2:	1dfb      	adds	r3, r7, #7
 80057e4:	781a      	ldrb	r2, [r3, #0]
 80057e6:	2357      	movs	r3, #87	; 0x57
 80057e8:	18fb      	adds	r3, r7, r3
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	411a      	asrs	r2, r3
 80057ee:	0013      	movs	r3, r2
 80057f0:	2201      	movs	r2, #1
 80057f2:	4013      	ands	r3, r2
 80057f4:	d020      	beq.n	8005838 <limits_go_home+0xe4>
      // Set target based on max_travel setting. Ensure homing switches engaged with search scalar.
      // NOTE: settings.max_travel[] is stored as a negative value.
      max_travel = max(max_travel,(-HOMING_AXIS_SEARCH_SCALAR)*settings.max_travel[idx]);
 80057f6:	2357      	movs	r3, #87	; 0x57
 80057f8:	18fb      	adds	r3, r7, r3
 80057fa:	781a      	ldrb	r2, [r3, #0]
 80057fc:	4b9c      	ldr	r3, [pc, #624]	; (8005a70 <limits_go_home+0x31c>)
 80057fe:	320c      	adds	r2, #12
 8005800:	0092      	lsls	r2, r2, #2
 8005802:	58d3      	ldr	r3, [r2, r3]
 8005804:	499b      	ldr	r1, [pc, #620]	; (8005a74 <limits_go_home+0x320>)
 8005806:	1c18      	adds	r0, r3, #0
 8005808:	f7fb f944 	bl	8000a94 <__aeabi_fmul>
 800580c:	1c03      	adds	r3, r0, #0
 800580e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005810:	1c18      	adds	r0, r3, #0
 8005812:	f7fa fd5f 	bl	80002d4 <__aeabi_fcmplt>
 8005816:	1e03      	subs	r3, r0, #0
 8005818:	d001      	beq.n	800581e <limits_go_home+0xca>
 800581a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800581c:	e00b      	b.n	8005836 <limits_go_home+0xe2>
 800581e:	2357      	movs	r3, #87	; 0x57
 8005820:	18fb      	adds	r3, r7, r3
 8005822:	781a      	ldrb	r2, [r3, #0]
 8005824:	4b92      	ldr	r3, [pc, #584]	; (8005a70 <limits_go_home+0x31c>)
 8005826:	320c      	adds	r2, #12
 8005828:	0092      	lsls	r2, r2, #2
 800582a:	58d3      	ldr	r3, [r2, r3]
 800582c:	4991      	ldr	r1, [pc, #580]	; (8005a74 <limits_go_home+0x320>)
 800582e:	1c18      	adds	r0, r3, #0
 8005830:	f7fb f930 	bl	8000a94 <__aeabi_fmul>
 8005834:	1c03      	adds	r3, r0, #0
 8005836:	65bb      	str	r3, [r7, #88]	; 0x58
  for (idx=0; idx<N_AXIS; idx++) {
 8005838:	2357      	movs	r3, #87	; 0x57
 800583a:	18fb      	adds	r3, r7, r3
 800583c:	781a      	ldrb	r2, [r3, #0]
 800583e:	2357      	movs	r3, #87	; 0x57
 8005840:	18fb      	adds	r3, r7, r3
 8005842:	3201      	adds	r2, #1
 8005844:	701a      	strb	r2, [r3, #0]
 8005846:	2357      	movs	r3, #87	; 0x57
 8005848:	18fb      	adds	r3, r7, r3
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	2b03      	cmp	r3, #3
 800584e:	d9a3      	bls.n	8005798 <limits_go_home+0x44>
    }
  }

  // Set search mode with approach at seek rate to quickly engage the specified cycle_mask limit switches.
  bool approach = true;
 8005850:	2301      	movs	r3, #1
 8005852:	653b      	str	r3, [r7, #80]	; 0x50
  float homing_rate = settings.homing_seek_rate;
 8005854:	4b86      	ldr	r3, [pc, #536]	; (8005a70 <limits_go_home+0x31c>)
 8005856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005858:	64fb      	str	r3, [r7, #76]	; 0x4c

  uint8_t limit_state, axislock, n_active_axis;
  do {

    system_convert_array_steps_to_mpos(target,sys_position);
 800585a:	4a87      	ldr	r2, [pc, #540]	; (8005a78 <limits_go_home+0x324>)
 800585c:	230c      	movs	r3, #12
 800585e:	18fb      	adds	r3, r7, r3
 8005860:	0011      	movs	r1, r2
 8005862:	0018      	movs	r0, r3
 8005864:	f006 faf2 	bl	800be4c <system_convert_array_steps_to_mpos>

    // Initialize and declare variables needed for homing routine.
    axislock = 0;
 8005868:	234b      	movs	r3, #75	; 0x4b
 800586a:	18fb      	adds	r3, r7, r3
 800586c:	2200      	movs	r2, #0
 800586e:	701a      	strb	r2, [r3, #0]
    n_active_axis = 0;
 8005870:	234a      	movs	r3, #74	; 0x4a
 8005872:	18fb      	adds	r3, r7, r3
 8005874:	2200      	movs	r2, #0
 8005876:	701a      	strb	r2, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) {
 8005878:	2357      	movs	r3, #87	; 0x57
 800587a:	18fb      	adds	r3, r7, r3
 800587c:	2200      	movs	r2, #0
 800587e:	701a      	strb	r2, [r3, #0]
 8005880:	e089      	b.n	8005996 <limits_go_home+0x242>
      // Set target location for active axes and setup computation for homing rate.
      if (bit_istrue(cycle_mask,bit(idx))) {
 8005882:	1dfb      	adds	r3, r7, #7
 8005884:	781a      	ldrb	r2, [r3, #0]
 8005886:	2357      	movs	r3, #87	; 0x57
 8005888:	18fb      	adds	r3, r7, r3
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	411a      	asrs	r2, r3
 800588e:	0013      	movs	r3, r2
 8005890:	2201      	movs	r2, #1
 8005892:	4013      	ands	r3, r2
 8005894:	d100      	bne.n	8005898 <limits_go_home+0x144>
 8005896:	e077      	b.n	8005988 <limits_go_home+0x234>
        n_active_axis++;
 8005898:	234a      	movs	r3, #74	; 0x4a
 800589a:	18fb      	adds	r3, r7, r3
 800589c:	781a      	ldrb	r2, [r3, #0]
 800589e:	234a      	movs	r3, #74	; 0x4a
 80058a0:	18fb      	adds	r3, r7, r3
 80058a2:	3201      	adds	r2, #1
 80058a4:	701a      	strb	r2, [r3, #0]
        #ifdef COREXY
          if (idx == X_AXIS) {
 80058a6:	2357      	movs	r3, #87	; 0x57
 80058a8:	18fb      	adds	r3, r7, r3
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10d      	bne.n	80058cc <limits_go_home+0x178>
            int32_t axis_position = system_convert_corexy_to_y_axis_steps(sys_position);
 80058b0:	4b71      	ldr	r3, [pc, #452]	; (8005a78 <limits_go_home+0x324>)
 80058b2:	0018      	movs	r0, r3
 80058b4:	f006 fb06 	bl	800bec4 <system_convert_corexy_to_y_axis_steps>
 80058b8:	0003      	movs	r3, r0
 80058ba:	63fb      	str	r3, [r7, #60]	; 0x3c
            sys_position[A_MOTOR] = axis_position;
 80058bc:	4b6e      	ldr	r3, [pc, #440]	; (8005a78 <limits_go_home+0x324>)
 80058be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058c0:	601a      	str	r2, [r3, #0]
            sys_position[B_MOTOR] = -axis_position;
 80058c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058c4:	425a      	negs	r2, r3
 80058c6:	4b6c      	ldr	r3, [pc, #432]	; (8005a78 <limits_go_home+0x324>)
 80058c8:	605a      	str	r2, [r3, #4]
 80058ca:	e015      	b.n	80058f8 <limits_go_home+0x1a4>
          } else if (idx == Y_AXIS) {
 80058cc:	2357      	movs	r3, #87	; 0x57
 80058ce:	18fb      	adds	r3, r7, r3
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d10d      	bne.n	80058f2 <limits_go_home+0x19e>
            int32_t axis_position = system_convert_corexy_to_x_axis_steps(sys_position);
 80058d6:	4b68      	ldr	r3, [pc, #416]	; (8005a78 <limits_go_home+0x324>)
 80058d8:	0018      	movs	r0, r3
 80058da:	f006 fae1 	bl	800bea0 <system_convert_corexy_to_x_axis_steps>
 80058de:	0003      	movs	r3, r0
 80058e0:	63bb      	str	r3, [r7, #56]	; 0x38
            sys_position[A_MOTOR] = sys_position[B_MOTOR] = axis_position;
 80058e2:	4b65      	ldr	r3, [pc, #404]	; (8005a78 <limits_go_home+0x324>)
 80058e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058e6:	605a      	str	r2, [r3, #4]
 80058e8:	4b63      	ldr	r3, [pc, #396]	; (8005a78 <limits_go_home+0x324>)
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	4b62      	ldr	r3, [pc, #392]	; (8005a78 <limits_go_home+0x324>)
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	e002      	b.n	80058f8 <limits_go_home+0x1a4>
          } else {
            sys_position[Z_AXIS] = 0;
 80058f2:	4b61      	ldr	r3, [pc, #388]	; (8005a78 <limits_go_home+0x324>)
 80058f4:	2200      	movs	r2, #0
 80058f6:	609a      	str	r2, [r3, #8]
        #else
          sys_position[idx] = 0;
        #endif
        // Set target direction based on cycle mask and homing cycle approach state.
        // NOTE: This happens to compile smaller than any other implementation tried.
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80058f8:	4b5d      	ldr	r3, [pc, #372]	; (8005a70 <limits_go_home+0x31c>)
 80058fa:	2259      	movs	r2, #89	; 0x59
 80058fc:	5c9b      	ldrb	r3, [r3, r2]
 80058fe:	001a      	movs	r2, r3
 8005900:	2357      	movs	r3, #87	; 0x57
 8005902:	18fb      	adds	r3, r7, r3
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	411a      	asrs	r2, r3
 8005908:	0013      	movs	r3, r2
 800590a:	2201      	movs	r2, #1
 800590c:	4013      	ands	r3, r2
 800590e:	d017      	beq.n	8005940 <limits_go_home+0x1ec>
          if (approach) { target[idx] = -max_travel; }
 8005910:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <limits_go_home+0x1da>
 8005916:	2357      	movs	r3, #87	; 0x57
 8005918:	18fb      	adds	r3, r7, r3
 800591a:	781a      	ldrb	r2, [r3, #0]
 800591c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800591e:	2180      	movs	r1, #128	; 0x80
 8005920:	0609      	lsls	r1, r1, #24
 8005922:	4059      	eors	r1, r3
 8005924:	230c      	movs	r3, #12
 8005926:	18fb      	adds	r3, r7, r3
 8005928:	0092      	lsls	r2, r2, #2
 800592a:	50d1      	str	r1, [r2, r3]
 800592c:	e01f      	b.n	800596e <limits_go_home+0x21a>
          else { target[idx] = max_travel; }
 800592e:	2357      	movs	r3, #87	; 0x57
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	781a      	ldrb	r2, [r3, #0]
 8005934:	230c      	movs	r3, #12
 8005936:	18fb      	adds	r3, r7, r3
 8005938:	0092      	lsls	r2, r2, #2
 800593a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800593c:	50d1      	str	r1, [r2, r3]
 800593e:	e016      	b.n	800596e <limits_go_home+0x21a>
        } else {
          if (approach) { target[idx] = max_travel; }
 8005940:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005942:	2b00      	cmp	r3, #0
 8005944:	d008      	beq.n	8005958 <limits_go_home+0x204>
 8005946:	2357      	movs	r3, #87	; 0x57
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	781a      	ldrb	r2, [r3, #0]
 800594c:	230c      	movs	r3, #12
 800594e:	18fb      	adds	r3, r7, r3
 8005950:	0092      	lsls	r2, r2, #2
 8005952:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005954:	50d1      	str	r1, [r2, r3]
 8005956:	e00a      	b.n	800596e <limits_go_home+0x21a>
          else { target[idx] = -max_travel; }
 8005958:	2357      	movs	r3, #87	; 0x57
 800595a:	18fb      	adds	r3, r7, r3
 800595c:	781a      	ldrb	r2, [r3, #0]
 800595e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005960:	2180      	movs	r1, #128	; 0x80
 8005962:	0609      	lsls	r1, r1, #24
 8005964:	4059      	eors	r1, r3
 8005966:	230c      	movs	r3, #12
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	0092      	lsls	r2, r2, #2
 800596c:	50d1      	str	r1, [r2, r3]
        }
        // Apply axislock to the step port pins active in this cycle.
        axislock |= step_pin[idx];
 800596e:	2357      	movs	r3, #87	; 0x57
 8005970:	18fb      	adds	r3, r7, r3
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	221c      	movs	r2, #28
 8005976:	18ba      	adds	r2, r7, r2
 8005978:	5cd1      	ldrb	r1, [r2, r3]
 800597a:	234b      	movs	r3, #75	; 0x4b
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	224b      	movs	r2, #75	; 0x4b
 8005980:	18ba      	adds	r2, r7, r2
 8005982:	7812      	ldrb	r2, [r2, #0]
 8005984:	430a      	orrs	r2, r1
 8005986:	701a      	strb	r2, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) {
 8005988:	2357      	movs	r3, #87	; 0x57
 800598a:	18fb      	adds	r3, r7, r3
 800598c:	781a      	ldrb	r2, [r3, #0]
 800598e:	2357      	movs	r3, #87	; 0x57
 8005990:	18fb      	adds	r3, r7, r3
 8005992:	3201      	adds	r2, #1
 8005994:	701a      	strb	r2, [r3, #0]
 8005996:	2357      	movs	r3, #87	; 0x57
 8005998:	18fb      	adds	r3, r7, r3
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	2b03      	cmp	r3, #3
 800599e:	d800      	bhi.n	80059a2 <limits_go_home+0x24e>
 80059a0:	e76f      	b.n	8005882 <limits_go_home+0x12e>
      }

    }
    homing_rate *= sqrtf(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 80059a2:	234a      	movs	r3, #74	; 0x4a
 80059a4:	18fb      	adds	r3, r7, r3
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	0018      	movs	r0, r3
 80059aa:	f7fb fbb7 	bl	800111c <__aeabi_ui2f>
 80059ae:	1c03      	adds	r3, r0, #0
 80059b0:	1c18      	adds	r0, r3, #0
 80059b2:	f006 ff9f 	bl	800c8f4 <sqrtf>
 80059b6:	1c03      	adds	r3, r0, #0
 80059b8:	1c19      	adds	r1, r3, #0
 80059ba:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80059bc:	f7fb f86a 	bl	8000a94 <__aeabi_fmul>
 80059c0:	1c03      	adds	r3, r0, #0
 80059c2:	64fb      	str	r3, [r7, #76]	; 0x4c
    sys.homing_axis_lock = axislock;
 80059c4:	4b28      	ldr	r3, [pc, #160]	; (8005a68 <limits_go_home+0x314>)
 80059c6:	224b      	movs	r2, #75	; 0x4b
 80059c8:	18ba      	adds	r2, r7, r2
 80059ca:	7812      	ldrb	r2, [r2, #0]
 80059cc:	719a      	strb	r2, [r3, #6]

    // Perform homing cycle. Planner buffer should be empty, as required to initiate the homing cycle.
    pl_data->feed_rate = homing_rate; // Set current homing rate.
 80059ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059d2:	601a      	str	r2, [r3, #0]
    plan_buffer_line(target, pl_data); // Bypass mc_line(). Directly plan homing motion.
 80059d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059d6:	230c      	movs	r3, #12
 80059d8:	18fb      	adds	r3, r7, r3
 80059da:	0011      	movs	r1, r2
 80059dc:	0018      	movs	r0, r3
 80059de:	f001 fabb 	bl	8006f58 <plan_buffer_line>

    sys.step_control = STEP_CONTROL_EXECUTE_SYS_MOTION; // Set to execute homing motion and clear existing flags.
 80059e2:	4b21      	ldr	r3, [pc, #132]	; (8005a68 <limits_go_home+0x314>)
 80059e4:	2204      	movs	r2, #4
 80059e6:	711a      	strb	r2, [r3, #4]
    st_prep_buffer(); // Prep and fill segment buffer from newly planned block.
 80059e8:	f005 f84c 	bl	800aa84 <st_prep_buffer>
    st_wake_up(); // Initiate motion
 80059ec:	f004 fbc8 	bl	800a180 <st_wake_up>
    do {
      if (approach) {
 80059f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d067      	beq.n	8005ac6 <limits_go_home+0x372>
        // Check limit state. Lock out cycle axes when they change.
        limit_state = limits_get_state();
 80059f6:	2337      	movs	r3, #55	; 0x37
 80059f8:	18fc      	adds	r4, r7, r3
 80059fa:	f7ff fe1d 	bl	8005638 <limits_get_state>
 80059fe:	0003      	movs	r3, r0
 8005a00:	7023      	strb	r3, [r4, #0]
        for (idx=0; idx<N_AXIS; idx++) {
 8005a02:	2357      	movs	r3, #87	; 0x57
 8005a04:	18fb      	adds	r3, r7, r3
 8005a06:	2200      	movs	r2, #0
 8005a08:	701a      	strb	r2, [r3, #0]
 8005a0a:	e052      	b.n	8005ab2 <limits_go_home+0x35e>
          if (axislock & step_pin[idx]) {
 8005a0c:	2357      	movs	r3, #87	; 0x57
 8005a0e:	18fb      	adds	r3, r7, r3
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	221c      	movs	r2, #28
 8005a14:	18ba      	adds	r2, r7, r2
 8005a16:	5cd3      	ldrb	r3, [r2, r3]
 8005a18:	224b      	movs	r2, #75	; 0x4b
 8005a1a:	18ba      	adds	r2, r7, r2
 8005a1c:	7812      	ldrb	r2, [r2, #0]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d03e      	beq.n	8005aa4 <limits_go_home+0x350>
            if (limit_state & (1 << idx)) {
 8005a26:	2337      	movs	r3, #55	; 0x37
 8005a28:	18fb      	adds	r3, r7, r3
 8005a2a:	781a      	ldrb	r2, [r3, #0]
 8005a2c:	2357      	movs	r3, #87	; 0x57
 8005a2e:	18fb      	adds	r3, r7, r3
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	411a      	asrs	r2, r3
 8005a34:	0013      	movs	r3, r2
 8005a36:	2201      	movs	r2, #1
 8005a38:	4013      	ands	r3, r2
 8005a3a:	d033      	beq.n	8005aa4 <limits_go_home+0x350>
              #ifdef COREXY
                if (idx==Z_AXIS) { axislock &= ~(step_pin[Z_AXIS]); }
 8005a3c:	2357      	movs	r3, #87	; 0x57
 8005a3e:	18fb      	adds	r3, r7, r3
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d11a      	bne.n	8005a7c <limits_go_home+0x328>
 8005a46:	231c      	movs	r3, #28
 8005a48:	18fb      	adds	r3, r7, r3
 8005a4a:	789b      	ldrb	r3, [r3, #2]
 8005a4c:	b25b      	sxtb	r3, r3
 8005a4e:	43db      	mvns	r3, r3
 8005a50:	b25b      	sxtb	r3, r3
 8005a52:	224b      	movs	r2, #75	; 0x4b
 8005a54:	18ba      	adds	r2, r7, r2
 8005a56:	7812      	ldrb	r2, [r2, #0]
 8005a58:	b252      	sxtb	r2, r2
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	b25a      	sxtb	r2, r3
 8005a5e:	234b      	movs	r3, #75	; 0x4b
 8005a60:	18fb      	adds	r3, r7, r3
 8005a62:	701a      	strb	r2, [r3, #0]
 8005a64:	e01e      	b.n	8005aa4 <limits_go_home+0x350>
 8005a66:	46c0      	nop			; (mov r8, r8)
 8005a68:	20000bb4 	.word	0x20000bb4
 8005a6c:	0800df6c 	.word	0x0800df6c
 8005a70:	20000b44 	.word	0x20000b44
 8005a74:	bfc00000 	.word	0xbfc00000
 8005a78:	20000bdc 	.word	0x20000bdc
                else { axislock &= ~(step_pin[A_MOTOR]|step_pin[B_MOTOR]); }
 8005a7c:	231c      	movs	r3, #28
 8005a7e:	18fb      	adds	r3, r7, r3
 8005a80:	781a      	ldrb	r2, [r3, #0]
 8005a82:	231c      	movs	r3, #28
 8005a84:	18fb      	adds	r3, r7, r3
 8005a86:	785b      	ldrb	r3, [r3, #1]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	b25b      	sxtb	r3, r3
 8005a8e:	43db      	mvns	r3, r3
 8005a90:	b25b      	sxtb	r3, r3
 8005a92:	224b      	movs	r2, #75	; 0x4b
 8005a94:	18ba      	adds	r2, r7, r2
 8005a96:	7812      	ldrb	r2, [r2, #0]
 8005a98:	b252      	sxtb	r2, r2
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	b25a      	sxtb	r2, r3
 8005a9e:	234b      	movs	r3, #75	; 0x4b
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	701a      	strb	r2, [r3, #0]
        for (idx=0; idx<N_AXIS; idx++) {
 8005aa4:	2357      	movs	r3, #87	; 0x57
 8005aa6:	18fb      	adds	r3, r7, r3
 8005aa8:	781a      	ldrb	r2, [r3, #0]
 8005aaa:	2357      	movs	r3, #87	; 0x57
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	3201      	adds	r2, #1
 8005ab0:	701a      	strb	r2, [r3, #0]
 8005ab2:	2357      	movs	r3, #87	; 0x57
 8005ab4:	18fb      	adds	r3, r7, r3
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	2b03      	cmp	r3, #3
 8005aba:	d9a7      	bls.n	8005a0c <limits_go_home+0x2b8>
                axislock &= ~(step_pin[idx]);
              #endif
            }
          }
        }
        sys.homing_axis_lock = axislock;
 8005abc:	4b93      	ldr	r3, [pc, #588]	; (8005d0c <limits_go_home+0x5b8>)
 8005abe:	224b      	movs	r2, #75	; 0x4b
 8005ac0:	18ba      	adds	r2, r7, r2
 8005ac2:	7812      	ldrb	r2, [r2, #0]
 8005ac4:	719a      	strb	r2, [r3, #6]
      }

      st_prep_buffer(); // Check and prep segment buffer. NOTE: Should take no longer than 200us.
 8005ac6:	f004 ffdd 	bl	800aa84 <st_prep_buffer>

      // Exit routines: No time to run protocol_execute_realtime() in this loop.
      if (sys_rt_exec_state & (EXEC_SAFETY_DOOR | EXEC_RESET | EXEC_CYCLE_STOP)) {
 8005aca:	4b91      	ldr	r3, [pc, #580]	; (8005d10 <limits_go_home+0x5bc>)
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	001a      	movs	r2, r3
 8005ad2:	2334      	movs	r3, #52	; 0x34
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	d040      	beq.n	8005b5a <limits_go_home+0x406>
        uint8_t rt_exec = sys_rt_exec_state;
 8005ad8:	2336      	movs	r3, #54	; 0x36
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	4a8c      	ldr	r2, [pc, #560]	; (8005d10 <limits_go_home+0x5bc>)
 8005ade:	7812      	ldrb	r2, [r2, #0]
 8005ae0:	701a      	strb	r2, [r3, #0]
        // Homing failure condition: Reset issued during cycle.
        if (rt_exec & EXEC_RESET) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8005ae2:	2336      	movs	r3, #54	; 0x36
 8005ae4:	18fb      	adds	r3, r7, r3
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	2210      	movs	r2, #16
 8005aea:	4013      	ands	r3, r2
 8005aec:	d002      	beq.n	8005af4 <limits_go_home+0x3a0>
 8005aee:	2006      	movs	r0, #6
 8005af0:	f006 fa6c 	bl	800bfcc <system_set_exec_alarm>
        // Homing failure condition: Safety door was opened.
        if (rt_exec & EXEC_SAFETY_DOOR) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_DOOR); }
 8005af4:	2336      	movs	r3, #54	; 0x36
 8005af6:	18fb      	adds	r3, r7, r3
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	2220      	movs	r2, #32
 8005afc:	4013      	ands	r3, r2
 8005afe:	d002      	beq.n	8005b06 <limits_go_home+0x3b2>
 8005b00:	2007      	movs	r0, #7
 8005b02:	f006 fa63 	bl	800bfcc <system_set_exec_alarm>
        // Homing failure condition: Limit switch still engaged after pull-off motion
        if (!approach && (limits_get_state() & cycle_mask)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_PULLOFF); }
 8005b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10c      	bne.n	8005b26 <limits_go_home+0x3d2>
 8005b0c:	f7ff fd94 	bl	8005638 <limits_get_state>
 8005b10:	0003      	movs	r3, r0
 8005b12:	001a      	movs	r2, r3
 8005b14:	1dfb      	adds	r3, r7, #7
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	4013      	ands	r3, r2
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d002      	beq.n	8005b26 <limits_go_home+0x3d2>
 8005b20:	2008      	movs	r0, #8
 8005b22:	f006 fa53 	bl	800bfcc <system_set_exec_alarm>
        // Homing failure condition: Limit switch not found during approach.
        if (approach && (rt_exec & EXEC_CYCLE_STOP)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_APPROACH); }
 8005b26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d008      	beq.n	8005b3e <limits_go_home+0x3ea>
 8005b2c:	2336      	movs	r3, #54	; 0x36
 8005b2e:	18fb      	adds	r3, r7, r3
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	2204      	movs	r2, #4
 8005b34:	4013      	ands	r3, r2
 8005b36:	d002      	beq.n	8005b3e <limits_go_home+0x3ea>
 8005b38:	2009      	movs	r0, #9
 8005b3a:	f006 fa47 	bl	800bfcc <system_set_exec_alarm>
        if (sys_rt_exec_alarm) {
 8005b3e:	4b75      	ldr	r3, [pc, #468]	; (8005d14 <limits_go_home+0x5c0>)
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d004      	beq.n	8005b52 <limits_go_home+0x3fe>
          mc_reset(); // Stop motors, if they are running.
 8005b48:	f000 fc9e 	bl	8006488 <mc_reset>
          protocol_execute_realtime();
 8005b4c:	f002 f896 	bl	8007c7c <protocol_execute_realtime>
          return;
 8005b50:	e0d9      	b.n	8005d06 <limits_go_home+0x5b2>
        } else {
          // Pull-off motion complete. Disable CYCLE_STOP from executing.
          system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 8005b52:	2004      	movs	r0, #4
 8005b54:	f006 fa1e 	bl	800bf94 <system_clear_exec_state_flag>
          break;
 8005b58:	e008      	b.n	8005b6c <limits_go_home+0x418>
        }
      }

    } while (STEP_MASK & axislock);
 8005b5a:	234b      	movs	r3, #75	; 0x4b
 8005b5c:	18fb      	adds	r3, r7, r3
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	220e      	movs	r2, #14
 8005b62:	4013      	ands	r3, r2
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d000      	beq.n	8005b6c <limits_go_home+0x418>
 8005b6a:	e741      	b.n	80059f0 <limits_go_home+0x29c>

    st_reset(); // Immediately force kill steppers and reset step segment buffer.
 8005b6c:	f004 fe68 	bl	800a840 <st_reset>
    delay_ms(settings.homing_debounce_delay); // Delay to allow transient dynamics to dissipate.
 8005b70:	4b69      	ldr	r3, [pc, #420]	; (8005d18 <limits_go_home+0x5c4>)
 8005b72:	2264      	movs	r2, #100	; 0x64
 8005b74:	5a9b      	ldrh	r3, [r3, r2]
 8005b76:	0018      	movs	r0, r3
 8005b78:	f000 fdfa 	bl	8006770 <delay_ms>

    // Reverse direction and reset homing rate for locate cycle(s).
    approach = !approach;
 8005b7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b7e:	425a      	negs	r2, r3
 8005b80:	4153      	adcs	r3, r2
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	653b      	str	r3, [r7, #80]	; 0x50

    // After first cycle, homing enters locating phase. Shorten search to pull-off distance.
    if (approach) {
 8005b86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00b      	beq.n	8005ba4 <limits_go_home+0x450>
      max_travel = settings.homing_pulloff*HOMING_AXIS_LOCATE_SCALAR;
 8005b8c:	4b62      	ldr	r3, [pc, #392]	; (8005d18 <limits_go_home+0x5c4>)
 8005b8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b90:	4962      	ldr	r1, [pc, #392]	; (8005d1c <limits_go_home+0x5c8>)
 8005b92:	1c18      	adds	r0, r3, #0
 8005b94:	f7fa ff7e 	bl	8000a94 <__aeabi_fmul>
 8005b98:	1c03      	adds	r3, r0, #0
 8005b9a:	65bb      	str	r3, [r7, #88]	; 0x58
      homing_rate = settings.homing_feed_rate;
 8005b9c:	4b5e      	ldr	r3, [pc, #376]	; (8005d18 <limits_go_home+0x5c4>)
 8005b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ba2:	e005      	b.n	8005bb0 <limits_go_home+0x45c>
    } else {
      max_travel = settings.homing_pulloff;
 8005ba4:	4b5c      	ldr	r3, [pc, #368]	; (8005d18 <limits_go_home+0x5c4>)
 8005ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ba8:	65bb      	str	r3, [r7, #88]	; 0x58
      homing_rate = settings.homing_seek_rate;
 8005baa:	4b5b      	ldr	r3, [pc, #364]	; (8005d18 <limits_go_home+0x5c4>)
 8005bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bae:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

  } while (n_cycle-- > 0);
 8005bb0:	235f      	movs	r3, #95	; 0x5f
 8005bb2:	18fb      	adds	r3, r7, r3
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	225f      	movs	r2, #95	; 0x5f
 8005bb8:	18ba      	adds	r2, r7, r2
 8005bba:	1e59      	subs	r1, r3, #1
 8005bbc:	7011      	strb	r1, [r2, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d000      	beq.n	8005bc4 <limits_go_home+0x470>
 8005bc2:	e64a      	b.n	800585a <limits_go_home+0x106>
  // set up pull-off maneuver from axes limit switches that have been homed. This provides
  // some initial clearance off the switches and should also help prevent them from falsely
  // triggering when hard limits are enabled or when more than one axes shares a limit pin.
  int32_t set_axis_position;
  // Set machine positions for homed limit switches. Don't update non-homed axes.
  for (idx=0; idx<N_AXIS; idx++) {
 8005bc4:	2357      	movs	r3, #87	; 0x57
 8005bc6:	18fb      	adds	r3, r7, r3
 8005bc8:	2200      	movs	r2, #0
 8005bca:	701a      	strb	r2, [r3, #0]
 8005bcc:	e090      	b.n	8005cf0 <limits_go_home+0x59c>
    // NOTE: settings.max_travel[] is stored as a negative value.
    if (cycle_mask & bit(idx)) {
 8005bce:	1dfb      	adds	r3, r7, #7
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	2357      	movs	r3, #87	; 0x57
 8005bd4:	18fb      	adds	r3, r7, r3
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	411a      	asrs	r2, r3
 8005bda:	0013      	movs	r3, r2
 8005bdc:	2201      	movs	r2, #1
 8005bde:	4013      	ands	r3, r2
 8005be0:	d100      	bne.n	8005be4 <limits_go_home+0x490>
 8005be2:	e07e      	b.n	8005ce2 <limits_go_home+0x58e>
      #ifdef HOMING_FORCE_SET_ORIGIN
        set_axis_position = 0;
      #else
        if ( bit_istrue(settings.homing_dir_mask,bit(idx)) ) {
 8005be4:	4b4c      	ldr	r3, [pc, #304]	; (8005d18 <limits_go_home+0x5c4>)
 8005be6:	2259      	movs	r2, #89	; 0x59
 8005be8:	5c9b      	ldrb	r3, [r3, r2]
 8005bea:	001a      	movs	r2, r3
 8005bec:	2357      	movs	r3, #87	; 0x57
 8005bee:	18fb      	adds	r3, r7, r3
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	411a      	asrs	r2, r3
 8005bf4:	0013      	movs	r3, r2
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	d024      	beq.n	8005c46 <limits_go_home+0x4f2>
          set_axis_position = lround((settings.max_travel[idx]+settings.homing_pulloff)*settings.steps_per_mm[idx]);
 8005bfc:	2357      	movs	r3, #87	; 0x57
 8005bfe:	18fb      	adds	r3, r7, r3
 8005c00:	781a      	ldrb	r2, [r3, #0]
 8005c02:	4b45      	ldr	r3, [pc, #276]	; (8005d18 <limits_go_home+0x5c4>)
 8005c04:	320c      	adds	r2, #12
 8005c06:	0092      	lsls	r2, r2, #2
 8005c08:	58d2      	ldr	r2, [r2, r3]
 8005c0a:	4b43      	ldr	r3, [pc, #268]	; (8005d18 <limits_go_home+0x5c4>)
 8005c0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c0e:	1c19      	adds	r1, r3, #0
 8005c10:	1c10      	adds	r0, r2, #0
 8005c12:	f7fa fbbd 	bl	8000390 <__aeabi_fadd>
 8005c16:	1c03      	adds	r3, r0, #0
 8005c18:	1c18      	adds	r0, r3, #0
 8005c1a:	2357      	movs	r3, #87	; 0x57
 8005c1c:	18fb      	adds	r3, r7, r3
 8005c1e:	781a      	ldrb	r2, [r3, #0]
 8005c20:	4b3d      	ldr	r3, [pc, #244]	; (8005d18 <limits_go_home+0x5c4>)
 8005c22:	0092      	lsls	r2, r2, #2
 8005c24:	58d3      	ldr	r3, [r2, r3]
 8005c26:	1c19      	adds	r1, r3, #0
 8005c28:	f7fa ff34 	bl	8000a94 <__aeabi_fmul>
 8005c2c:	1c03      	adds	r3, r0, #0
 8005c2e:	1c18      	adds	r0, r3, #0
 8005c30:	f7fc fd48 	bl	80026c4 <__aeabi_f2d>
 8005c34:	0003      	movs	r3, r0
 8005c36:	000c      	movs	r4, r1
 8005c38:	0018      	movs	r0, r3
 8005c3a:	0021      	movs	r1, r4
 8005c3c:	f006 fcca 	bl	800c5d4 <lround>
 8005c40:	0003      	movs	r3, r0
 8005c42:	647b      	str	r3, [r7, #68]	; 0x44
 8005c44:	e01a      	b.n	8005c7c <limits_go_home+0x528>
        } else {
          set_axis_position = lround(-settings.homing_pulloff*settings.steps_per_mm[idx]);
 8005c46:	4b34      	ldr	r3, [pc, #208]	; (8005d18 <limits_go_home+0x5c4>)
 8005c48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c4a:	2280      	movs	r2, #128	; 0x80
 8005c4c:	0612      	lsls	r2, r2, #24
 8005c4e:	405a      	eors	r2, r3
 8005c50:	0010      	movs	r0, r2
 8005c52:	2357      	movs	r3, #87	; 0x57
 8005c54:	18fb      	adds	r3, r7, r3
 8005c56:	781a      	ldrb	r2, [r3, #0]
 8005c58:	4b2f      	ldr	r3, [pc, #188]	; (8005d18 <limits_go_home+0x5c4>)
 8005c5a:	0092      	lsls	r2, r2, #2
 8005c5c:	58d3      	ldr	r3, [r2, r3]
 8005c5e:	1c19      	adds	r1, r3, #0
 8005c60:	f7fa ff18 	bl	8000a94 <__aeabi_fmul>
 8005c64:	1c03      	adds	r3, r0, #0
 8005c66:	1c18      	adds	r0, r3, #0
 8005c68:	f7fc fd2c 	bl	80026c4 <__aeabi_f2d>
 8005c6c:	0003      	movs	r3, r0
 8005c6e:	000c      	movs	r4, r1
 8005c70:	0018      	movs	r0, r3
 8005c72:	0021      	movs	r1, r4
 8005c74:	f006 fcae 	bl	800c5d4 <lround>
 8005c78:	0003      	movs	r3, r0
 8005c7a:	647b      	str	r3, [r7, #68]	; 0x44
        }
      #endif

      #ifdef COREXY
        if (idx==X_AXIS) {
 8005c7c:	2357      	movs	r3, #87	; 0x57
 8005c7e:	18fb      	adds	r3, r7, r3
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d110      	bne.n	8005ca8 <limits_go_home+0x554>
          int32_t off_axis_position = system_convert_corexy_to_y_axis_steps(sys_position);
 8005c86:	4b26      	ldr	r3, [pc, #152]	; (8005d20 <limits_go_home+0x5cc>)
 8005c88:	0018      	movs	r0, r3
 8005c8a:	f006 f91b 	bl	800bec4 <system_convert_corexy_to_y_axis_steps>
 8005c8e:	0003      	movs	r3, r0
 8005c90:	633b      	str	r3, [r7, #48]	; 0x30
          sys_position[A_MOTOR] = set_axis_position + off_axis_position;
 8005c92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c96:	18d2      	adds	r2, r2, r3
 8005c98:	4b21      	ldr	r3, [pc, #132]	; (8005d20 <limits_go_home+0x5cc>)
 8005c9a:	601a      	str	r2, [r3, #0]
          sys_position[B_MOTOR] = set_axis_position - off_axis_position;
 8005c9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca0:	1ad2      	subs	r2, r2, r3
 8005ca2:	4b1f      	ldr	r3, [pc, #124]	; (8005d20 <limits_go_home+0x5cc>)
 8005ca4:	605a      	str	r2, [r3, #4]
 8005ca6:	e01c      	b.n	8005ce2 <limits_go_home+0x58e>
        } else if (idx==Y_AXIS) {
 8005ca8:	2357      	movs	r3, #87	; 0x57
 8005caa:	18fb      	adds	r3, r7, r3
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d110      	bne.n	8005cd4 <limits_go_home+0x580>
          int32_t off_axis_position = system_convert_corexy_to_x_axis_steps(sys_position);
 8005cb2:	4b1b      	ldr	r3, [pc, #108]	; (8005d20 <limits_go_home+0x5cc>)
 8005cb4:	0018      	movs	r0, r3
 8005cb6:	f006 f8f3 	bl	800bea0 <system_convert_corexy_to_x_axis_steps>
 8005cba:	0003      	movs	r3, r0
 8005cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
          sys_position[A_MOTOR] = off_axis_position + set_axis_position;
 8005cbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cc2:	18d2      	adds	r2, r2, r3
 8005cc4:	4b16      	ldr	r3, [pc, #88]	; (8005d20 <limits_go_home+0x5cc>)
 8005cc6:	601a      	str	r2, [r3, #0]
          sys_position[B_MOTOR] = off_axis_position - set_axis_position;
 8005cc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ccc:	1ad2      	subs	r2, r2, r3
 8005cce:	4b14      	ldr	r3, [pc, #80]	; (8005d20 <limits_go_home+0x5cc>)
 8005cd0:	605a      	str	r2, [r3, #4]
 8005cd2:	e006      	b.n	8005ce2 <limits_go_home+0x58e>
        } else {
          sys_position[idx] = set_axis_position;
 8005cd4:	2357      	movs	r3, #87	; 0x57
 8005cd6:	18fb      	adds	r3, r7, r3
 8005cd8:	781a      	ldrb	r2, [r3, #0]
 8005cda:	4b11      	ldr	r3, [pc, #68]	; (8005d20 <limits_go_home+0x5cc>)
 8005cdc:	0092      	lsls	r2, r2, #2
 8005cde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005ce0:	50d1      	str	r1, [r2, r3]
  for (idx=0; idx<N_AXIS; idx++) {
 8005ce2:	2357      	movs	r3, #87	; 0x57
 8005ce4:	18fb      	adds	r3, r7, r3
 8005ce6:	781a      	ldrb	r2, [r3, #0]
 8005ce8:	2357      	movs	r3, #87	; 0x57
 8005cea:	18fb      	adds	r3, r7, r3
 8005cec:	3201      	adds	r2, #1
 8005cee:	701a      	strb	r2, [r3, #0]
 8005cf0:	2357      	movs	r3, #87	; 0x57
 8005cf2:	18fb      	adds	r3, r7, r3
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	2b03      	cmp	r3, #3
 8005cf8:	d800      	bhi.n	8005cfc <limits_go_home+0x5a8>
 8005cfa:	e768      	b.n	8005bce <limits_go_home+0x47a>
        sys_position[idx] = set_axis_position;
      #endif

    }
  }
  sys.step_control = STEP_CONTROL_NORMAL_OP; // Return step control to normal operation.
 8005cfc:	4b03      	ldr	r3, [pc, #12]	; (8005d0c <limits_go_home+0x5b8>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	711a      	strb	r2, [r3, #4]
 8005d02:	e000      	b.n	8005d06 <limits_go_home+0x5b2>
  if (sys.abort) { return; } // Block if system reset has been issued.
 8005d04:	46c0      	nop			; (mov r8, r8)
}
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b019      	add	sp, #100	; 0x64
 8005d0a:	bd90      	pop	{r4, r7, pc}
 8005d0c:	20000bb4 	.word	0x20000bb4
 8005d10:	20000bc9 	.word	0x20000bc9
 8005d14:	20000bec 	.word	0x20000bec
 8005d18:	20000b44 	.word	0x20000b44
 8005d1c:	40a00000 	.word	0x40a00000
 8005d20:	20000bdc 	.word	0x20000bdc

08005d24 <limits_soft_check>:

// Performs a soft limit check. Called from mc_line() only. Assumes the machine has been homed,
// the workspace volume is in all negative space, and the system is in normal operation.
// NOTE: Used by jogging to limit travel within soft-limit volume.
void limits_soft_check(float *target)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  if (system_check_travel_limits(target)) {
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	0018      	movs	r0, r3
 8005d30:	f006 f8da 	bl	800bee8 <system_check_travel_limits>
 8005d34:	1e03      	subs	r3, r0, #0
 8005d36:	d01d      	beq.n	8005d74 <limits_soft_check+0x50>
    sys.soft_limit = true;
 8005d38:	4b10      	ldr	r3, [pc, #64]	; (8005d7c <limits_soft_check+0x58>)
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	70da      	strb	r2, [r3, #3]
    // Force feed hold if cycle is active. All buffered blocks are guaranteed to be within
    // workspace volume so just come to a controlled stop so position is not lost. When complete
    // enter alarm mode.
    if (sys.state == STATE_CYCLE) {
 8005d3e:	4b0f      	ldr	r3, [pc, #60]	; (8005d7c <limits_soft_check+0x58>)
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	2b08      	cmp	r3, #8
 8005d44:	d10c      	bne.n	8005d60 <limits_soft_check+0x3c>
      system_set_exec_state_flag(EXEC_FEED_HOLD);
 8005d46:	2008      	movs	r0, #8
 8005d48:	f006 f90c 	bl	800bf64 <system_set_exec_state_flag>
      do {
        protocol_execute_realtime();
 8005d4c:	f001 ff96 	bl	8007c7c <protocol_execute_realtime>
        if (sys.abort) { return; }
 8005d50:	4b0a      	ldr	r3, [pc, #40]	; (8005d7c <limits_soft_check+0x58>)
 8005d52:	785b      	ldrb	r3, [r3, #1]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10c      	bne.n	8005d72 <limits_soft_check+0x4e>
      } while ( sys.state != STATE_IDLE );
 8005d58:	4b08      	ldr	r3, [pc, #32]	; (8005d7c <limits_soft_check+0x58>)
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1f5      	bne.n	8005d4c <limits_soft_check+0x28>
    }
    mc_reset(); // Issue system reset and ensure spindle and coolant are shutdown.
 8005d60:	f000 fb92 	bl	8006488 <mc_reset>
    system_set_exec_alarm(EXEC_ALARM_SOFT_LIMIT); // Indicate soft limit critical event
 8005d64:	2002      	movs	r0, #2
 8005d66:	f006 f931 	bl	800bfcc <system_set_exec_alarm>
    protocol_execute_realtime(); // Execute to enter critical event loop and system abort
 8005d6a:	f001 ff87 	bl	8007c7c <protocol_execute_realtime>
    return;
 8005d6e:	46c0      	nop			; (mov r8, r8)
 8005d70:	e000      	b.n	8005d74 <limits_soft_check+0x50>
        if (sys.abort) { return; }
 8005d72:	46c0      	nop			; (mov r8, r8)
  }
}
 8005d74:	46bd      	mov	sp, r7
 8005d76:	b002      	add	sp, #8
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	46c0      	nop			; (mov r8, r8)
 8005d7c:	20000bb4 	.word	0x20000bb4

08005d80 <mc_line>:
// NOTE: This is the primary gateway to the grbl planner. All line motions, including arc line
// segments, must pass through this routine before being passed to the planner. The seperation of
// mc_line and plan_buffer_line is done primarily to place non-planner-type functions from being
// in the planner and to let backlash compensation or canned cycle integration simple and direct.
void mc_line(float *target, plan_line_data_t *pl_data)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  // If enabled, check for soft limit violations. Placed here all line motions are picked up
  // from everywhere in Grbl.
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8005d8a:	4b21      	ldr	r3, [pc, #132]	; (8005e10 <mc_line+0x90>)
 8005d8c:	2258      	movs	r2, #88	; 0x58
 8005d8e:	5c9b      	ldrb	r3, [r3, r2]
 8005d90:	001a      	movs	r2, r3
 8005d92:	2320      	movs	r3, #32
 8005d94:	4013      	ands	r3, r2
 8005d96:	d007      	beq.n	8005da8 <mc_line+0x28>
    // NOTE: Block jog state. Jogging is a special case and soft limits are handled independently.
    if (sys.state != STATE_JOG) { limits_soft_check(target); }
 8005d98:	4b1e      	ldr	r3, [pc, #120]	; (8005e14 <mc_line+0x94>)
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	2b20      	cmp	r3, #32
 8005d9e:	d003      	beq.n	8005da8 <mc_line+0x28>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	0018      	movs	r0, r3
 8005da4:	f7ff ffbe 	bl	8005d24 <limits_soft_check>
  }

  // If in check gcode mode, prevent motion by blocking planner. Soft limits still work.
  if (sys.state == STATE_CHECK_MODE) { return; }
 8005da8:	4b1a      	ldr	r3, [pc, #104]	; (8005e14 <mc_line+0x94>)
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d029      	beq.n	8005e04 <mc_line+0x84>
  // parser and planner are separate from the system machine positions, this is doable.

  // If the buffer is full: good! That means we are well ahead of the robot.
  // Remain in this loop until there is room in the buffer.
  do {
    protocol_execute_realtime(); // Check for any run-time commands
 8005db0:	f001 ff64 	bl	8007c7c <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail, if system abort.
 8005db4:	4b17      	ldr	r3, [pc, #92]	; (8005e14 <mc_line+0x94>)
 8005db6:	785b      	ldrb	r3, [r3, #1]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d125      	bne.n	8005e08 <mc_line+0x88>
    if ( plan_check_full_buffer() ) { protocol_auto_cycle_start(); } // Auto-cycle start when buffer is full.
 8005dbc:	f000 fff0 	bl	8006da0 <plan_check_full_buffer>
 8005dc0:	1e03      	subs	r3, r0, #0
 8005dc2:	d002      	beq.n	8005dca <mc_line+0x4a>
 8005dc4:	f001 ff4e 	bl	8007c64 <protocol_auto_cycle_start>
    protocol_execute_realtime(); // Check for any run-time commands
 8005dc8:	e7f2      	b.n	8005db0 <mc_line+0x30>
    else { break; }
 8005dca:	46c0      	nop			; (mov r8, r8)
  } while (1);

  // Plan and queue motion into planner buffer
	if (plan_buffer_line(target, pl_data) == PLAN_EMPTY_BLOCK) {
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	0011      	movs	r1, r2
 8005dd2:	0018      	movs	r0, r3
 8005dd4:	f001 f8c0 	bl	8006f58 <plan_buffer_line>
 8005dd8:	1e03      	subs	r3, r0, #0
 8005dda:	d116      	bne.n	8005e0a <mc_line+0x8a>
		if (bit_istrue(settings.flags, BITFLAG_LASER_MODE)) {
 8005ddc:	4b0c      	ldr	r3, [pc, #48]	; (8005e10 <mc_line+0x90>)
 8005dde:	2258      	movs	r2, #88	; 0x58
 8005de0:	5c9b      	ldrb	r3, [r3, r2]
 8005de2:	001a      	movs	r2, r3
 8005de4:	2302      	movs	r3, #2
 8005de6:	4013      	ands	r3, r2
 8005de8:	d00f      	beq.n	8005e0a <mc_line+0x8a>
			// Correctly set spindle state, if there is a coincident position passed. Forces a buffer
			// sync while in M3 laser mode only.
			if (pl_data->condition & PL_COND_FLAG_SPINDLE_CW) {
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	7a1b      	ldrb	r3, [r3, #8]
 8005dee:	001a      	movs	r2, r3
 8005df0:	2310      	movs	r3, #16
 8005df2:	4013      	ands	r3, r2
 8005df4:	d009      	beq.n	8005e0a <mc_line+0x8a>
				spindle_sync(PL_COND_FLAG_SPINDLE_CW, pl_data->spindle_speed);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	1c19      	adds	r1, r3, #0
 8005dfc:	2010      	movs	r0, #16
 8005dfe:	f004 f975 	bl	800a0ec <spindle_sync>
 8005e02:	e002      	b.n	8005e0a <mc_line+0x8a>
  if (sys.state == STATE_CHECK_MODE) { return; }
 8005e04:	46c0      	nop			; (mov r8, r8)
 8005e06:	e000      	b.n	8005e0a <mc_line+0x8a>
    if (sys.abort) { return; } // Bail, if system abort.
 8005e08:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
}
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	b002      	add	sp, #8
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	20000b44 	.word	0x20000b44
 8005e14:	20000bb4 	.word	0x20000bb4

08005e18 <mc_arc>:
// The arc is approximated by generating a huge number of tiny, linear segments. The chordal tolerance
// of each segment is configured in settings.arc_tolerance, which is defined to be the maximum normal
// distance from segment to the circle when the end points both lie on the circle.
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,
  uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc)
{
 8005e18:	b5b0      	push	{r4, r5, r7, lr}
 8005e1a:	b094      	sub	sp, #80	; 0x50
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
  float center_axis0 = position[axis_0] + offset[axis_0];
 8005e26:	2364      	movs	r3, #100	; 0x64
 8005e28:	18fb      	adds	r3, r7, r3
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	18d3      	adds	r3, r2, r3
 8005e32:	6818      	ldr	r0, [r3, #0]
 8005e34:	2364      	movs	r3, #100	; 0x64
 8005e36:	18fb      	adds	r3, r7, r3
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	683a      	ldr	r2, [r7, #0]
 8005e3e:	18d3      	adds	r3, r2, r3
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	1c19      	adds	r1, r3, #0
 8005e44:	f7fa faa4 	bl	8000390 <__aeabi_fadd>
 8005e48:	1c03      	adds	r3, r0, #0
 8005e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  float center_axis1 = position[axis_1] + offset[axis_1];
 8005e4c:	2368      	movs	r3, #104	; 0x68
 8005e4e:	18fb      	adds	r3, r7, r3
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	18d3      	adds	r3, r2, r3
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	2368      	movs	r3, #104	; 0x68
 8005e5c:	18fb      	adds	r3, r7, r3
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	18d3      	adds	r3, r2, r3
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	1c19      	adds	r1, r3, #0
 8005e6a:	f7fa fa91 	bl	8000390 <__aeabi_fadd>
 8005e6e:	1c03      	adds	r3, r0, #0
 8005e70:	63bb      	str	r3, [r7, #56]	; 0x38
  float r_axis0 = -offset[axis_0];  // Radius vector from center to current location
 8005e72:	2364      	movs	r3, #100	; 0x64
 8005e74:	18fb      	adds	r3, r7, r3
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	683a      	ldr	r2, [r7, #0]
 8005e7c:	18d3      	adds	r3, r2, r3
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2280      	movs	r2, #128	; 0x80
 8005e82:	0612      	lsls	r2, r2, #24
 8005e84:	4053      	eors	r3, r2
 8005e86:	64fb      	str	r3, [r7, #76]	; 0x4c
  float r_axis1 = -offset[axis_1];
 8005e88:	2368      	movs	r3, #104	; 0x68
 8005e8a:	18fb      	adds	r3, r7, r3
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	18d3      	adds	r3, r2, r3
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2280      	movs	r2, #128	; 0x80
 8005e98:	0612      	lsls	r2, r2, #24
 8005e9a:	4053      	eors	r3, r2
 8005e9c:	64bb      	str	r3, [r7, #72]	; 0x48
  float rt_axis0 = target[axis_0] - center_axis0;
 8005e9e:	2364      	movs	r3, #100	; 0x64
 8005ea0:	18fb      	adds	r3, r7, r3
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	18d3      	adds	r3, r2, r3
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005eae:	1c18      	adds	r0, r3, #0
 8005eb0:	f7fa ff10 	bl	8000cd4 <__aeabi_fsub>
 8005eb4:	1c03      	adds	r3, r0, #0
 8005eb6:	637b      	str	r3, [r7, #52]	; 0x34
  float rt_axis1 = target[axis_1] - center_axis1;
 8005eb8:	2368      	movs	r3, #104	; 0x68
 8005eba:	18fb      	adds	r3, r7, r3
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	18d3      	adds	r3, r2, r3
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ec8:	1c18      	adds	r0, r3, #0
 8005eca:	f7fa ff03 	bl	8000cd4 <__aeabi_fsub>
 8005ece:	1c03      	adds	r3, r0, #0
 8005ed0:	633b      	str	r3, [r7, #48]	; 0x30

  // CCW angle between position and target from circle center. Only one atan2() trig computation required.
  float angular_travel = atan2f(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8005ed2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ed4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005ed6:	f7fa fddd 	bl	8000a94 <__aeabi_fmul>
 8005eda:	1c03      	adds	r3, r0, #0
 8005edc:	1c1c      	adds	r4, r3, #0
 8005ede:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ee0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005ee2:	f7fa fdd7 	bl	8000a94 <__aeabi_fmul>
 8005ee6:	1c03      	adds	r3, r0, #0
 8005ee8:	1c19      	adds	r1, r3, #0
 8005eea:	1c20      	adds	r0, r4, #0
 8005eec:	f7fa fef2 	bl	8000cd4 <__aeabi_fsub>
 8005ef0:	1c03      	adds	r3, r0, #0
 8005ef2:	1c1c      	adds	r4, r3, #0
 8005ef4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ef6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005ef8:	f7fa fdcc 	bl	8000a94 <__aeabi_fmul>
 8005efc:	1c03      	adds	r3, r0, #0
 8005efe:	1c1d      	adds	r5, r3, #0
 8005f00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f02:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005f04:	f7fa fdc6 	bl	8000a94 <__aeabi_fmul>
 8005f08:	1c03      	adds	r3, r0, #0
 8005f0a:	1c19      	adds	r1, r3, #0
 8005f0c:	1c28      	adds	r0, r5, #0
 8005f0e:	f7fa fa3f 	bl	8000390 <__aeabi_fadd>
 8005f12:	1c03      	adds	r3, r0, #0
 8005f14:	1c19      	adds	r1, r3, #0
 8005f16:	1c20      	adds	r0, r4, #0
 8005f18:	f006 fce8 	bl	800c8ec <atan2f>
 8005f1c:	1c03      	adds	r3, r0, #0
 8005f1e:	647b      	str	r3, [r7, #68]	; 0x44
  if (is_clockwise_arc) { // Correct atan2 output per direction
 8005f20:	2370      	movs	r3, #112	; 0x70
 8005f22:	18fb      	adds	r3, r7, r3
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d018      	beq.n	8005f5c <mc_arc+0x144>
    if (angular_travel >= -ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel -= 2*M_PI; }
 8005f2a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f2c:	f7fc fbca 	bl	80026c4 <__aeabi_f2d>
 8005f30:	4ae4      	ldr	r2, [pc, #912]	; (80062c4 <mc_arc+0x4ac>)
 8005f32:	4be5      	ldr	r3, [pc, #916]	; (80062c8 <mc_arc+0x4b0>)
 8005f34:	f7fa f9b2 	bl	800029c <__aeabi_dcmpge>
 8005f38:	1e03      	subs	r3, r0, #0
 8005f3a:	d027      	beq.n	8005f8c <mc_arc+0x174>
 8005f3c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f3e:	f7fc fbc1 	bl	80026c4 <__aeabi_f2d>
 8005f42:	4ae2      	ldr	r2, [pc, #904]	; (80062cc <mc_arc+0x4b4>)
 8005f44:	4be2      	ldr	r3, [pc, #904]	; (80062d0 <mc_arc+0x4b8>)
 8005f46:	f7fc f873 	bl	8002030 <__aeabi_dsub>
 8005f4a:	0003      	movs	r3, r0
 8005f4c:	000c      	movs	r4, r1
 8005f4e:	0018      	movs	r0, r3
 8005f50:	0021      	movs	r1, r4
 8005f52:	f7fc fc09 	bl	8002768 <__aeabi_d2f>
 8005f56:	1c03      	adds	r3, r0, #0
 8005f58:	647b      	str	r3, [r7, #68]	; 0x44
 8005f5a:	e017      	b.n	8005f8c <mc_arc+0x174>
  } else {
    if (angular_travel <= ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel += 2*M_PI; }
 8005f5c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f5e:	f7fc fbb1 	bl	80026c4 <__aeabi_f2d>
 8005f62:	4ad8      	ldr	r2, [pc, #864]	; (80062c4 <mc_arc+0x4ac>)
 8005f64:	4bdb      	ldr	r3, [pc, #876]	; (80062d4 <mc_arc+0x4bc>)
 8005f66:	f7fa f985 	bl	8000274 <__aeabi_dcmple>
 8005f6a:	1e03      	subs	r3, r0, #0
 8005f6c:	d00e      	beq.n	8005f8c <mc_arc+0x174>
 8005f6e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f70:	f7fc fba8 	bl	80026c4 <__aeabi_f2d>
 8005f74:	4ad5      	ldr	r2, [pc, #852]	; (80062cc <mc_arc+0x4b4>)
 8005f76:	4bd6      	ldr	r3, [pc, #856]	; (80062d0 <mc_arc+0x4b8>)
 8005f78:	f7fb f916 	bl	80011a8 <__aeabi_dadd>
 8005f7c:	0003      	movs	r3, r0
 8005f7e:	000c      	movs	r4, r1
 8005f80:	0018      	movs	r0, r3
 8005f82:	0021      	movs	r1, r4
 8005f84:	f7fc fbf0 	bl	8002768 <__aeabi_d2f>
 8005f88:	1c03      	adds	r3, r0, #0
 8005f8a:	647b      	str	r3, [r7, #68]	; 0x44

  // NOTE: Segment end points are on the arc, which can lead to the arc diameter being smaller by up to
  // (2x) settings.arc_tolerance. For 99% of users, this is just fine. If a different arc segment fit
  // is desired, i.e. least-squares, midpoint on arc, just change the mm_per_arc_segment calculation.
  // For the intended uses of Grbl, this value shouldn't exceed 2000 for the strictest of cases.
  uint16_t segments = (uint16_t)floorf(fabsf(0.5f*angular_travel*radius) /
 8005f8c:	21fc      	movs	r1, #252	; 0xfc
 8005f8e:	0589      	lsls	r1, r1, #22
 8005f90:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f92:	f7fa fd7f 	bl	8000a94 <__aeabi_fmul>
 8005f96:	1c03      	adds	r3, r0, #0
 8005f98:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005f9a:	1c18      	adds	r0, r3, #0
 8005f9c:	f7fa fd7a 	bl	8000a94 <__aeabi_fmul>
 8005fa0:	1c03      	adds	r3, r0, #0
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	085c      	lsrs	r4, r3, #1
                          sqrtf(settings.arc_tolerance*(2*radius - settings.arc_tolerance)) );
 8005fa6:	4bcc      	ldr	r3, [pc, #816]	; (80062d8 <mc_arc+0x4c0>)
 8005fa8:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
 8005faa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005fac:	1c19      	adds	r1, r3, #0
 8005fae:	1c18      	adds	r0, r3, #0
 8005fb0:	f7fa f9ee 	bl	8000390 <__aeabi_fadd>
 8005fb4:	1c03      	adds	r3, r0, #0
 8005fb6:	1c1a      	adds	r2, r3, #0
 8005fb8:	4bc7      	ldr	r3, [pc, #796]	; (80062d8 <mc_arc+0x4c0>)
 8005fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fbc:	1c19      	adds	r1, r3, #0
 8005fbe:	1c10      	adds	r0, r2, #0
 8005fc0:	f7fa fe88 	bl	8000cd4 <__aeabi_fsub>
 8005fc4:	1c03      	adds	r3, r0, #0
 8005fc6:	1c19      	adds	r1, r3, #0
 8005fc8:	1c28      	adds	r0, r5, #0
 8005fca:	f7fa fd63 	bl	8000a94 <__aeabi_fmul>
 8005fce:	1c03      	adds	r3, r0, #0
 8005fd0:	1c18      	adds	r0, r3, #0
 8005fd2:	f006 fc8f 	bl	800c8f4 <sqrtf>
 8005fd6:	1c03      	adds	r3, r0, #0
  uint16_t segments = (uint16_t)floorf(fabsf(0.5f*angular_travel*radius) /
 8005fd8:	1c19      	adds	r1, r3, #0
 8005fda:	1c20      	adds	r0, r4, #0
 8005fdc:	f7fa fb6a 	bl	80006b4 <__aeabi_fdiv>
 8005fe0:	1c03      	adds	r3, r0, #0
 8005fe2:	1c18      	adds	r0, r3, #0
 8005fe4:	f006 fbe8 	bl	800c7b8 <floorf>
 8005fe8:	1c03      	adds	r3, r0, #0
 8005fea:	222e      	movs	r2, #46	; 0x2e
 8005fec:	18bc      	adds	r4, r7, r2
 8005fee:	1c18      	adds	r0, r3, #0
 8005ff0:	f7fa f998 	bl	8000324 <__aeabi_f2uiz>
 8005ff4:	0003      	movs	r3, r0
 8005ff6:	8023      	strh	r3, [r4, #0]

  if (segments) {
 8005ff8:	232e      	movs	r3, #46	; 0x2e
 8005ffa:	18fb      	adds	r3, r7, r3
 8005ffc:	881b      	ldrh	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d100      	bne.n	8006004 <mc_arc+0x1ec>
 8006002:	e158      	b.n	80062b6 <mc_arc+0x49e>
    // Multiply inverse feed_rate to compensate for the fact that this movement is approximated
    // by a number of discrete segments. The inverse feed_rate should be correct for the sum of
    // all segments.
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) { 
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	7a1b      	ldrb	r3, [r3, #8]
 8006008:	001a      	movs	r2, r3
 800600a:	2308      	movs	r3, #8
 800600c:	4013      	ands	r3, r2
 800600e:	d017      	beq.n	8006040 <mc_arc+0x228>
      pl_data->feed_rate *= segments; 
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	681c      	ldr	r4, [r3, #0]
 8006014:	232e      	movs	r3, #46	; 0x2e
 8006016:	18fb      	adds	r3, r7, r3
 8006018:	881b      	ldrh	r3, [r3, #0]
 800601a:	0018      	movs	r0, r3
 800601c:	f7fb f82e 	bl	800107c <__aeabi_i2f>
 8006020:	1c03      	adds	r3, r0, #0
 8006022:	1c19      	adds	r1, r3, #0
 8006024:	1c20      	adds	r0, r4, #0
 8006026:	f7fa fd35 	bl	8000a94 <__aeabi_fmul>
 800602a:	1c03      	adds	r3, r0, #0
 800602c:	1c1a      	adds	r2, r3, #0
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	601a      	str	r2, [r3, #0]
      bit_false(pl_data->condition,PL_COND_FLAG_INVERSE_TIME); // Force as feed absolute mode over arc segments.
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	7a1b      	ldrb	r3, [r3, #8]
 8006036:	2208      	movs	r2, #8
 8006038:	4393      	bics	r3, r2
 800603a:	b2da      	uxtb	r2, r3
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	721a      	strb	r2, [r3, #8]
    }
    
    float theta_per_segment = angular_travel/segments;
 8006040:	232e      	movs	r3, #46	; 0x2e
 8006042:	18fb      	adds	r3, r7, r3
 8006044:	881b      	ldrh	r3, [r3, #0]
 8006046:	0018      	movs	r0, r3
 8006048:	f7fb f818 	bl	800107c <__aeabi_i2f>
 800604c:	1c03      	adds	r3, r0, #0
 800604e:	1c19      	adds	r1, r3, #0
 8006050:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006052:	f7fa fb2f 	bl	80006b4 <__aeabi_fdiv>
 8006056:	1c03      	adds	r3, r0, #0
 8006058:	62bb      	str	r3, [r7, #40]	; 0x28
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 800605a:	236c      	movs	r3, #108	; 0x6c
 800605c:	18fb      	adds	r3, r7, r3
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	18d3      	adds	r3, r2, r3
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	236c      	movs	r3, #108	; 0x6c
 800606a:	18fb      	adds	r3, r7, r3
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	18d3      	adds	r3, r2, r3
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	1c19      	adds	r1, r3, #0
 8006078:	f7fa fe2c 	bl	8000cd4 <__aeabi_fsub>
 800607c:	1c03      	adds	r3, r0, #0
 800607e:	1c1c      	adds	r4, r3, #0
 8006080:	232e      	movs	r3, #46	; 0x2e
 8006082:	18fb      	adds	r3, r7, r3
 8006084:	881b      	ldrh	r3, [r3, #0]
 8006086:	0018      	movs	r0, r3
 8006088:	f7fa fff8 	bl	800107c <__aeabi_i2f>
 800608c:	1c03      	adds	r3, r0, #0
 800608e:	1c19      	adds	r1, r3, #0
 8006090:	1c20      	adds	r0, r4, #0
 8006092:	f7fa fb0f 	bl	80006b4 <__aeabi_fdiv>
 8006096:	1c03      	adds	r3, r0, #0
 8006098:	627b      	str	r3, [r7, #36]	; 0x24
       without the initial overhead of computing cos() or sin(). By the time the arc needs to be applied
       a correction, the planner should have caught up to the lag caused by the initial mc_arc overhead.
       This is important when there are successive arc motions.
    */
    // Computes: cos_T = 1 - theta_per_segment^2/2, sin_T = theta_per_segment - theta_per_segment^3/6) in ~52usec
    float cos_T = 2.0f - theta_per_segment*theta_per_segment;
 800609a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800609c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800609e:	f7fa fcf9 	bl	8000a94 <__aeabi_fmul>
 80060a2:	1c03      	adds	r3, r0, #0
 80060a4:	1c19      	adds	r1, r3, #0
 80060a6:	2080      	movs	r0, #128	; 0x80
 80060a8:	05c0      	lsls	r0, r0, #23
 80060aa:	f7fa fe13 	bl	8000cd4 <__aeabi_fsub>
 80060ae:	1c03      	adds	r3, r0, #0
 80060b0:	623b      	str	r3, [r7, #32]
    float sin_T = theta_per_segment*0.16666667f*(cos_T + 4.0f);
 80060b2:	498a      	ldr	r1, [pc, #552]	; (80062dc <mc_arc+0x4c4>)
 80060b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060b6:	f7fa fced 	bl	8000a94 <__aeabi_fmul>
 80060ba:	1c03      	adds	r3, r0, #0
 80060bc:	1c1c      	adds	r4, r3, #0
 80060be:	2181      	movs	r1, #129	; 0x81
 80060c0:	05c9      	lsls	r1, r1, #23
 80060c2:	6a38      	ldr	r0, [r7, #32]
 80060c4:	f7fa f964 	bl	8000390 <__aeabi_fadd>
 80060c8:	1c03      	adds	r3, r0, #0
 80060ca:	1c19      	adds	r1, r3, #0
 80060cc:	1c20      	adds	r0, r4, #0
 80060ce:	f7fa fce1 	bl	8000a94 <__aeabi_fmul>
 80060d2:	1c03      	adds	r3, r0, #0
 80060d4:	61fb      	str	r3, [r7, #28]
    cos_T *= 0.5;
 80060d6:	21fc      	movs	r1, #252	; 0xfc
 80060d8:	0589      	lsls	r1, r1, #22
 80060da:	6a38      	ldr	r0, [r7, #32]
 80060dc:	f7fa fcda 	bl	8000a94 <__aeabi_fmul>
 80060e0:	1c03      	adds	r3, r0, #0
 80060e2:	623b      	str	r3, [r7, #32]

    float sin_Ti;
    float cos_Ti;
    float r_axisi;
    uint16_t i;
    uint8_t count = 0;
 80060e4:	2341      	movs	r3, #65	; 0x41
 80060e6:	18fb      	adds	r3, r7, r3
 80060e8:	2200      	movs	r2, #0
 80060ea:	701a      	strb	r2, [r3, #0]

    for (i = 1; i<segments; i++) { // Increment (segments-1).
 80060ec:	2342      	movs	r3, #66	; 0x42
 80060ee:	18fb      	adds	r3, r7, r3
 80060f0:	2201      	movs	r2, #1
 80060f2:	801a      	strh	r2, [r3, #0]
 80060f4:	e0d6      	b.n	80062a4 <mc_arc+0x48c>

      if (count < N_ARC_CORRECTION) {
 80060f6:	2341      	movs	r3, #65	; 0x41
 80060f8:	18fb      	adds	r3, r7, r3
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	2b0b      	cmp	r3, #11
 80060fe:	d82b      	bhi.n	8006158 <mc_arc+0x340>
        // Apply vector rotation matrix. ~40 usec
        r_axisi = r_axis0*sin_T + r_axis1*cos_T;
 8006100:	69f9      	ldr	r1, [r7, #28]
 8006102:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006104:	f7fa fcc6 	bl	8000a94 <__aeabi_fmul>
 8006108:	1c03      	adds	r3, r0, #0
 800610a:	1c1c      	adds	r4, r3, #0
 800610c:	6a39      	ldr	r1, [r7, #32]
 800610e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8006110:	f7fa fcc0 	bl	8000a94 <__aeabi_fmul>
 8006114:	1c03      	adds	r3, r0, #0
 8006116:	1c19      	adds	r1, r3, #0
 8006118:	1c20      	adds	r0, r4, #0
 800611a:	f7fa f939 	bl	8000390 <__aeabi_fadd>
 800611e:	1c03      	adds	r3, r0, #0
 8006120:	61bb      	str	r3, [r7, #24]
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8006122:	6a39      	ldr	r1, [r7, #32]
 8006124:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006126:	f7fa fcb5 	bl	8000a94 <__aeabi_fmul>
 800612a:	1c03      	adds	r3, r0, #0
 800612c:	1c1c      	adds	r4, r3, #0
 800612e:	69f9      	ldr	r1, [r7, #28]
 8006130:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8006132:	f7fa fcaf 	bl	8000a94 <__aeabi_fmul>
 8006136:	1c03      	adds	r3, r0, #0
 8006138:	1c19      	adds	r1, r3, #0
 800613a:	1c20      	adds	r0, r4, #0
 800613c:	f7fa fdca 	bl	8000cd4 <__aeabi_fsub>
 8006140:	1c03      	adds	r3, r0, #0
 8006142:	64fb      	str	r3, [r7, #76]	; 0x4c
        r_axis1 = r_axisi;
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	64bb      	str	r3, [r7, #72]	; 0x48
        count++;
 8006148:	2341      	movs	r3, #65	; 0x41
 800614a:	18fb      	adds	r3, r7, r3
 800614c:	781a      	ldrb	r2, [r3, #0]
 800614e:	2341      	movs	r3, #65	; 0x41
 8006150:	18fb      	adds	r3, r7, r3
 8006152:	3201      	adds	r2, #1
 8006154:	701a      	strb	r2, [r3, #0]
 8006156:	e069      	b.n	800622c <mc_arc+0x414>
      } else {
        // Arc correction to radius vector. Computed only every N_ARC_CORRECTION increments. ~375 usec
        // Compute exact location by applying transformation matrix from initial radius vector(=-offset).
        cos_Ti = cosf(i*theta_per_segment);
 8006158:	2342      	movs	r3, #66	; 0x42
 800615a:	18fb      	adds	r3, r7, r3
 800615c:	881b      	ldrh	r3, [r3, #0]
 800615e:	0018      	movs	r0, r3
 8006160:	f7fa ff8c 	bl	800107c <__aeabi_i2f>
 8006164:	1c03      	adds	r3, r0, #0
 8006166:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006168:	1c18      	adds	r0, r3, #0
 800616a:	f7fa fc93 	bl	8000a94 <__aeabi_fmul>
 800616e:	1c03      	adds	r3, r0, #0
 8006170:	1c18      	adds	r0, r3, #0
 8006172:	f006 faeb 	bl	800c74c <cosf>
 8006176:	1c03      	adds	r3, r0, #0
 8006178:	617b      	str	r3, [r7, #20]
        sin_Ti = sinf(i*theta_per_segment);
 800617a:	2342      	movs	r3, #66	; 0x42
 800617c:	18fb      	adds	r3, r7, r3
 800617e:	881b      	ldrh	r3, [r3, #0]
 8006180:	0018      	movs	r0, r3
 8006182:	f7fa ff7b 	bl	800107c <__aeabi_i2f>
 8006186:	1c03      	adds	r3, r0, #0
 8006188:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800618a:	1c18      	adds	r0, r3, #0
 800618c:	f7fa fc82 	bl	8000a94 <__aeabi_fmul>
 8006190:	1c03      	adds	r3, r0, #0
 8006192:	1c18      	adds	r0, r3, #0
 8006194:	f006 fb72 	bl	800c87c <sinf>
 8006198:	1c03      	adds	r3, r0, #0
 800619a:	613b      	str	r3, [r7, #16]
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 800619c:	2364      	movs	r3, #100	; 0x64
 800619e:	18fb      	adds	r3, r7, r3
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	683a      	ldr	r2, [r7, #0]
 80061a6:	18d3      	adds	r3, r2, r3
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2280      	movs	r2, #128	; 0x80
 80061ac:	0612      	lsls	r2, r2, #24
 80061ae:	4053      	eors	r3, r2
 80061b0:	6979      	ldr	r1, [r7, #20]
 80061b2:	1c18      	adds	r0, r3, #0
 80061b4:	f7fa fc6e 	bl	8000a94 <__aeabi_fmul>
 80061b8:	1c03      	adds	r3, r0, #0
 80061ba:	1c1c      	adds	r4, r3, #0
 80061bc:	2368      	movs	r3, #104	; 0x68
 80061be:	18fb      	adds	r3, r7, r3
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	683a      	ldr	r2, [r7, #0]
 80061c6:	18d3      	adds	r3, r2, r3
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6939      	ldr	r1, [r7, #16]
 80061cc:	1c18      	adds	r0, r3, #0
 80061ce:	f7fa fc61 	bl	8000a94 <__aeabi_fmul>
 80061d2:	1c03      	adds	r3, r0, #0
 80061d4:	1c19      	adds	r1, r3, #0
 80061d6:	1c20      	adds	r0, r4, #0
 80061d8:	f7fa f8da 	bl	8000390 <__aeabi_fadd>
 80061dc:	1c03      	adds	r3, r0, #0
 80061de:	64fb      	str	r3, [r7, #76]	; 0x4c
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 80061e0:	2364      	movs	r3, #100	; 0x64
 80061e2:	18fb      	adds	r3, r7, r3
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	18d3      	adds	r3, r2, r3
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2280      	movs	r2, #128	; 0x80
 80061f0:	0612      	lsls	r2, r2, #24
 80061f2:	4053      	eors	r3, r2
 80061f4:	6939      	ldr	r1, [r7, #16]
 80061f6:	1c18      	adds	r0, r3, #0
 80061f8:	f7fa fc4c 	bl	8000a94 <__aeabi_fmul>
 80061fc:	1c03      	adds	r3, r0, #0
 80061fe:	1c1c      	adds	r4, r3, #0
 8006200:	2368      	movs	r3, #104	; 0x68
 8006202:	18fb      	adds	r3, r7, r3
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	683a      	ldr	r2, [r7, #0]
 800620a:	18d3      	adds	r3, r2, r3
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6979      	ldr	r1, [r7, #20]
 8006210:	1c18      	adds	r0, r3, #0
 8006212:	f7fa fc3f 	bl	8000a94 <__aeabi_fmul>
 8006216:	1c03      	adds	r3, r0, #0
 8006218:	1c19      	adds	r1, r3, #0
 800621a:	1c20      	adds	r0, r4, #0
 800621c:	f7fa fd5a 	bl	8000cd4 <__aeabi_fsub>
 8006220:	1c03      	adds	r3, r0, #0
 8006222:	64bb      	str	r3, [r7, #72]	; 0x48
        count = 0;
 8006224:	2341      	movs	r3, #65	; 0x41
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	2200      	movs	r2, #0
 800622a:	701a      	strb	r2, [r3, #0]
      }

      // Update arc_target location
      position[axis_0] = center_axis0 + r_axis0;
 800622c:	2364      	movs	r3, #100	; 0x64
 800622e:	18fb      	adds	r3, r7, r3
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	18d4      	adds	r4, r2, r3
 8006238:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800623a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800623c:	f7fa f8a8 	bl	8000390 <__aeabi_fadd>
 8006240:	1c03      	adds	r3, r0, #0
 8006242:	6023      	str	r3, [r4, #0]
      position[axis_1] = center_axis1 + r_axis1;
 8006244:	2368      	movs	r3, #104	; 0x68
 8006246:	18fb      	adds	r3, r7, r3
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	18d4      	adds	r4, r2, r3
 8006250:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006252:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006254:	f7fa f89c 	bl	8000390 <__aeabi_fadd>
 8006258:	1c03      	adds	r3, r0, #0
 800625a:	6023      	str	r3, [r4, #0]
      position[axis_linear] += linear_per_segment;
 800625c:	236c      	movs	r3, #108	; 0x6c
 800625e:	18fb      	adds	r3, r7, r3
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	18d4      	adds	r4, r2, r3
 8006268:	236c      	movs	r3, #108	; 0x6c
 800626a:	18fb      	adds	r3, r7, r3
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	18d3      	adds	r3, r2, r3
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006278:	1c18      	adds	r0, r3, #0
 800627a:	f7fa f889 	bl	8000390 <__aeabi_fadd>
 800627e:	1c03      	adds	r3, r0, #0
 8006280:	6023      	str	r3, [r4, #0]

      mc_line(position, pl_data);
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	0011      	movs	r1, r2
 8006288:	0018      	movs	r0, r3
 800628a:	f7ff fd79 	bl	8005d80 <mc_line>

      // Bail mid-circle on system abort. Runtime command check already performed by mc_line.
      if (sys.abort) { return; }
 800628e:	4b14      	ldr	r3, [pc, #80]	; (80062e0 <mc_arc+0x4c8>)
 8006290:	785b      	ldrb	r3, [r3, #1]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d126      	bne.n	80062e4 <mc_arc+0x4cc>
    for (i = 1; i<segments; i++) { // Increment (segments-1).
 8006296:	2342      	movs	r3, #66	; 0x42
 8006298:	18fb      	adds	r3, r7, r3
 800629a:	881a      	ldrh	r2, [r3, #0]
 800629c:	2342      	movs	r3, #66	; 0x42
 800629e:	18fb      	adds	r3, r7, r3
 80062a0:	3201      	adds	r2, #1
 80062a2:	801a      	strh	r2, [r3, #0]
 80062a4:	2342      	movs	r3, #66	; 0x42
 80062a6:	18fa      	adds	r2, r7, r3
 80062a8:	232e      	movs	r3, #46	; 0x2e
 80062aa:	18fb      	adds	r3, r7, r3
 80062ac:	8812      	ldrh	r2, [r2, #0]
 80062ae:	881b      	ldrh	r3, [r3, #0]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d200      	bcs.n	80062b6 <mc_arc+0x49e>
 80062b4:	e71f      	b.n	80060f6 <mc_arc+0x2de>
    }
  }
  // Ensure last segment arrives at target location.
  mc_line(target, pl_data);
 80062b6:	68ba      	ldr	r2, [r7, #8]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	0011      	movs	r1, r2
 80062bc:	0018      	movs	r0, r3
 80062be:	f7ff fd5f 	bl	8005d80 <mc_line>
 80062c2:	e010      	b.n	80062e6 <mc_arc+0x4ce>
 80062c4:	a0b5ed8d 	.word	0xa0b5ed8d
 80062c8:	bea0c6f7 	.word	0xbea0c6f7
 80062cc:	54442d18 	.word	0x54442d18
 80062d0:	401921fb 	.word	0x401921fb
 80062d4:	3ea0c6f7 	.word	0x3ea0c6f7
 80062d8:	20000b44 	.word	0x20000b44
 80062dc:	3e2aaaab 	.word	0x3e2aaaab
 80062e0:	20000bb4 	.word	0x20000bb4
      if (sys.abort) { return; }
 80062e4:	46c0      	nop			; (mov r8, r8)
}
 80062e6:	46bd      	mov	sp, r7
 80062e8:	b014      	add	sp, #80	; 0x50
 80062ea:	bdb0      	pop	{r4, r5, r7, pc}

080062ec <mc_dwell>:


// Execute dwell in seconds.
void mc_dwell(float seconds)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  if (sys.state == STATE_CHECK_MODE) { return; }
 80062f4:	4b07      	ldr	r3, [pc, #28]	; (8006314 <mc_dwell+0x28>)
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d007      	beq.n	800630c <mc_dwell+0x20>
  protocol_buffer_synchronize();
 80062fc:	f001 fc9a 	bl	8007c34 <protocol_buffer_synchronize>
  delay_sec(seconds, DELAY_MODE_DWELL);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2100      	movs	r1, #0
 8006304:	1c18      	adds	r0, r3, #0
 8006306:	f000 f9f1 	bl	80066ec <delay_sec>
 800630a:	e000      	b.n	800630e <mc_dwell+0x22>
  if (sys.state == STATE_CHECK_MODE) { return; }
 800630c:	46c0      	nop			; (mov r8, r8)
}
 800630e:	46bd      	mov	sp, r7
 8006310:	b002      	add	sp, #8
 8006312:	bd80      	pop	{r7, pc}
 8006314:	20000bb4 	.word	0x20000bb4

08006318 <mc_homing_cycle>:

// Perform homing cycle to locate and set machine zero. Only '$H' executes this command.
// NOTE: There should be no motions in the buffer and Grbl must be in an idle state before
// executing the homing cycle. This prevents incorrect buffered plans after homing.
void mc_homing_cycle(uint8_t cycle_mask)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
 800631e:	0002      	movs	r2, r0
 8006320:	1dfb      	adds	r3, r7, #7
 8006322:	701a      	strb	r2, [r3, #0]
      system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT);
      return;
    }
  #endif

  limits_disable(); // Disable hard limits pin change register for cycle duration
 8006324:	f7ff f980 	bl	8005628 <limits_disable>
    if (cycle_mask) { limits_go_home(cycle_mask); } // Perform homing cycle based on mask.
    else
  #endif
  {
    // Search to engage all axes limit switches at faster homing seek rate.
    limits_go_home(HOMING_CYCLE_0);  // Homing cycle 0
 8006328:	2004      	movs	r0, #4
 800632a:	f7ff fa13 	bl	8005754 <limits_go_home>
    #ifdef HOMING_CYCLE_1
      limits_go_home(HOMING_CYCLE_1);  // Homing cycle 1
 800632e:	2001      	movs	r0, #1
 8006330:	f7ff fa10 	bl	8005754 <limits_go_home>
    #endif
    #ifdef HOMING_CYCLE_2
      limits_go_home(HOMING_CYCLE_2);  // Homing cycle 2
 8006334:	2002      	movs	r0, #2
 8006336:	f7ff fa0d 	bl	8005754 <limits_go_home>
    #endif
  }

  protocol_execute_realtime(); // Check for reset and set system abort.
 800633a:	f001 fc9f 	bl	8007c7c <protocol_execute_realtime>
  if (sys.abort) { return; } // Did not complete. Alarm state set by mc_alarm.
 800633e:	4b07      	ldr	r3, [pc, #28]	; (800635c <mc_homing_cycle+0x44>)
 8006340:	785b      	ldrb	r3, [r3, #1]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d106      	bne.n	8006354 <mc_homing_cycle+0x3c>

  // Homing cycle complete! Setup system for normal operation.
  // -------------------------------------------------------------------------------------

  // Sync gcode parser and planner positions to homed position.
  gc_sync_position();
 8006346:	f7fd fb3b 	bl	80039c0 <gc_sync_position>
  plan_sync_position();
 800634a:	f001 f8e5 	bl	8007518 <plan_sync_position>

  // If hard limits feature enabled, re-enable hard limits pin change register after homing cycle.
  limits_init();
 800634e:	f7ff f905 	bl	800555c <limits_init>
 8006352:	e000      	b.n	8006356 <mc_homing_cycle+0x3e>
  if (sys.abort) { return; } // Did not complete. Alarm state set by mc_alarm.
 8006354:	46c0      	nop			; (mov r8, r8)
}
 8006356:	46bd      	mov	sp, r7
 8006358:	b002      	add	sp, #8
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20000bb4 	.word	0x20000bb4

08006360 <mc_probe_cycle>:


// Perform tool length probe cycle. Requires probe switch.
// NOTE: Upon probe failure, the program will be stopped and placed into ALARM state.
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags)
{
 8006360:	b590      	push	{r4, r7, lr}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	1dfb      	adds	r3, r7, #7
 800636c:	701a      	strb	r2, [r3, #0]
  // TODO: Need to update this cycle so it obeys a non-auto cycle start.
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 800636e:	4b42      	ldr	r3, [pc, #264]	; (8006478 <mc_probe_cycle+0x118>)
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	2b02      	cmp	r3, #2
 8006374:	d101      	bne.n	800637a <mc_probe_cycle+0x1a>
 8006376:	2300      	movs	r3, #0
 8006378:	e079      	b.n	800646e <mc_probe_cycle+0x10e>

  // Finish all queued commands and empty planner buffer before starting probe cycle.
  protocol_buffer_synchronize();
 800637a:	f001 fc5b 	bl	8007c34 <protocol_buffer_synchronize>
  if (sys.abort) { return(GC_PROBE_ABORT); } // Return if system reset has been issued.
 800637e:	4b3e      	ldr	r3, [pc, #248]	; (8006478 <mc_probe_cycle+0x118>)
 8006380:	785b      	ldrb	r3, [r3, #1]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <mc_probe_cycle+0x2a>
 8006386:	2302      	movs	r3, #2
 8006388:	e071      	b.n	800646e <mc_probe_cycle+0x10e>

  // Initialize probing control variables
  uint8_t is_probe_away = bit_istrue(parser_flags, GC_PARSER_PROBE_IS_AWAY);
 800638a:	1dfb      	adds	r3, r7, #7
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	2208      	movs	r2, #8
 8006390:	4013      	ands	r3, r2
 8006392:	1e5a      	subs	r2, r3, #1
 8006394:	4193      	sbcs	r3, r2
 8006396:	b2da      	uxtb	r2, r3
 8006398:	2317      	movs	r3, #23
 800639a:	18fb      	adds	r3, r7, r3
 800639c:	701a      	strb	r2, [r3, #0]
  uint8_t is_no_error = bit_istrue(parser_flags, GC_PARSER_PROBE_IS_NO_ERROR);
 800639e:	1dfb      	adds	r3, r7, #7
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2210      	movs	r2, #16
 80063a4:	4013      	ands	r3, r2
 80063a6:	1e5a      	subs	r2, r3, #1
 80063a8:	4193      	sbcs	r3, r2
 80063aa:	b2da      	uxtb	r2, r3
 80063ac:	2316      	movs	r3, #22
 80063ae:	18fb      	adds	r3, r7, r3
 80063b0:	701a      	strb	r2, [r3, #0]
  sys.probe_succeeded = false; // Re-initialize probe history before beginning cycle.
 80063b2:	4b31      	ldr	r3, [pc, #196]	; (8006478 <mc_probe_cycle+0x118>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	715a      	strb	r2, [r3, #5]
  probe_configure_invert_mask(is_probe_away);
 80063b8:	2317      	movs	r3, #23
 80063ba:	18fb      	adds	r3, r7, r3
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	0018      	movs	r0, r3
 80063c0:	f001 faac 	bl	800791c <probe_configure_invert_mask>

  // After syncing, check if probe is already triggered. If so, halt and issue alarm.
  // NOTE: This probe initialization error applies to all probing cycles.
  if ( probe_get_state() ) { // Check probe pin state.
 80063c4:	f001 face 	bl	8007964 <probe_get_state>
 80063c8:	1e03      	subs	r3, r0, #0
 80063ca:	d009      	beq.n	80063e0 <mc_probe_cycle+0x80>
    system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_INITIAL);
 80063cc:	2004      	movs	r0, #4
 80063ce:	f005 fdfd 	bl	800bfcc <system_set_exec_alarm>
    protocol_execute_realtime();
 80063d2:	f001 fc53 	bl	8007c7c <protocol_execute_realtime>
    probe_configure_invert_mask(false); // Re-initialize invert mask before returning.
 80063d6:	2000      	movs	r0, #0
 80063d8:	f001 faa0 	bl	800791c <probe_configure_invert_mask>
    return(GC_PROBE_FAIL_INIT); // Nothing else to do but bail.
 80063dc:	2302      	movs	r3, #2
 80063de:	e046      	b.n	800646e <mc_probe_cycle+0x10e>
  }

  // Setup and queue probing motion. Auto cycle-start should not start the cycle.
  mc_line(target, pl_data);
 80063e0:	68ba      	ldr	r2, [r7, #8]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	0011      	movs	r1, r2
 80063e6:	0018      	movs	r0, r3
 80063e8:	f7ff fcca 	bl	8005d80 <mc_line>

  // Activate the probing state monitor in the stepper module.
  sys_probe_state = PROBE_ACTIVE;
 80063ec:	4b23      	ldr	r3, [pc, #140]	; (800647c <mc_probe_cycle+0x11c>)
 80063ee:	2201      	movs	r2, #1
 80063f0:	701a      	strb	r2, [r3, #0]

  // Perform probing cycle. Wait here until probe is triggered or motion completes.
  system_set_exec_state_flag(EXEC_CYCLE_START);
 80063f2:	2002      	movs	r0, #2
 80063f4:	f005 fdb6 	bl	800bf64 <system_set_exec_state_flag>
  do {
    protocol_execute_realtime();
 80063f8:	f001 fc40 	bl	8007c7c <protocol_execute_realtime>
    if (sys.abort) { return(GC_PROBE_ABORT); } // Check for system abort
 80063fc:	4b1e      	ldr	r3, [pc, #120]	; (8006478 <mc_probe_cycle+0x118>)
 80063fe:	785b      	ldrb	r3, [r3, #1]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <mc_probe_cycle+0xa8>
 8006404:	2302      	movs	r3, #2
 8006406:	e032      	b.n	800646e <mc_probe_cycle+0x10e>
  } while (sys.state != STATE_IDLE);
 8006408:	4b1b      	ldr	r3, [pc, #108]	; (8006478 <mc_probe_cycle+0x118>)
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1f3      	bne.n	80063f8 <mc_probe_cycle+0x98>

  // Probing cycle complete!

  // Set state variables and error out, if the probe failed and cycle with error is enabled.
  if (sys_probe_state == PROBE_ACTIVE) {
 8006410:	4b1a      	ldr	r3, [pc, #104]	; (800647c <mc_probe_cycle+0x11c>)
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b01      	cmp	r3, #1
 8006418:	d10f      	bne.n	800643a <mc_probe_cycle+0xda>
    if (is_no_error) { memcpy(sys_probe_position, sys_position, sizeof(sys_position)); }
 800641a:	2316      	movs	r3, #22
 800641c:	18fb      	adds	r3, r7, r3
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d006      	beq.n	8006432 <mc_probe_cycle+0xd2>
 8006424:	4b16      	ldr	r3, [pc, #88]	; (8006480 <mc_probe_cycle+0x120>)
 8006426:	4a17      	ldr	r2, [pc, #92]	; (8006484 <mc_probe_cycle+0x124>)
 8006428:	ca13      	ldmia	r2!, {r0, r1, r4}
 800642a:	c313      	stmia	r3!, {r0, r1, r4}
 800642c:	6812      	ldr	r2, [r2, #0]
 800642e:	601a      	str	r2, [r3, #0]
 8006430:	e006      	b.n	8006440 <mc_probe_cycle+0xe0>
    else { system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_CONTACT); }
 8006432:	2005      	movs	r0, #5
 8006434:	f005 fdca 	bl	800bfcc <system_set_exec_alarm>
 8006438:	e002      	b.n	8006440 <mc_probe_cycle+0xe0>
  } else {
    sys.probe_succeeded = true; // Indicate to system the probing cycle completed successfully.
 800643a:	4b0f      	ldr	r3, [pc, #60]	; (8006478 <mc_probe_cycle+0x118>)
 800643c:	2201      	movs	r2, #1
 800643e:	715a      	strb	r2, [r3, #5]
  }
  sys_probe_state = PROBE_OFF; // Ensure probe state monitor is disabled.
 8006440:	4b0e      	ldr	r3, [pc, #56]	; (800647c <mc_probe_cycle+0x11c>)
 8006442:	2200      	movs	r2, #0
 8006444:	701a      	strb	r2, [r3, #0]
  probe_configure_invert_mask(false); // Re-initialize invert mask.
 8006446:	2000      	movs	r0, #0
 8006448:	f001 fa68 	bl	800791c <probe_configure_invert_mask>
  protocol_execute_realtime();   // Check and execute run-time commands
 800644c:	f001 fc16 	bl	8007c7c <protocol_execute_realtime>

  // Reset the stepper and planner buffers to remove the remainder of the probe motion.
  st_reset(); // Reset step segment buffer.
 8006450:	f004 f9f6 	bl	800a840 <st_reset>
  plan_reset(); // Reset planner buffer. Zero planner positions. Ensure probing motion is cleared.
 8006454:	f000 fbfa 	bl	8006c4c <plan_reset>
  plan_sync_position(); // Sync planner position to current machine position.
 8006458:	f001 f85e 	bl	8007518 <plan_sync_position>

  #ifdef MESSAGE_PROBE_COORDINATES
    // All done! Output the probe position as message.
    report_probe_parameters();
 800645c:	f002 fb28 	bl	8008ab0 <report_probe_parameters>
  #endif

  if (sys.probe_succeeded) { return(GC_PROBE_FOUND); } // Successful probe cycle.
 8006460:	4b05      	ldr	r3, [pc, #20]	; (8006478 <mc_probe_cycle+0x118>)
 8006462:	795b      	ldrb	r3, [r3, #5]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d001      	beq.n	800646c <mc_probe_cycle+0x10c>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <mc_probe_cycle+0x10e>
  else { return(GC_PROBE_FAIL_END); } // Failed to trigger probe within travel. With or without error.
 800646c:	2300      	movs	r3, #0
}
 800646e:	0018      	movs	r0, r3
 8006470:	46bd      	mov	sp, r7
 8006472:	b007      	add	sp, #28
 8006474:	bd90      	pop	{r4, r7, pc}
 8006476:	46c0      	nop			; (mov r8, r8)
 8006478:	20000bb4 	.word	0x20000bb4
 800647c:	20000bca 	.word	0x20000bca
 8006480:	20000bcc 	.word	0x20000bcc
 8006484:	20000bdc 	.word	0x20000bdc

08006488 <mc_reset>:
// active processes in the system. This also checks if a system reset is issued while Grbl
// is in a motion state. If so, kills the steppers and sets the system alarm to flag position
// lost, since there was an abrupt uncontrolled deceleration. Called at an interrupt level by
// realtime abort command and hard limits. So, keep to a minimum.
void mc_reset()
{
 8006488:	b580      	push	{r7, lr}
 800648a:	af00      	add	r7, sp, #0
  // Only this function can set the system reset. Helps prevent multiple kill calls.
  if (bit_isfalse(sys_rt_exec_state, EXEC_RESET)) {
 800648c:	4b17      	ldr	r3, [pc, #92]	; (80064ec <mc_reset+0x64>)
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	b2db      	uxtb	r3, r3
 8006492:	001a      	movs	r2, r3
 8006494:	2310      	movs	r3, #16
 8006496:	4013      	ands	r3, r2
 8006498:	d124      	bne.n	80064e4 <mc_reset+0x5c>
    system_set_exec_state_flag(EXEC_RESET);
 800649a:	2010      	movs	r0, #16
 800649c:	f005 fd62 	bl	800bf64 <system_set_exec_state_flag>

    // Kill spindle and coolant.
    spindle_stop();
 80064a0:	f003 fd30 	bl	8009f04 <spindle_stop>
    coolant_stop();
 80064a4:	f7fd f987 	bl	80037b6 <coolant_stop>

    // Kill steppers only if in any motion state, i.e. cycle, actively holding, or homing.
    // NOTE: If steppers are kept enabled via the step idle delay setting, this also keeps
    // the steppers enabled by avoiding the go_idle call altogether, unless the motion state is
    // violated, by which, all bets are off.
    if ((sys.state & (STATE_CYCLE | STATE_HOMING | STATE_JOG)) ||
 80064a8:	4b11      	ldr	r3, [pc, #68]	; (80064f0 <mc_reset+0x68>)
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	001a      	movs	r2, r3
 80064ae:	232c      	movs	r3, #44	; 0x2c
 80064b0:	4013      	ands	r3, r2
 80064b2:	d105      	bne.n	80064c0 <mc_reset+0x38>
    		(sys.step_control & (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION))) {
 80064b4:	4b0e      	ldr	r3, [pc, #56]	; (80064f0 <mc_reset+0x68>)
 80064b6:	791b      	ldrb	r3, [r3, #4]
 80064b8:	001a      	movs	r2, r3
 80064ba:	2306      	movs	r3, #6
 80064bc:	4013      	ands	r3, r2
    if ((sys.state & (STATE_CYCLE | STATE_HOMING | STATE_JOG)) ||
 80064be:	d011      	beq.n	80064e4 <mc_reset+0x5c>
      if (sys.state == STATE_HOMING) {
 80064c0:	4b0b      	ldr	r3, [pc, #44]	; (80064f0 <mc_reset+0x68>)
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	2b04      	cmp	r3, #4
 80064c6:	d108      	bne.n	80064da <mc_reset+0x52>
        if (!sys_rt_exec_alarm) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 80064c8:	4b0a      	ldr	r3, [pc, #40]	; (80064f4 <mc_reset+0x6c>)
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d106      	bne.n	80064e0 <mc_reset+0x58>
 80064d2:	2006      	movs	r0, #6
 80064d4:	f005 fd7a 	bl	800bfcc <system_set_exec_alarm>
 80064d8:	e002      	b.n	80064e0 <mc_reset+0x58>
      }
      else { system_set_exec_alarm(EXEC_ALARM_ABORT_CYCLE); }
 80064da:	2003      	movs	r0, #3
 80064dc:	f005 fd76 	bl	800bfcc <system_set_exec_alarm>
      st_go_idle(); // Force kill steppers. Position has likely been lost.
 80064e0:	f003 fea2 	bl	800a228 <st_go_idle>
    }
  }
}
 80064e4:	46c0      	nop			; (mov r8, r8)
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	46c0      	nop			; (mov r8, r8)
 80064ec:	20000bc9 	.word	0x20000bc9
 80064f0:	20000bb4 	.word	0x20000bb4
 80064f4:	20000bec 	.word	0x20000bec

080064f8 <read_float>:
// CNC applications, the typical decimal value is expected to be in the range of E0 to E-4.
// Scientific notation is officially not supported by g-code, and the 'E' character may
// be a g-code word on some CNC systems. So, 'E' notation will not be recognized.
// NOTE: Thanks to Radu-Eosif Mihailescu for identifying the issues with using strtod().
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b08c      	sub	sp, #48	; 0x30
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
  char *ptr = line + *char_counter;
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	001a      	movs	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	189b      	adds	r3, r3, r2
 800650e:	62fb      	str	r3, [r7, #44]	; 0x2c
  unsigned char c;

  // Grab first character and increment pointer. No spaces assumed in line.
  c = *ptr++;
 8006510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006516:	222b      	movs	r2, #43	; 0x2b
 8006518:	18ba      	adds	r2, r7, r2
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	7013      	strb	r3, [r2, #0]

  // Capture initial positive/minus character
  bool isnegative = false;
 800651e:	2300      	movs	r3, #0
 8006520:	627b      	str	r3, [r7, #36]	; 0x24
  if (c == '-') {
 8006522:	232b      	movs	r3, #43	; 0x2b
 8006524:	18fb      	adds	r3, r7, r3
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	2b2d      	cmp	r3, #45	; 0x2d
 800652a:	d109      	bne.n	8006540 <read_float+0x48>
    isnegative = true;
 800652c:	2301      	movs	r3, #1
 800652e:	627b      	str	r3, [r7, #36]	; 0x24
    c = *ptr++;
 8006530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006536:	222b      	movs	r2, #43	; 0x2b
 8006538:	18ba      	adds	r2, r7, r2
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	7013      	strb	r3, [r2, #0]
 800653e:	e00b      	b.n	8006558 <read_float+0x60>
  } else if (c == '+') {
 8006540:	232b      	movs	r3, #43	; 0x2b
 8006542:	18fb      	adds	r3, r7, r3
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	2b2b      	cmp	r3, #43	; 0x2b
 8006548:	d106      	bne.n	8006558 <read_float+0x60>
    c = *ptr++;
 800654a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006550:	222b      	movs	r2, #43	; 0x2b
 8006552:	18ba      	adds	r2, r7, r2
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	7013      	strb	r3, [r2, #0]
  }

  // Extract number into fast integer. Track decimal in terms of exponent value.
  uint32_t intval = 0;
 8006558:	2300      	movs	r3, #0
 800655a:	623b      	str	r3, [r7, #32]
  int8_t exp = 0;
 800655c:	231f      	movs	r3, #31
 800655e:	18fb      	adds	r3, r7, r3
 8006560:	2200      	movs	r2, #0
 8006562:	701a      	strb	r2, [r3, #0]
  uint8_t ndigit = 0;
 8006564:	231e      	movs	r3, #30
 8006566:	18fb      	adds	r3, r7, r3
 8006568:	2200      	movs	r2, #0
 800656a:	701a      	strb	r2, [r3, #0]
  bool isdecimal = false;
 800656c:	2300      	movs	r3, #0
 800656e:	61bb      	str	r3, [r7, #24]
  while(1) {
    c -= '0';
 8006570:	232b      	movs	r3, #43	; 0x2b
 8006572:	18fb      	adds	r3, r7, r3
 8006574:	222b      	movs	r2, #43	; 0x2b
 8006576:	18ba      	adds	r2, r7, r2
 8006578:	7812      	ldrb	r2, [r2, #0]
 800657a:	3a30      	subs	r2, #48	; 0x30
 800657c:	701a      	strb	r2, [r3, #0]
    if (c <= 9) {
 800657e:	232b      	movs	r3, #43	; 0x2b
 8006580:	18fb      	adds	r3, r7, r3
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	2b09      	cmp	r3, #9
 8006586:	d831      	bhi.n	80065ec <read_float+0xf4>
      ndigit++;
 8006588:	231e      	movs	r3, #30
 800658a:	18fb      	adds	r3, r7, r3
 800658c:	781a      	ldrb	r2, [r3, #0]
 800658e:	231e      	movs	r3, #30
 8006590:	18fb      	adds	r3, r7, r3
 8006592:	3201      	adds	r2, #1
 8006594:	701a      	strb	r2, [r3, #0]
      if (ndigit <= MAX_INT_DIGITS) {
 8006596:	231e      	movs	r3, #30
 8006598:	18fb      	adds	r3, r7, r3
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	2b08      	cmp	r3, #8
 800659e:	d817      	bhi.n	80065d0 <read_float+0xd8>
        if (isdecimal) { exp--; }
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <read_float+0xc2>
 80065a6:	231f      	movs	r3, #31
 80065a8:	18fb      	adds	r3, r7, r3
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	b25b      	sxtb	r3, r3
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	3b01      	subs	r3, #1
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	231f      	movs	r3, #31
 80065b6:	18fb      	adds	r3, r7, r3
 80065b8:	701a      	strb	r2, [r3, #0]
        intval = (((intval << 2) + intval) << 1) + c; // intval*10 + c
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	009a      	lsls	r2, r3, #2
 80065be:	6a3b      	ldr	r3, [r7, #32]
 80065c0:	18d3      	adds	r3, r2, r3
 80065c2:	005a      	lsls	r2, r3, #1
 80065c4:	232b      	movs	r3, #43	; 0x2b
 80065c6:	18fb      	adds	r3, r7, r3
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	18d3      	adds	r3, r2, r3
 80065cc:	623b      	str	r3, [r7, #32]
 80065ce:	e017      	b.n	8006600 <read_float+0x108>
      } else {
        if (!(isdecimal)) { exp++; }  // Drop overflow digits
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d114      	bne.n	8006600 <read_float+0x108>
 80065d6:	231f      	movs	r3, #31
 80065d8:	18fb      	adds	r3, r7, r3
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	b25b      	sxtb	r3, r3
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	3301      	adds	r3, #1
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	231f      	movs	r3, #31
 80065e6:	18fb      	adds	r3, r7, r3
 80065e8:	701a      	strb	r2, [r3, #0]
 80065ea:	e009      	b.n	8006600 <read_float+0x108>
      }
    } else if (c == (('.'-'0') & 0xff)  &&  !(isdecimal)) {
 80065ec:	232b      	movs	r3, #43	; 0x2b
 80065ee:	18fb      	adds	r3, r7, r3
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	2bfe      	cmp	r3, #254	; 0xfe
 80065f4:	d10c      	bne.n	8006610 <read_float+0x118>
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d109      	bne.n	8006610 <read_float+0x118>
      isdecimal = true;
 80065fc:	2301      	movs	r3, #1
 80065fe:	61bb      	str	r3, [r7, #24]
    } else {
      break;
    }
    c = *ptr++;
 8006600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006602:	1c5a      	adds	r2, r3, #1
 8006604:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006606:	222b      	movs	r2, #43	; 0x2b
 8006608:	18ba      	adds	r2, r7, r2
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	7013      	strb	r3, [r2, #0]
    c -= '0';
 800660e:	e7af      	b.n	8006570 <read_float+0x78>
  }

  // Return if no digits have been read.
  if (!ndigit) { return(false); };
 8006610:	231e      	movs	r3, #30
 8006612:	18fb      	adds	r3, r7, r3
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d101      	bne.n	800661e <read_float+0x126>
 800661a:	2300      	movs	r3, #0
 800661c:	e05b      	b.n	80066d6 <read_float+0x1de>

  // Convert integer into floating point.
  float fval;
  fval = (float)intval;
 800661e:	6a38      	ldr	r0, [r7, #32]
 8006620:	f7fa fd7c 	bl	800111c <__aeabi_ui2f>
 8006624:	1c03      	adds	r3, r0, #0
 8006626:	617b      	str	r3, [r7, #20]

  // Apply decimal. Should perform no more than two floating point multiplications for the
  // expected range of E0 to E-4.
  if (fval != 0) {
 8006628:	2100      	movs	r1, #0
 800662a:	6978      	ldr	r0, [r7, #20]
 800662c:	f7f9 fe4c 	bl	80002c8 <__aeabi_fcmpeq>
 8006630:	1e03      	subs	r3, r0, #0
 8006632:	d13a      	bne.n	80066aa <read_float+0x1b2>
    while (exp <= -2) {
 8006634:	e00d      	b.n	8006652 <read_float+0x15a>
      fval *= 0.01f;
 8006636:	492a      	ldr	r1, [pc, #168]	; (80066e0 <read_float+0x1e8>)
 8006638:	6978      	ldr	r0, [r7, #20]
 800663a:	f7fa fa2b 	bl	8000a94 <__aeabi_fmul>
 800663e:	1c03      	adds	r3, r0, #0
 8006640:	617b      	str	r3, [r7, #20]
      exp += 2;
 8006642:	231f      	movs	r3, #31
 8006644:	18fb      	adds	r3, r7, r3
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	3302      	adds	r3, #2
 800664a:	b2da      	uxtb	r2, r3
 800664c:	231f      	movs	r3, #31
 800664e:	18fb      	adds	r3, r7, r3
 8006650:	701a      	strb	r2, [r3, #0]
    while (exp <= -2) {
 8006652:	231f      	movs	r3, #31
 8006654:	18fb      	adds	r3, r7, r3
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	b25b      	sxtb	r3, r3
 800665a:	3301      	adds	r3, #1
 800665c:	dbeb      	blt.n	8006636 <read_float+0x13e>
    }
    if (exp < 0) {
 800665e:	231f      	movs	r3, #31
 8006660:	18fb      	adds	r3, r7, r3
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	2b7f      	cmp	r3, #127	; 0x7f
 8006666:	d906      	bls.n	8006676 <read_float+0x17e>
      fval *= 0.1f;
 8006668:	491e      	ldr	r1, [pc, #120]	; (80066e4 <read_float+0x1ec>)
 800666a:	6978      	ldr	r0, [r7, #20]
 800666c:	f7fa fa12 	bl	8000a94 <__aeabi_fmul>
 8006670:	1c03      	adds	r3, r0, #0
 8006672:	617b      	str	r3, [r7, #20]
 8006674:	e019      	b.n	80066aa <read_float+0x1b2>
    } else if (exp > 0) {
 8006676:	231f      	movs	r3, #31
 8006678:	18fb      	adds	r3, r7, r3
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	b25b      	sxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	dd13      	ble.n	80066aa <read_float+0x1b2>
      do {
        fval *= 10.0f;
 8006682:	4919      	ldr	r1, [pc, #100]	; (80066e8 <read_float+0x1f0>)
 8006684:	6978      	ldr	r0, [r7, #20]
 8006686:	f7fa fa05 	bl	8000a94 <__aeabi_fmul>
 800668a:	1c03      	adds	r3, r0, #0
 800668c:	617b      	str	r3, [r7, #20]
      } while (--exp > 0);
 800668e:	231f      	movs	r3, #31
 8006690:	18fb      	adds	r3, r7, r3
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	3b01      	subs	r3, #1
 8006696:	b2da      	uxtb	r2, r3
 8006698:	231f      	movs	r3, #31
 800669a:	18fb      	adds	r3, r7, r3
 800669c:	701a      	strb	r2, [r3, #0]
 800669e:	231f      	movs	r3, #31
 80066a0:	18fb      	adds	r3, r7, r3
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	b25b      	sxtb	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	dceb      	bgt.n	8006682 <read_float+0x18a>
    }
  }

  // Assign floating point value with correct sign.
  if (isnegative) {
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d006      	beq.n	80066be <read_float+0x1c6>
    *float_ptr = -fval;
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	2280      	movs	r2, #128	; 0x80
 80066b4:	0612      	lsls	r2, r2, #24
 80066b6:	405a      	eors	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	e002      	b.n	80066c4 <read_float+0x1cc>
  } else {
    *float_ptr = fval;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	697a      	ldr	r2, [r7, #20]
 80066c2:	601a      	str	r2, [r3, #0]
  }

  *char_counter = ptr - line - 1; // Set char_counter to next statement
 80066c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	3b01      	subs	r3, #1
 80066ce:	b2da      	uxtb	r2, r3
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	701a      	strb	r2, [r3, #0]

  return(true);
 80066d4:	2301      	movs	r3, #1
}
 80066d6:	0018      	movs	r0, r3
 80066d8:	46bd      	mov	sp, r7
 80066da:	b00c      	add	sp, #48	; 0x30
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	46c0      	nop			; (mov r8, r8)
 80066e0:	3c23d70a 	.word	0x3c23d70a
 80066e4:	3dcccccd 	.word	0x3dcccccd
 80066e8:	41200000 	.word	0x41200000

080066ec <delay_sec>:


// Non-blocking delay function used for general operation and suspend features.
void delay_sec(float seconds, uint8_t mode)
{
 80066ec:	b590      	push	{r4, r7, lr}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	000a      	movs	r2, r1
 80066f6:	1cfb      	adds	r3, r7, #3
 80066f8:	701a      	strb	r2, [r3, #0]
	uint16_t i = (uint16_t)ceilf(1000 / DWELL_TIME_STEP*seconds);
 80066fa:	491b      	ldr	r1, [pc, #108]	; (8006768 <delay_sec+0x7c>)
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f7fa f9c9 	bl	8000a94 <__aeabi_fmul>
 8006702:	1c03      	adds	r3, r0, #0
 8006704:	1c18      	adds	r0, r3, #0
 8006706:	f005 ffe3 	bl	800c6d0 <ceilf>
 800670a:	1c03      	adds	r3, r0, #0
 800670c:	220e      	movs	r2, #14
 800670e:	18bc      	adds	r4, r7, r2
 8006710:	1c18      	adds	r0, r3, #0
 8006712:	f7f9 fe07 	bl	8000324 <__aeabi_f2uiz>
 8006716:	0003      	movs	r3, r0
 8006718:	8023      	strh	r3, [r4, #0]
	while (i-- > 0) {
 800671a:	e015      	b.n	8006748 <delay_sec+0x5c>
		if (sys.abort) { return; }
 800671c:	4b13      	ldr	r3, [pc, #76]	; (800676c <delay_sec+0x80>)
 800671e:	785b      	ldrb	r3, [r3, #1]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d11b      	bne.n	800675c <delay_sec+0x70>
		if (mode == DELAY_MODE_DWELL) {
 8006724:	1cfb      	adds	r3, r7, #3
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d102      	bne.n	8006732 <delay_sec+0x46>
			protocol_execute_realtime();
 800672c:	f001 faa6 	bl	8007c7c <protocol_execute_realtime>
 8006730:	e007      	b.n	8006742 <delay_sec+0x56>
		} else { // DELAY_MODE_SYS_SUSPEND
		  // Execute rt_system() only to avoid nesting suspend loops.
		  protocol_exec_rt_system();
 8006732:	f001 fab3 	bl	8007c9c <protocol_exec_rt_system>
		  if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
 8006736:	4b0d      	ldr	r3, [pc, #52]	; (800676c <delay_sec+0x80>)
 8006738:	789b      	ldrb	r3, [r3, #2]
 800673a:	001a      	movs	r2, r3
 800673c:	2302      	movs	r3, #2
 800673e:	4013      	ands	r3, r2
 8006740:	d10e      	bne.n	8006760 <delay_sec+0x74>
		}
		_delay_ms(DWELL_TIME_STEP); // Delay DWELL_TIME_STEP increment
 8006742:	2032      	movs	r0, #50	; 0x32
 8006744:	f005 fdd4 	bl	800c2f0 <_delay_ms>
	while (i-- > 0) {
 8006748:	230e      	movs	r3, #14
 800674a:	18fb      	adds	r3, r7, r3
 800674c:	881b      	ldrh	r3, [r3, #0]
 800674e:	220e      	movs	r2, #14
 8006750:	18ba      	adds	r2, r7, r2
 8006752:	1e59      	subs	r1, r3, #1
 8006754:	8011      	strh	r1, [r2, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e0      	bne.n	800671c <delay_sec+0x30>
 800675a:	e002      	b.n	8006762 <delay_sec+0x76>
		if (sys.abort) { return; }
 800675c:	46c0      	nop			; (mov r8, r8)
 800675e:	e000      	b.n	8006762 <delay_sec+0x76>
		  if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
 8006760:	46c0      	nop			; (mov r8, r8)
	}
}
 8006762:	46bd      	mov	sp, r7
 8006764:	b005      	add	sp, #20
 8006766:	bd90      	pop	{r4, r7, pc}
 8006768:	41a00000 	.word	0x41a00000
 800676c:	20000bb4 	.word	0x20000bb4

08006770 <delay_ms>:


// Delays variable defined milliseconds. Compiler compatibility fix for _delay_ms(),
// which only accepts constants in future compiler releases.
void delay_ms(uint16_t ms)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	0002      	movs	r2, r0
 8006778:	1dbb      	adds	r3, r7, #6
 800677a:	801a      	strh	r2, [r3, #0]
  while ( ms-- ) { _delay_ms(1); }
 800677c:	e002      	b.n	8006784 <delay_ms+0x14>
 800677e:	2001      	movs	r0, #1
 8006780:	f005 fdb6 	bl	800c2f0 <_delay_ms>
 8006784:	1dbb      	adds	r3, r7, #6
 8006786:	881b      	ldrh	r3, [r3, #0]
 8006788:	1dba      	adds	r2, r7, #6
 800678a:	1e59      	subs	r1, r3, #1
 800678c:	8011      	strh	r1, [r2, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1f5      	bne.n	800677e <delay_ms+0xe>
}
 8006792:	46c0      	nop			; (mov r8, r8)
 8006794:	46bd      	mov	sp, r7
 8006796:	b002      	add	sp, #8
 8006798:	bd80      	pop	{r7, pc}

0800679a <hypot_f>:


// Simple hypotenuse computation function.
float hypot_f(float x, float y) { return(sqrtf(x*x + y*y)); }
 800679a:	b590      	push	{r4, r7, lr}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
 80067a2:	6039      	str	r1, [r7, #0]
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f7fa f974 	bl	8000a94 <__aeabi_fmul>
 80067ac:	1c03      	adds	r3, r0, #0
 80067ae:	1c1c      	adds	r4, r3, #0
 80067b0:	6839      	ldr	r1, [r7, #0]
 80067b2:	6838      	ldr	r0, [r7, #0]
 80067b4:	f7fa f96e 	bl	8000a94 <__aeabi_fmul>
 80067b8:	1c03      	adds	r3, r0, #0
 80067ba:	1c19      	adds	r1, r3, #0
 80067bc:	1c20      	adds	r0, r4, #0
 80067be:	f7f9 fde7 	bl	8000390 <__aeabi_fadd>
 80067c2:	1c03      	adds	r3, r0, #0
 80067c4:	1c18      	adds	r0, r3, #0
 80067c6:	f006 f895 	bl	800c8f4 <sqrtf>
 80067ca:	1c03      	adds	r3, r0, #0
 80067cc:	1c18      	adds	r0, r3, #0
 80067ce:	46bd      	mov	sp, r7
 80067d0:	b003      	add	sp, #12
 80067d2:	bd90      	pop	{r4, r7, pc}

080067d4 <convert_delta_vector_to_unit_vector>:


float convert_delta_vector_to_unit_vector(float *vector)
{
 80067d4:	b590      	push	{r4, r7, lr}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint8_t idx;
  float magnitude = 0.0f;
 80067dc:	2300      	movs	r3, #0
 80067de:	613b      	str	r3, [r7, #16]
  for (idx=0; idx<N_AXIS; idx++) {
 80067e0:	2317      	movs	r3, #23
 80067e2:	18fb      	adds	r3, r7, r3
 80067e4:	2200      	movs	r2, #0
 80067e6:	701a      	strb	r2, [r3, #0]
 80067e8:	e02b      	b.n	8006842 <convert_delta_vector_to_unit_vector+0x6e>
    if (vector[idx] != 0.0f) {
 80067ea:	2317      	movs	r3, #23
 80067ec:	18fb      	adds	r3, r7, r3
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	18d3      	adds	r3, r2, r3
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2100      	movs	r1, #0
 80067fa:	1c18      	adds	r0, r3, #0
 80067fc:	f7f9 fd64 	bl	80002c8 <__aeabi_fcmpeq>
 8006800:	1e03      	subs	r3, r0, #0
 8006802:	d117      	bne.n	8006834 <convert_delta_vector_to_unit_vector+0x60>
      magnitude += vector[idx]*vector[idx];
 8006804:	2317      	movs	r3, #23
 8006806:	18fb      	adds	r3, r7, r3
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	18d3      	adds	r3, r2, r3
 8006810:	6818      	ldr	r0, [r3, #0]
 8006812:	2317      	movs	r3, #23
 8006814:	18fb      	adds	r3, r7, r3
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	18d3      	adds	r3, r2, r3
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	1c19      	adds	r1, r3, #0
 8006822:	f7fa f937 	bl	8000a94 <__aeabi_fmul>
 8006826:	1c03      	adds	r3, r0, #0
 8006828:	1c19      	adds	r1, r3, #0
 800682a:	6938      	ldr	r0, [r7, #16]
 800682c:	f7f9 fdb0 	bl	8000390 <__aeabi_fadd>
 8006830:	1c03      	adds	r3, r0, #0
 8006832:	613b      	str	r3, [r7, #16]
  for (idx=0; idx<N_AXIS; idx++) {
 8006834:	2317      	movs	r3, #23
 8006836:	18fb      	adds	r3, r7, r3
 8006838:	781a      	ldrb	r2, [r3, #0]
 800683a:	2317      	movs	r3, #23
 800683c:	18fb      	adds	r3, r7, r3
 800683e:	3201      	adds	r2, #1
 8006840:	701a      	strb	r2, [r3, #0]
 8006842:	2317      	movs	r3, #23
 8006844:	18fb      	adds	r3, r7, r3
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	2b03      	cmp	r3, #3
 800684a:	d9ce      	bls.n	80067ea <convert_delta_vector_to_unit_vector+0x16>
    }
  }
  magnitude = sqrtf(magnitude);
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1c18      	adds	r0, r3, #0
 8006850:	f006 f850 	bl	800c8f4 <sqrtf>
 8006854:	1c03      	adds	r3, r0, #0
 8006856:	613b      	str	r3, [r7, #16]
  float inv_magnitude = 1.0f/magnitude;
 8006858:	6939      	ldr	r1, [r7, #16]
 800685a:	20fe      	movs	r0, #254	; 0xfe
 800685c:	0580      	lsls	r0, r0, #22
 800685e:	f7f9 ff29 	bl	80006b4 <__aeabi_fdiv>
 8006862:	1c03      	adds	r3, r0, #0
 8006864:	60fb      	str	r3, [r7, #12]
  for (idx=0; idx<N_AXIS; idx++) { vector[idx] *= inv_magnitude; }
 8006866:	2317      	movs	r3, #23
 8006868:	18fb      	adds	r3, r7, r3
 800686a:	2200      	movs	r2, #0
 800686c:	701a      	strb	r2, [r3, #0]
 800686e:	e019      	b.n	80068a4 <convert_delta_vector_to_unit_vector+0xd0>
 8006870:	2317      	movs	r3, #23
 8006872:	18fb      	adds	r3, r7, r3
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	18d4      	adds	r4, r2, r3
 800687c:	2317      	movs	r3, #23
 800687e:	18fb      	adds	r3, r7, r3
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	18d3      	adds	r3, r2, r3
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68f9      	ldr	r1, [r7, #12]
 800688c:	1c18      	adds	r0, r3, #0
 800688e:	f7fa f901 	bl	8000a94 <__aeabi_fmul>
 8006892:	1c03      	adds	r3, r0, #0
 8006894:	6023      	str	r3, [r4, #0]
 8006896:	2317      	movs	r3, #23
 8006898:	18fb      	adds	r3, r7, r3
 800689a:	781a      	ldrb	r2, [r3, #0]
 800689c:	2317      	movs	r3, #23
 800689e:	18fb      	adds	r3, r7, r3
 80068a0:	3201      	adds	r2, #1
 80068a2:	701a      	strb	r2, [r3, #0]
 80068a4:	2317      	movs	r3, #23
 80068a6:	18fb      	adds	r3, r7, r3
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	2b03      	cmp	r3, #3
 80068ac:	d9e0      	bls.n	8006870 <convert_delta_vector_to_unit_vector+0x9c>
  return(magnitude);
 80068ae:	693b      	ldr	r3, [r7, #16]
}
 80068b0:	1c18      	adds	r0, r3, #0
 80068b2:	46bd      	mov	sp, r7
 80068b4:	b007      	add	sp, #28
 80068b6:	bd90      	pop	{r4, r7, pc}

080068b8 <limit_value_by_axis_maximum>:


float limit_value_by_axis_maximum(float *max_value, float *unit_vec)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint8_t idx;
  float limit_value = SOME_LARGE_VALUE;
 80068c2:	4b2b      	ldr	r3, [pc, #172]	; (8006970 <limit_value_by_axis_maximum+0xb8>)
 80068c4:	60bb      	str	r3, [r7, #8]
  for (idx=0; idx<N_AXIS; idx++) {
 80068c6:	230f      	movs	r3, #15
 80068c8:	18fb      	adds	r3, r7, r3
 80068ca:	2200      	movs	r2, #0
 80068cc:	701a      	strb	r2, [r3, #0]
 80068ce:	e044      	b.n	800695a <limit_value_by_axis_maximum+0xa2>
    if (unit_vec[idx] != 0) {  // Avoid divide by zero.
 80068d0:	230f      	movs	r3, #15
 80068d2:	18fb      	adds	r3, r7, r3
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	18d3      	adds	r3, r2, r3
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2100      	movs	r1, #0
 80068e0:	1c18      	adds	r0, r3, #0
 80068e2:	f7f9 fcf1 	bl	80002c8 <__aeabi_fcmpeq>
 80068e6:	1e03      	subs	r3, r0, #0
 80068e8:	d130      	bne.n	800694c <limit_value_by_axis_maximum+0x94>
      limit_value = min(limit_value,fabsf(max_value[idx]/unit_vec[idx]));
 80068ea:	230f      	movs	r3, #15
 80068ec:	18fb      	adds	r3, r7, r3
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	18d3      	adds	r3, r2, r3
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	230f      	movs	r3, #15
 80068fa:	18fb      	adds	r3, r7, r3
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	683a      	ldr	r2, [r7, #0]
 8006902:	18d3      	adds	r3, r2, r3
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	1c19      	adds	r1, r3, #0
 8006908:	f7f9 fed4 	bl	80006b4 <__aeabi_fdiv>
 800690c:	1c03      	adds	r3, r0, #0
 800690e:	005b      	lsls	r3, r3, #1
 8006910:	085b      	lsrs	r3, r3, #1
 8006912:	68b9      	ldr	r1, [r7, #8]
 8006914:	1c18      	adds	r0, r3, #0
 8006916:	f7f9 fcf1 	bl	80002fc <__aeabi_fcmpgt>
 800691a:	1e03      	subs	r3, r0, #0
 800691c:	d001      	beq.n	8006922 <limit_value_by_axis_maximum+0x6a>
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	e013      	b.n	800694a <limit_value_by_axis_maximum+0x92>
 8006922:	230f      	movs	r3, #15
 8006924:	18fb      	adds	r3, r7, r3
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	18d3      	adds	r3, r2, r3
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	230f      	movs	r3, #15
 8006932:	18fb      	adds	r3, r7, r3
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	683a      	ldr	r2, [r7, #0]
 800693a:	18d3      	adds	r3, r2, r3
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	1c19      	adds	r1, r3, #0
 8006940:	f7f9 feb8 	bl	80006b4 <__aeabi_fdiv>
 8006944:	1c03      	adds	r3, r0, #0
 8006946:	005b      	lsls	r3, r3, #1
 8006948:	085b      	lsrs	r3, r3, #1
 800694a:	60bb      	str	r3, [r7, #8]
  for (idx=0; idx<N_AXIS; idx++) {
 800694c:	230f      	movs	r3, #15
 800694e:	18fb      	adds	r3, r7, r3
 8006950:	781a      	ldrb	r2, [r3, #0]
 8006952:	230f      	movs	r3, #15
 8006954:	18fb      	adds	r3, r7, r3
 8006956:	3201      	adds	r2, #1
 8006958:	701a      	strb	r2, [r3, #0]
 800695a:	230f      	movs	r3, #15
 800695c:	18fb      	adds	r3, r7, r3
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	2b03      	cmp	r3, #3
 8006962:	d9b5      	bls.n	80068d0 <limit_value_by_axis_maximum+0x18>
    }
  }
  return(limit_value);
 8006964:	68bb      	ldr	r3, [r7, #8]
}
 8006966:	1c18      	adds	r0, r3, #0
 8006968:	46bd      	mov	sp, r7
 800696a:	b004      	add	sp, #16
 800696c:	bd80      	pop	{r7, pc}
 800696e:	46c0      	nop			; (mov r8, r8)
 8006970:	7f7fffff 	.word	0x7f7fffff

08006974 <plan_next_block_index>:
static planner_t pl;


// Returns the index of the next block in the ring buffer. Also called by stepper segment buffer.
uint8_t plan_next_block_index(uint8_t block_index)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	0002      	movs	r2, r0
 800697c:	1dfb      	adds	r3, r7, #7
 800697e:	701a      	strb	r2, [r3, #0]
  block_index++;
 8006980:	1dfb      	adds	r3, r7, #7
 8006982:	781a      	ldrb	r2, [r3, #0]
 8006984:	1dfb      	adds	r3, r7, #7
 8006986:	3201      	adds	r2, #1
 8006988:	701a      	strb	r2, [r3, #0]
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 800698a:	1dfb      	adds	r3, r7, #7
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	2b10      	cmp	r3, #16
 8006990:	d102      	bne.n	8006998 <plan_next_block_index+0x24>
 8006992:	1dfb      	adds	r3, r7, #7
 8006994:	2200      	movs	r2, #0
 8006996:	701a      	strb	r2, [r3, #0]
  return(block_index);
 8006998:	1dfb      	adds	r3, r7, #7
 800699a:	781b      	ldrb	r3, [r3, #0]
}
 800699c:	0018      	movs	r0, r3
 800699e:	46bd      	mov	sp, r7
 80069a0:	b002      	add	sp, #8
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <plan_prev_block_index>:


// Returns the index of the previous block in the ring buffer
static uint8_t plan_prev_block_index(uint8_t block_index)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	0002      	movs	r2, r0
 80069ac:	1dfb      	adds	r3, r7, #7
 80069ae:	701a      	strb	r2, [r3, #0]
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 80069b0:	1dfb      	adds	r3, r7, #7
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d102      	bne.n	80069be <plan_prev_block_index+0x1a>
 80069b8:	1dfb      	adds	r3, r7, #7
 80069ba:	2210      	movs	r2, #16
 80069bc:	701a      	strb	r2, [r3, #0]
  block_index--;
 80069be:	1dfb      	adds	r3, r7, #7
 80069c0:	781a      	ldrb	r2, [r3, #0]
 80069c2:	1dfb      	adds	r3, r7, #7
 80069c4:	3a01      	subs	r2, #1
 80069c6:	701a      	strb	r2, [r3, #0]
  return(block_index);
 80069c8:	1dfb      	adds	r3, r7, #7
 80069ca:	781b      	ldrb	r3, [r3, #0]
}
 80069cc:	0018      	movs	r0, r3
 80069ce:	46bd      	mov	sp, r7
 80069d0:	b002      	add	sp, #8
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <planner_recalculate>:
  to compute an optimal plan, so select carefully. The Arduino 328p memory is already maxed out, but future
  ARM versions should have enough memory and speed for look-ahead blocks numbering up to a hundred or more.

*/
static void planner_recalculate()
{
 80069d4:	b590      	push	{r4, r7, lr}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
  // Initialize block index to the last block in the planner buffer.
  uint8_t block_index = plan_prev_block_index(block_buffer_head);
 80069da:	4b98      	ldr	r3, [pc, #608]	; (8006c3c <planner_recalculate+0x268>)
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	220f      	movs	r2, #15
 80069e0:	18bc      	adds	r4, r7, r2
 80069e2:	0018      	movs	r0, r3
 80069e4:	f7ff ffde 	bl	80069a4 <plan_prev_block_index>
 80069e8:	0003      	movs	r3, r0
 80069ea:	7023      	strb	r3, [r4, #0]

  // Bail. Can't do anything with one only one plan-able block.
  if (block_index == block_buffer_planned) { return; }
 80069ec:	4b94      	ldr	r3, [pc, #592]	; (8006c40 <planner_recalculate+0x26c>)
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	220f      	movs	r2, #15
 80069f2:	18ba      	adds	r2, r7, r2
 80069f4:	7812      	ldrb	r2, [r2, #0]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d100      	bne.n	80069fc <planner_recalculate+0x28>
 80069fa:	e11a      	b.n	8006c32 <planner_recalculate+0x25e>
  // Reverse Pass: Coarsely maximize all possible deceleration curves back-planning from the last
  // block in buffer. Cease planning when the last optimal planned or tail pointer is reached.
  // NOTE: Forward pass will later refine and correct the reverse pass to create an optimal plan.
  float entry_speed_sqr;
  plan_block_t *next;
  plan_block_t *current = &block_buffer[block_index];
 80069fc:	230f      	movs	r3, #15
 80069fe:	18fb      	adds	r3, r7, r3
 8006a00:	781a      	ldrb	r2, [r3, #0]
 8006a02:	0013      	movs	r3, r2
 8006a04:	00db      	lsls	r3, r3, #3
 8006a06:	1a9b      	subs	r3, r3, r2
 8006a08:	00db      	lsls	r3, r3, #3
 8006a0a:	4a8e      	ldr	r2, [pc, #568]	; (8006c44 <planner_recalculate+0x270>)
 8006a0c:	189b      	adds	r3, r3, r2
 8006a0e:	607b      	str	r3, [r7, #4]

  // Calculate maximum entry speed for last block in buffer, where the exit speed is always zero.
  current->entry_speed_sqr = min( current->max_entry_speed_sqr, 2*current->acceleration*current->millimeters);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	69dc      	ldr	r4, [r3, #28]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a1b      	ldr	r3, [r3, #32]
 8006a18:	1c19      	adds	r1, r3, #0
 8006a1a:	1c18      	adds	r0, r3, #0
 8006a1c:	f7f9 fcb8 	bl	8000390 <__aeabi_fadd>
 8006a20:	1c03      	adds	r3, r0, #0
 8006a22:	1c1a      	adds	r2, r3, #0
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a28:	1c19      	adds	r1, r3, #0
 8006a2a:	1c10      	adds	r0, r2, #0
 8006a2c:	f7fa f832 	bl	8000a94 <__aeabi_fmul>
 8006a30:	1c03      	adds	r3, r0, #0
 8006a32:	1c19      	adds	r1, r3, #0
 8006a34:	1c20      	adds	r0, r4, #0
 8006a36:	f7f9 fc4d 	bl	80002d4 <__aeabi_fcmplt>
 8006a3a:	1e03      	subs	r3, r0, #0
 8006a3c:	d002      	beq.n	8006a44 <planner_recalculate+0x70>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69da      	ldr	r2, [r3, #28]
 8006a42:	e00f      	b.n	8006a64 <planner_recalculate+0x90>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a1b      	ldr	r3, [r3, #32]
 8006a48:	1c19      	adds	r1, r3, #0
 8006a4a:	1c18      	adds	r0, r3, #0
 8006a4c:	f7f9 fca0 	bl	8000390 <__aeabi_fadd>
 8006a50:	1c03      	adds	r3, r0, #0
 8006a52:	1c1a      	adds	r2, r3, #0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a58:	1c19      	adds	r1, r3, #0
 8006a5a:	1c10      	adds	r0, r2, #0
 8006a5c:	f7fa f81a 	bl	8000a94 <__aeabi_fmul>
 8006a60:	1c03      	adds	r3, r0, #0
 8006a62:	1c1a      	adds	r2, r3, #0
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	619a      	str	r2, [r3, #24]

  block_index = plan_prev_block_index(block_index);
 8006a68:	230f      	movs	r3, #15
 8006a6a:	18fc      	adds	r4, r7, r3
 8006a6c:	230f      	movs	r3, #15
 8006a6e:	18fb      	adds	r3, r7, r3
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	0018      	movs	r0, r3
 8006a74:	f7ff ff96 	bl	80069a4 <plan_prev_block_index>
 8006a78:	0003      	movs	r3, r0
 8006a7a:	7023      	strb	r3, [r4, #0]
  if (block_index == block_buffer_planned) { // Only two plannable blocks in buffer. Reverse pass complete.
 8006a7c:	4b70      	ldr	r3, [pc, #448]	; (8006c40 <planner_recalculate+0x26c>)
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	220f      	movs	r2, #15
 8006a82:	18ba      	adds	r2, r7, r2
 8006a84:	7812      	ldrb	r2, [r2, #0]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d15a      	bne.n	8006b40 <planner_recalculate+0x16c>
    // Check if the first block is the tail. If so, notify stepper to update its current parameters.
    if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8006a8a:	4b6f      	ldr	r3, [pc, #444]	; (8006c48 <planner_recalculate+0x274>)
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	220f      	movs	r2, #15
 8006a90:	18ba      	adds	r2, r7, r2
 8006a92:	7812      	ldrb	r2, [r2, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d15a      	bne.n	8006b4e <planner_recalculate+0x17a>
 8006a98:	f003 ffb8 	bl	800aa0c <st_update_plan_block_parameters>
 8006a9c:	e057      	b.n	8006b4e <planner_recalculate+0x17a>
  } else { // Three or more plan-able blocks
    while (block_index != block_buffer_planned) {
      next = current;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	60bb      	str	r3, [r7, #8]
      current = &block_buffer[block_index];
 8006aa2:	230f      	movs	r3, #15
 8006aa4:	18fb      	adds	r3, r7, r3
 8006aa6:	781a      	ldrb	r2, [r3, #0]
 8006aa8:	0013      	movs	r3, r2
 8006aaa:	00db      	lsls	r3, r3, #3
 8006aac:	1a9b      	subs	r3, r3, r2
 8006aae:	00db      	lsls	r3, r3, #3
 8006ab0:	4a64      	ldr	r2, [pc, #400]	; (8006c44 <planner_recalculate+0x270>)
 8006ab2:	189b      	adds	r3, r3, r2
 8006ab4:	607b      	str	r3, [r7, #4]
      block_index = plan_prev_block_index(block_index);
 8006ab6:	230f      	movs	r3, #15
 8006ab8:	18fc      	adds	r4, r7, r3
 8006aba:	230f      	movs	r3, #15
 8006abc:	18fb      	adds	r3, r7, r3
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	f7ff ff6f 	bl	80069a4 <plan_prev_block_index>
 8006ac6:	0003      	movs	r3, r0
 8006ac8:	7023      	strb	r3, [r4, #0]

      // Check if next block is the tail block(=planned block). If so, update current stepper parameters.
      if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8006aca:	4b5f      	ldr	r3, [pc, #380]	; (8006c48 <planner_recalculate+0x274>)
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	220f      	movs	r2, #15
 8006ad0:	18ba      	adds	r2, r7, r2
 8006ad2:	7812      	ldrb	r2, [r2, #0]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d101      	bne.n	8006adc <planner_recalculate+0x108>
 8006ad8:	f003 ff98 	bl	800aa0c <st_update_plan_block_parameters>

      // Compute maximum entry speed decelerating over the current block from its exit speed.
      if (current->entry_speed_sqr != current->max_entry_speed_sqr) {
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	699a      	ldr	r2, [r3, #24]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	1c19      	adds	r1, r3, #0
 8006ae6:	1c10      	adds	r0, r2, #0
 8006ae8:	f7f9 fbee 	bl	80002c8 <__aeabi_fcmpeq>
 8006aec:	1e03      	subs	r3, r0, #0
 8006aee:	d000      	beq.n	8006af2 <planner_recalculate+0x11e>
 8006af0:	e026      	b.n	8006b40 <planner_recalculate+0x16c>
        entry_speed_sqr = next->entry_speed_sqr + 2*current->acceleration*current->millimeters;
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	699c      	ldr	r4, [r3, #24]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	1c19      	adds	r1, r3, #0
 8006afc:	1c18      	adds	r0, r3, #0
 8006afe:	f7f9 fc47 	bl	8000390 <__aeabi_fadd>
 8006b02:	1c03      	adds	r3, r0, #0
 8006b04:	1c1a      	adds	r2, r3, #0
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0a:	1c19      	adds	r1, r3, #0
 8006b0c:	1c10      	adds	r0, r2, #0
 8006b0e:	f7f9 ffc1 	bl	8000a94 <__aeabi_fmul>
 8006b12:	1c03      	adds	r3, r0, #0
 8006b14:	1c19      	adds	r1, r3, #0
 8006b16:	1c20      	adds	r0, r4, #0
 8006b18:	f7f9 fc3a 	bl	8000390 <__aeabi_fadd>
 8006b1c:	1c03      	adds	r3, r0, #0
 8006b1e:	603b      	str	r3, [r7, #0]
        if (entry_speed_sqr < current->max_entry_speed_sqr) {
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	1c18      	adds	r0, r3, #0
 8006b28:	f7f9 fbe8 	bl	80002fc <__aeabi_fcmpgt>
 8006b2c:	1e03      	subs	r3, r0, #0
 8006b2e:	d003      	beq.n	8006b38 <planner_recalculate+0x164>
          current->entry_speed_sqr = entry_speed_sqr;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	619a      	str	r2, [r3, #24]
 8006b36:	e003      	b.n	8006b40 <planner_recalculate+0x16c>
        } else {
          current->entry_speed_sqr = current->max_entry_speed_sqr;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	69da      	ldr	r2, [r3, #28]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	619a      	str	r2, [r3, #24]
    while (block_index != block_buffer_planned) {
 8006b40:	4b3f      	ldr	r3, [pc, #252]	; (8006c40 <planner_recalculate+0x26c>)
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	220f      	movs	r2, #15
 8006b46:	18ba      	adds	r2, r7, r2
 8006b48:	7812      	ldrb	r2, [r2, #0]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d1a7      	bne.n	8006a9e <planner_recalculate+0xca>
    }
  }

  // Forward Pass: Forward plan the acceleration curve from the planned pointer onward.
  // Also scans for optimal plan breakpoints and appropriately updates the planned pointer.
  next = &block_buffer[block_buffer_planned]; // Begin at buffer planned pointer
 8006b4e:	4b3c      	ldr	r3, [pc, #240]	; (8006c40 <planner_recalculate+0x26c>)
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	001a      	movs	r2, r3
 8006b54:	0013      	movs	r3, r2
 8006b56:	00db      	lsls	r3, r3, #3
 8006b58:	1a9b      	subs	r3, r3, r2
 8006b5a:	00db      	lsls	r3, r3, #3
 8006b5c:	4a39      	ldr	r2, [pc, #228]	; (8006c44 <planner_recalculate+0x270>)
 8006b5e:	189b      	adds	r3, r3, r2
 8006b60:	60bb      	str	r3, [r7, #8]
  block_index = plan_next_block_index(block_buffer_planned);
 8006b62:	4b37      	ldr	r3, [pc, #220]	; (8006c40 <planner_recalculate+0x26c>)
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	220f      	movs	r2, #15
 8006b68:	18bc      	adds	r4, r7, r2
 8006b6a:	0018      	movs	r0, r3
 8006b6c:	f7ff ff02 	bl	8006974 <plan_next_block_index>
 8006b70:	0003      	movs	r3, r0
 8006b72:	7023      	strb	r3, [r4, #0]
  while (block_index != block_buffer_head) {
 8006b74:	e055      	b.n	8006c22 <planner_recalculate+0x24e>
    current = next;
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	607b      	str	r3, [r7, #4]
    next = &block_buffer[block_index];
 8006b7a:	230f      	movs	r3, #15
 8006b7c:	18fb      	adds	r3, r7, r3
 8006b7e:	781a      	ldrb	r2, [r3, #0]
 8006b80:	0013      	movs	r3, r2
 8006b82:	00db      	lsls	r3, r3, #3
 8006b84:	1a9b      	subs	r3, r3, r2
 8006b86:	00db      	lsls	r3, r3, #3
 8006b88:	4a2e      	ldr	r2, [pc, #184]	; (8006c44 <planner_recalculate+0x270>)
 8006b8a:	189b      	adds	r3, r3, r2
 8006b8c:	60bb      	str	r3, [r7, #8]

    // Any acceleration detected in the forward pass automatically moves the optimal planned
    // pointer forward, since everything before this is all optimal. In other words, nothing
    // can improve the plan from the buffer tail to the planned pointer by logic.
    if (current->entry_speed_sqr < next->entry_speed_sqr) {
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	699a      	ldr	r2, [r3, #24]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	1c19      	adds	r1, r3, #0
 8006b98:	1c10      	adds	r0, r2, #0
 8006b9a:	f7f9 fb9b 	bl	80002d4 <__aeabi_fcmplt>
 8006b9e:	1e03      	subs	r3, r0, #0
 8006ba0:	d026      	beq.n	8006bf0 <planner_recalculate+0x21c>
      entry_speed_sqr = current->entry_speed_sqr + 2*current->acceleration*current->millimeters;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	699c      	ldr	r4, [r3, #24]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	1c19      	adds	r1, r3, #0
 8006bac:	1c18      	adds	r0, r3, #0
 8006bae:	f7f9 fbef 	bl	8000390 <__aeabi_fadd>
 8006bb2:	1c03      	adds	r3, r0, #0
 8006bb4:	1c1a      	adds	r2, r3, #0
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	1c19      	adds	r1, r3, #0
 8006bbc:	1c10      	adds	r0, r2, #0
 8006bbe:	f7f9 ff69 	bl	8000a94 <__aeabi_fmul>
 8006bc2:	1c03      	adds	r3, r0, #0
 8006bc4:	1c19      	adds	r1, r3, #0
 8006bc6:	1c20      	adds	r0, r4, #0
 8006bc8:	f7f9 fbe2 	bl	8000390 <__aeabi_fadd>
 8006bcc:	1c03      	adds	r3, r0, #0
 8006bce:	603b      	str	r3, [r7, #0]
      // If true, current block is full-acceleration and we can move the planned pointer forward.
      if (entry_speed_sqr < next->entry_speed_sqr) {
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	699b      	ldr	r3, [r3, #24]
 8006bd4:	6839      	ldr	r1, [r7, #0]
 8006bd6:	1c18      	adds	r0, r3, #0
 8006bd8:	f7f9 fb90 	bl	80002fc <__aeabi_fcmpgt>
 8006bdc:	1e03      	subs	r3, r0, #0
 8006bde:	d007      	beq.n	8006bf0 <planner_recalculate+0x21c>
        next->entry_speed_sqr = entry_speed_sqr; // Always <= max_entry_speed_sqr. Backward pass sets this.
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	619a      	str	r2, [r3, #24]
        block_buffer_planned = block_index; // Set optimal plan pointer.
 8006be6:	4b16      	ldr	r3, [pc, #88]	; (8006c40 <planner_recalculate+0x26c>)
 8006be8:	220f      	movs	r2, #15
 8006bea:	18ba      	adds	r2, r7, r2
 8006bec:	7812      	ldrb	r2, [r2, #0]
 8006bee:	701a      	strb	r2, [r3, #0]

    // Any block set at its maximum entry speed also creates an optimal plan up to this
    // point in the buffer. When the plan is bracketed by either the beginning of the
    // buffer and a maximum entry speed or two maximum entry speeds, every block in between
    // cannot logically be further improved. Hence, we don't have to recompute them anymore.
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	699a      	ldr	r2, [r3, #24]
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	1c19      	adds	r1, r3, #0
 8006bfa:	1c10      	adds	r0, r2, #0
 8006bfc:	f7f9 fb64 	bl	80002c8 <__aeabi_fcmpeq>
 8006c00:	1e03      	subs	r3, r0, #0
 8006c02:	d004      	beq.n	8006c0e <planner_recalculate+0x23a>
 8006c04:	4b0e      	ldr	r3, [pc, #56]	; (8006c40 <planner_recalculate+0x26c>)
 8006c06:	220f      	movs	r2, #15
 8006c08:	18ba      	adds	r2, r7, r2
 8006c0a:	7812      	ldrb	r2, [r2, #0]
 8006c0c:	701a      	strb	r2, [r3, #0]
    block_index = plan_next_block_index( block_index );
 8006c0e:	230f      	movs	r3, #15
 8006c10:	18fc      	adds	r4, r7, r3
 8006c12:	230f      	movs	r3, #15
 8006c14:	18fb      	adds	r3, r7, r3
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	0018      	movs	r0, r3
 8006c1a:	f7ff feab 	bl	8006974 <plan_next_block_index>
 8006c1e:	0003      	movs	r3, r0
 8006c20:	7023      	strb	r3, [r4, #0]
  while (block_index != block_buffer_head) {
 8006c22:	4b06      	ldr	r3, [pc, #24]	; (8006c3c <planner_recalculate+0x268>)
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	220f      	movs	r2, #15
 8006c28:	18ba      	adds	r2, r7, r2
 8006c2a:	7812      	ldrb	r2, [r2, #0]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d1a2      	bne.n	8006b76 <planner_recalculate+0x1a2>
 8006c30:	e000      	b.n	8006c34 <planner_recalculate+0x260>
  if (block_index == block_buffer_planned) { return; }
 8006c32:	46c0      	nop			; (mov r8, r8)
  }
}
 8006c34:	46bd      	mov	sp, r7
 8006c36:	b005      	add	sp, #20
 8006c38:	bd90      	pop	{r4, r7, pc}
 8006c3a:	46c0      	nop			; (mov r8, r8)
 8006c3c:	20000419 	.word	0x20000419
 8006c40:	2000041b 	.word	0x2000041b
 8006c44:	20000098 	.word	0x20000098
 8006c48:	20000418 	.word	0x20000418

08006c4c <plan_reset>:


void plan_reset()
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	af00      	add	r7, sp, #0
  memset(&pl, 0, sizeof(planner_t)); // Clear planner struct
 8006c50:	4b05      	ldr	r3, [pc, #20]	; (8006c68 <plan_reset+0x1c>)
 8006c52:	2224      	movs	r2, #36	; 0x24
 8006c54:	2100      	movs	r1, #0
 8006c56:	0018      	movs	r0, r3
 8006c58:	f005 fcb4 	bl	800c5c4 <memset>
  plan_reset_buffer();
 8006c5c:	f000 f806 	bl	8006c6c <plan_reset_buffer>
}
 8006c60:	46c0      	nop			; (mov r8, r8)
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	46c0      	nop			; (mov r8, r8)
 8006c68:	2000041c 	.word	0x2000041c

08006c6c <plan_reset_buffer>:


void plan_reset_buffer()
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	af00      	add	r7, sp, #0
  block_buffer_tail = 0;
 8006c70:	4b07      	ldr	r3, [pc, #28]	; (8006c90 <plan_reset_buffer+0x24>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	701a      	strb	r2, [r3, #0]
  block_buffer_head = 0; // Empty = tail
 8006c76:	4b07      	ldr	r3, [pc, #28]	; (8006c94 <plan_reset_buffer+0x28>)
 8006c78:	2200      	movs	r2, #0
 8006c7a:	701a      	strb	r2, [r3, #0]
  next_buffer_head = 1; // plan_next_block_index(block_buffer_head)
 8006c7c:	4b06      	ldr	r3, [pc, #24]	; (8006c98 <plan_reset_buffer+0x2c>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	701a      	strb	r2, [r3, #0]
  block_buffer_planned = 0; // = block_buffer_tail;
 8006c82:	4b06      	ldr	r3, [pc, #24]	; (8006c9c <plan_reset_buffer+0x30>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	701a      	strb	r2, [r3, #0]
}
 8006c88:	46c0      	nop			; (mov r8, r8)
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	46c0      	nop			; (mov r8, r8)
 8006c90:	20000418 	.word	0x20000418
 8006c94:	20000419 	.word	0x20000419
 8006c98:	2000041a 	.word	0x2000041a
 8006c9c:	2000041b 	.word	0x2000041b

08006ca0 <plan_discard_current_block>:


void plan_discard_current_block()
{
 8006ca0:	b590      	push	{r4, r7, lr}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
  if (block_buffer_head != block_buffer_tail) { // Discard non-empty buffer.
 8006ca6:	4b10      	ldr	r3, [pc, #64]	; (8006ce8 <plan_discard_current_block+0x48>)
 8006ca8:	781a      	ldrb	r2, [r3, #0]
 8006caa:	4b10      	ldr	r3, [pc, #64]	; (8006cec <plan_discard_current_block+0x4c>)
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d015      	beq.n	8006cde <plan_discard_current_block+0x3e>
    uint8_t block_index = plan_next_block_index( block_buffer_tail );
 8006cb2:	4b0e      	ldr	r3, [pc, #56]	; (8006cec <plan_discard_current_block+0x4c>)
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	1dfc      	adds	r4, r7, #7
 8006cb8:	0018      	movs	r0, r3
 8006cba:	f7ff fe5b 	bl	8006974 <plan_next_block_index>
 8006cbe:	0003      	movs	r3, r0
 8006cc0:	7023      	strb	r3, [r4, #0]
    // Push block_buffer_planned pointer, if encountered.
    if (block_buffer_tail == block_buffer_planned) { block_buffer_planned = block_index; }
 8006cc2:	4b0a      	ldr	r3, [pc, #40]	; (8006cec <plan_discard_current_block+0x4c>)
 8006cc4:	781a      	ldrb	r2, [r3, #0]
 8006cc6:	4b0a      	ldr	r3, [pc, #40]	; (8006cf0 <plan_discard_current_block+0x50>)
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d103      	bne.n	8006cd6 <plan_discard_current_block+0x36>
 8006cce:	4b08      	ldr	r3, [pc, #32]	; (8006cf0 <plan_discard_current_block+0x50>)
 8006cd0:	1dfa      	adds	r2, r7, #7
 8006cd2:	7812      	ldrb	r2, [r2, #0]
 8006cd4:	701a      	strb	r2, [r3, #0]
    block_buffer_tail = block_index;
 8006cd6:	4b05      	ldr	r3, [pc, #20]	; (8006cec <plan_discard_current_block+0x4c>)
 8006cd8:	1dfa      	adds	r2, r7, #7
 8006cda:	7812      	ldrb	r2, [r2, #0]
 8006cdc:	701a      	strb	r2, [r3, #0]
  }
}
 8006cde:	46c0      	nop			; (mov r8, r8)
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	b003      	add	sp, #12
 8006ce4:	bd90      	pop	{r4, r7, pc}
 8006ce6:	46c0      	nop			; (mov r8, r8)
 8006ce8:	20000419 	.word	0x20000419
 8006cec:	20000418 	.word	0x20000418
 8006cf0:	2000041b 	.word	0x2000041b

08006cf4 <plan_get_system_motion_block>:


// Returns address of planner buffer block used by system motions. Called by segment generator.
plan_block_t *plan_get_system_motion_block()
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	af00      	add	r7, sp, #0
  return(&block_buffer[block_buffer_head]);
 8006cf8:	4b05      	ldr	r3, [pc, #20]	; (8006d10 <plan_get_system_motion_block+0x1c>)
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	001a      	movs	r2, r3
 8006cfe:	0013      	movs	r3, r2
 8006d00:	00db      	lsls	r3, r3, #3
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	00db      	lsls	r3, r3, #3
 8006d06:	4a03      	ldr	r2, [pc, #12]	; (8006d14 <plan_get_system_motion_block+0x20>)
 8006d08:	189b      	adds	r3, r3, r2
}
 8006d0a:	0018      	movs	r0, r3
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	20000419 	.word	0x20000419
 8006d14:	20000098 	.word	0x20000098

08006d18 <plan_get_current_block>:


// Returns address of first planner block, if available. Called by various main program functions.
plan_block_t *plan_get_current_block()
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	af00      	add	r7, sp, #0
  if (block_buffer_head == block_buffer_tail) { return(NULL); } // Buffer empty
 8006d1c:	4b09      	ldr	r3, [pc, #36]	; (8006d44 <plan_get_current_block+0x2c>)
 8006d1e:	781a      	ldrb	r2, [r3, #0]
 8006d20:	4b09      	ldr	r3, [pc, #36]	; (8006d48 <plan_get_current_block+0x30>)
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d101      	bne.n	8006d2c <plan_get_current_block+0x14>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	e008      	b.n	8006d3e <plan_get_current_block+0x26>
  return(&block_buffer[block_buffer_tail]);
 8006d2c:	4b06      	ldr	r3, [pc, #24]	; (8006d48 <plan_get_current_block+0x30>)
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	001a      	movs	r2, r3
 8006d32:	0013      	movs	r3, r2
 8006d34:	00db      	lsls	r3, r3, #3
 8006d36:	1a9b      	subs	r3, r3, r2
 8006d38:	00db      	lsls	r3, r3, #3
 8006d3a:	4a04      	ldr	r2, [pc, #16]	; (8006d4c <plan_get_current_block+0x34>)
 8006d3c:	189b      	adds	r3, r3, r2
}
 8006d3e:	0018      	movs	r0, r3
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	20000419 	.word	0x20000419
 8006d48:	20000418 	.word	0x20000418
 8006d4c:	20000098 	.word	0x20000098

08006d50 <plan_get_exec_block_exit_speed_sqr>:


float plan_get_exec_block_exit_speed_sqr()
{
 8006d50:	b590      	push	{r4, r7, lr}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
  uint8_t block_index = plan_next_block_index(block_buffer_tail);
 8006d56:	4b0f      	ldr	r3, [pc, #60]	; (8006d94 <plan_get_exec_block_exit_speed_sqr+0x44>)
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	1dfc      	adds	r4, r7, #7
 8006d5c:	0018      	movs	r0, r3
 8006d5e:	f7ff fe09 	bl	8006974 <plan_next_block_index>
 8006d62:	0003      	movs	r3, r0
 8006d64:	7023      	strb	r3, [r4, #0]
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8006d66:	4b0c      	ldr	r3, [pc, #48]	; (8006d98 <plan_get_exec_block_exit_speed_sqr+0x48>)
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	1dfa      	adds	r2, r7, #7
 8006d6c:	7812      	ldrb	r2, [r2, #0]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d101      	bne.n	8006d76 <plan_get_exec_block_exit_speed_sqr+0x26>
 8006d72:	2300      	movs	r3, #0
 8006d74:	e009      	b.n	8006d8a <plan_get_exec_block_exit_speed_sqr+0x3a>
  return( block_buffer[block_index].entry_speed_sqr );
 8006d76:	1dfb      	adds	r3, r7, #7
 8006d78:	781a      	ldrb	r2, [r3, #0]
 8006d7a:	4908      	ldr	r1, [pc, #32]	; (8006d9c <plan_get_exec_block_exit_speed_sqr+0x4c>)
 8006d7c:	0013      	movs	r3, r2
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	1a9b      	subs	r3, r3, r2
 8006d82:	00db      	lsls	r3, r3, #3
 8006d84:	18cb      	adds	r3, r1, r3
 8006d86:	3318      	adds	r3, #24
 8006d88:	681b      	ldr	r3, [r3, #0]
}
 8006d8a:	1c18      	adds	r0, r3, #0
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	b003      	add	sp, #12
 8006d90:	bd90      	pop	{r4, r7, pc}
 8006d92:	46c0      	nop			; (mov r8, r8)
 8006d94:	20000418 	.word	0x20000418
 8006d98:	20000419 	.word	0x20000419
 8006d9c:	20000098 	.word	0x20000098

08006da0 <plan_check_full_buffer>:


// Returns the availability status of the block ring buffer. True, if full.
uint8_t plan_check_full_buffer()
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
  if (block_buffer_tail == next_buffer_head) { return(true); }
 8006da4:	4b05      	ldr	r3, [pc, #20]	; (8006dbc <plan_check_full_buffer+0x1c>)
 8006da6:	781a      	ldrb	r2, [r3, #0]
 8006da8:	4b05      	ldr	r3, [pc, #20]	; (8006dc0 <plan_check_full_buffer+0x20>)
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d101      	bne.n	8006db4 <plan_check_full_buffer+0x14>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e000      	b.n	8006db6 <plan_check_full_buffer+0x16>
  return(false);
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	0018      	movs	r0, r3
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	20000418 	.word	0x20000418
 8006dc0:	2000041a 	.word	0x2000041a

08006dc4 <plan_compute_profile_nominal_speed>:


// Computes and returns block nominal speed based on running condition and override values.
// NOTE: All system motion commands, such as homing/parking, are not subject to overrides.
float plan_compute_profile_nominal_speed(plan_block_t *block)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  float nominal_speed = block->programmed_rate;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd0:	60fb      	str	r3, [r7, #12]
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { nominal_speed *= (0.01f*sys.r_override); }
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	7d5b      	ldrb	r3, [r3, #21]
 8006dd6:	001a      	movs	r2, r3
 8006dd8:	2301      	movs	r3, #1
 8006dda:	4013      	ands	r3, r2
 8006ddc:	d011      	beq.n	8006e02 <plan_compute_profile_nominal_speed+0x3e>
 8006dde:	4b21      	ldr	r3, [pc, #132]	; (8006e64 <plan_compute_profile_nominal_speed+0xa0>)
 8006de0:	7a1b      	ldrb	r3, [r3, #8]
 8006de2:	0018      	movs	r0, r3
 8006de4:	f7fa f94a 	bl	800107c <__aeabi_i2f>
 8006de8:	1c03      	adds	r3, r0, #0
 8006dea:	491f      	ldr	r1, [pc, #124]	; (8006e68 <plan_compute_profile_nominal_speed+0xa4>)
 8006dec:	1c18      	adds	r0, r3, #0
 8006dee:	f7f9 fe51 	bl	8000a94 <__aeabi_fmul>
 8006df2:	1c03      	adds	r3, r0, #0
 8006df4:	1c19      	adds	r1, r3, #0
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f7f9 fe4c 	bl	8000a94 <__aeabi_fmul>
 8006dfc:	1c03      	adds	r3, r0, #0
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	e021      	b.n	8006e46 <plan_compute_profile_nominal_speed+0x82>
  else {
    if (!(block->condition & PL_COND_FLAG_NO_FEED_OVERRIDE)) { nominal_speed *= (0.01f*sys.f_override); }
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	7d5b      	ldrb	r3, [r3, #21]
 8006e06:	001a      	movs	r2, r3
 8006e08:	2304      	movs	r3, #4
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	d110      	bne.n	8006e30 <plan_compute_profile_nominal_speed+0x6c>
 8006e0e:	4b15      	ldr	r3, [pc, #84]	; (8006e64 <plan_compute_profile_nominal_speed+0xa0>)
 8006e10:	79db      	ldrb	r3, [r3, #7]
 8006e12:	0018      	movs	r0, r3
 8006e14:	f7fa f932 	bl	800107c <__aeabi_i2f>
 8006e18:	1c03      	adds	r3, r0, #0
 8006e1a:	4913      	ldr	r1, [pc, #76]	; (8006e68 <plan_compute_profile_nominal_speed+0xa4>)
 8006e1c:	1c18      	adds	r0, r3, #0
 8006e1e:	f7f9 fe39 	bl	8000a94 <__aeabi_fmul>
 8006e22:	1c03      	adds	r3, r0, #0
 8006e24:	1c19      	adds	r1, r3, #0
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f7f9 fe34 	bl	8000a94 <__aeabi_fmul>
 8006e2c:	1c03      	adds	r3, r0, #0
 8006e2e:	60fb      	str	r3, [r7, #12]
    if (nominal_speed > block->rapid_rate) { nominal_speed = block->rapid_rate; }
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e34:	68f9      	ldr	r1, [r7, #12]
 8006e36:	1c18      	adds	r0, r3, #0
 8006e38:	f7f9 fa4c 	bl	80002d4 <__aeabi_fcmplt>
 8006e3c:	1e03      	subs	r3, r0, #0
 8006e3e:	d002      	beq.n	8006e46 <plan_compute_profile_nominal_speed+0x82>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e44:	60fb      	str	r3, [r7, #12]
  }
  if (nominal_speed > MINIMUM_FEED_RATE) { return(nominal_speed); }
 8006e46:	21fe      	movs	r1, #254	; 0xfe
 8006e48:	0589      	lsls	r1, r1, #22
 8006e4a:	68f8      	ldr	r0, [r7, #12]
 8006e4c:	f7f9 fa56 	bl	80002fc <__aeabi_fcmpgt>
 8006e50:	1e03      	subs	r3, r0, #0
 8006e52:	d001      	beq.n	8006e58 <plan_compute_profile_nominal_speed+0x94>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	e001      	b.n	8006e5c <plan_compute_profile_nominal_speed+0x98>
  return(MINIMUM_FEED_RATE);
 8006e58:	23fe      	movs	r3, #254	; 0xfe
 8006e5a:	059b      	lsls	r3, r3, #22
}
 8006e5c:	1c18      	adds	r0, r3, #0
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	b004      	add	sp, #16
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20000bb4 	.word	0x20000bb4
 8006e68:	3c23d70a 	.word	0x3c23d70a

08006e6c <plan_compute_profile_parameters>:


// Computes and updates the max entry speed (sqr) of the block, based on the minimum of the junction's
// previous and current nominal speeds and max junction speed.
static void plan_compute_profile_parameters(plan_block_t *block, float nominal_speed, float prev_nominal_speed)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
  // Compute the junction maximum entry based on the minimum of the junction speed and neighboring nominal speeds.
  if (nominal_speed > prev_nominal_speed) { block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed; }
 8006e78:	6879      	ldr	r1, [r7, #4]
 8006e7a:	68b8      	ldr	r0, [r7, #8]
 8006e7c:	f7f9 fa3e 	bl	80002fc <__aeabi_fcmpgt>
 8006e80:	1e03      	subs	r3, r0, #0
 8006e82:	d008      	beq.n	8006e96 <plan_compute_profile_parameters+0x2a>
 8006e84:	6879      	ldr	r1, [r7, #4]
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f7f9 fe04 	bl	8000a94 <__aeabi_fmul>
 8006e8c:	1c03      	adds	r3, r0, #0
 8006e8e:	1c1a      	adds	r2, r3, #0
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	61da      	str	r2, [r3, #28]
 8006e94:	e007      	b.n	8006ea6 <plan_compute_profile_parameters+0x3a>
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	68b8      	ldr	r0, [r7, #8]
 8006e9a:	f7f9 fdfb 	bl	8000a94 <__aeabi_fmul>
 8006e9e:	1c03      	adds	r3, r0, #0
 8006ea0:	1c1a      	adds	r2, r3, #0
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	61da      	str	r2, [r3, #28]
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	69da      	ldr	r2, [r3, #28]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eae:	1c19      	adds	r1, r3, #0
 8006eb0:	1c10      	adds	r0, r2, #0
 8006eb2:	f7f9 fa23 	bl	80002fc <__aeabi_fcmpgt>
 8006eb6:	1e03      	subs	r3, r0, #0
 8006eb8:	d100      	bne.n	8006ebc <plan_compute_profile_parameters+0x50>
}
 8006eba:	e003      	b.n	8006ec4 <plan_compute_profile_parameters+0x58>
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	61da      	str	r2, [r3, #28]
}
 8006ec4:	46c0      	nop			; (mov r8, r8)
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	b004      	add	sp, #16
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <plan_update_velocity_profile_parameters>:


// Re-calculates buffered motions profile parameters upon a motion-based override change.
void plan_update_velocity_profile_parameters()
{
 8006ecc:	b590      	push	{r4, r7, lr}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
  uint8_t block_index = block_buffer_tail;
 8006ed2:	230f      	movs	r3, #15
 8006ed4:	18fb      	adds	r3, r7, r3
 8006ed6:	4a1b      	ldr	r2, [pc, #108]	; (8006f44 <plan_update_velocity_profile_parameters+0x78>)
 8006ed8:	7812      	ldrb	r2, [r2, #0]
 8006eda:	701a      	strb	r2, [r3, #0]
  plan_block_t *block;
  float nominal_speed;
  float prev_nominal_speed = SOME_LARGE_VALUE; // Set high for first block nominal speed calculation.
 8006edc:	4b1a      	ldr	r3, [pc, #104]	; (8006f48 <plan_update_velocity_profile_parameters+0x7c>)
 8006ede:	60bb      	str	r3, [r7, #8]
  while (block_index != block_buffer_head) {
 8006ee0:	e021      	b.n	8006f26 <plan_update_velocity_profile_parameters+0x5a>
    block = &block_buffer[block_index];
 8006ee2:	230f      	movs	r3, #15
 8006ee4:	18fb      	adds	r3, r7, r3
 8006ee6:	781a      	ldrb	r2, [r3, #0]
 8006ee8:	0013      	movs	r3, r2
 8006eea:	00db      	lsls	r3, r3, #3
 8006eec:	1a9b      	subs	r3, r3, r2
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	4a16      	ldr	r2, [pc, #88]	; (8006f4c <plan_update_velocity_profile_parameters+0x80>)
 8006ef2:	189b      	adds	r3, r3, r2
 8006ef4:	607b      	str	r3, [r7, #4]
    nominal_speed = plan_compute_profile_nominal_speed(block);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	0018      	movs	r0, r3
 8006efa:	f7ff ff63 	bl	8006dc4 <plan_compute_profile_nominal_speed>
 8006efe:	1c03      	adds	r3, r0, #0
 8006f00:	603b      	str	r3, [r7, #0]
    plan_compute_profile_parameters(block, nominal_speed, prev_nominal_speed);
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	6839      	ldr	r1, [r7, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	0018      	movs	r0, r3
 8006f0a:	f7ff ffaf 	bl	8006e6c <plan_compute_profile_parameters>
    prev_nominal_speed = nominal_speed;
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	60bb      	str	r3, [r7, #8]
    block_index = plan_next_block_index(block_index);
 8006f12:	230f      	movs	r3, #15
 8006f14:	18fc      	adds	r4, r7, r3
 8006f16:	230f      	movs	r3, #15
 8006f18:	18fb      	adds	r3, r7, r3
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f7ff fd29 	bl	8006974 <plan_next_block_index>
 8006f22:	0003      	movs	r3, r0
 8006f24:	7023      	strb	r3, [r4, #0]
  while (block_index != block_buffer_head) {
 8006f26:	4b0a      	ldr	r3, [pc, #40]	; (8006f50 <plan_update_velocity_profile_parameters+0x84>)
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	220f      	movs	r2, #15
 8006f2c:	18ba      	adds	r2, r7, r2
 8006f2e:	7812      	ldrb	r2, [r2, #0]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d1d6      	bne.n	8006ee2 <plan_update_velocity_profile_parameters+0x16>
  }
  pl.previous_nominal_speed = prev_nominal_speed; // Update prev nominal speed for next incoming block.
 8006f34:	4b07      	ldr	r3, [pc, #28]	; (8006f54 <plan_update_velocity_profile_parameters+0x88>)
 8006f36:	68ba      	ldr	r2, [r7, #8]
 8006f38:	621a      	str	r2, [r3, #32]
}
 8006f3a:	46c0      	nop			; (mov r8, r8)
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	b005      	add	sp, #20
 8006f40:	bd90      	pop	{r4, r7, pc}
 8006f42:	46c0      	nop			; (mov r8, r8)
 8006f44:	20000418 	.word	0x20000418
 8006f48:	7f7fffff 	.word	0x7f7fffff
 8006f4c:	20000098 	.word	0x20000098
 8006f50:	20000419 	.word	0x20000419
 8006f54:	2000041c 	.word	0x2000041c

08006f58 <plan_buffer_line>:
   The system motion condition tells the planner to plan a motion in the always unused block buffer
   head. It avoids changing the planner state and preserves the buffer to ensure subsequent gcode
   motions are still planned correctly, while the stepper module only points to the block buffer head
   to execute the special system motion. */
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data)
{
 8006f58:	b590      	push	{r4, r7, lr}
 8006f5a:	b09b      	sub	sp, #108	; 0x6c
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  // Prepare and initialize new block. Copy relevant pl_data for block execution.
  plan_block_t *block = &block_buffer[block_buffer_head];
 8006f62:	4be9      	ldr	r3, [pc, #932]	; (8007308 <plan_buffer_line+0x3b0>)
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	001a      	movs	r2, r3
 8006f68:	0013      	movs	r3, r2
 8006f6a:	00db      	lsls	r3, r3, #3
 8006f6c:	1a9b      	subs	r3, r3, r2
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	4ae6      	ldr	r2, [pc, #920]	; (800730c <plan_buffer_line+0x3b4>)
 8006f72:	189b      	adds	r3, r3, r2
 8006f74:	65bb      	str	r3, [r7, #88]	; 0x58
  memset(block,0,sizeof(plan_block_t)); // Zero all block values.
 8006f76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f78:	2238      	movs	r2, #56	; 0x38
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	0018      	movs	r0, r3
 8006f7e:	f005 fb21 	bl	800c5c4 <memset>
  block->condition = pl_data->condition;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	7a1a      	ldrb	r2, [r3, #8]
 8006f86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f88:	755a      	strb	r2, [r3, #21]
  #ifdef VARIABLE_SPINDLE
    block->spindle_speed = pl_data->spindle_speed;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f90:	635a      	str	r2, [r3, #52]	; 0x34
  int32_t target_steps[N_AXIS], position_steps[N_AXIS];
  float unit_vec[N_AXIS], delta_mm;
  uint8_t idx;

  // Copy position data based on type of motion being planned.
  if (block->condition & PL_COND_FLAG_SYSTEM_MOTION) {
 8006f92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f94:	7d5b      	ldrb	r3, [r3, #21]
 8006f96:	001a      	movs	r2, r3
 8006f98:	2302      	movs	r3, #2
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	d015      	beq.n	8006fca <plan_buffer_line+0x72>
#ifdef COREXY
    position_steps[X_AXIS] = system_convert_corexy_to_x_axis_steps(sys_position);
 8006f9e:	4bdc      	ldr	r3, [pc, #880]	; (8007310 <plan_buffer_line+0x3b8>)
 8006fa0:	0018      	movs	r0, r3
 8006fa2:	f004 ff7d 	bl	800bea0 <system_convert_corexy_to_x_axis_steps>
 8006fa6:	0002      	movs	r2, r0
 8006fa8:	232c      	movs	r3, #44	; 0x2c
 8006faa:	18fb      	adds	r3, r7, r3
 8006fac:	601a      	str	r2, [r3, #0]
    position_steps[Y_AXIS] = system_convert_corexy_to_y_axis_steps(sys_position);
 8006fae:	4bd8      	ldr	r3, [pc, #864]	; (8007310 <plan_buffer_line+0x3b8>)
 8006fb0:	0018      	movs	r0, r3
 8006fb2:	f004 ff87 	bl	800bec4 <system_convert_corexy_to_y_axis_steps>
 8006fb6:	0002      	movs	r2, r0
 8006fb8:	232c      	movs	r3, #44	; 0x2c
 8006fba:	18fb      	adds	r3, r7, r3
 8006fbc:	605a      	str	r2, [r3, #4]
    position_steps[Z_AXIS] = sys_position[Z_AXIS];
 8006fbe:	4bd4      	ldr	r3, [pc, #848]	; (8007310 <plan_buffer_line+0x3b8>)
 8006fc0:	689a      	ldr	r2, [r3, #8]
 8006fc2:	232c      	movs	r3, #44	; 0x2c
 8006fc4:	18fb      	adds	r3, r7, r3
 8006fc6:	609a      	str	r2, [r3, #8]
 8006fc8:	e006      	b.n	8006fd8 <plan_buffer_line+0x80>
#else
    memcpy(position_steps, sys_position, sizeof(sys_position));
#endif
  }
  else { memcpy(position_steps, pl.position, sizeof(pl.position)); }
 8006fca:	232c      	movs	r3, #44	; 0x2c
 8006fcc:	18fb      	adds	r3, r7, r3
 8006fce:	4ad1      	ldr	r2, [pc, #836]	; (8007314 <plan_buffer_line+0x3bc>)
 8006fd0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006fd2:	c313      	stmia	r3!, {r0, r1, r4}
 8006fd4:	6812      	ldr	r2, [r2, #0]
 8006fd6:	601a      	str	r2, [r3, #0]

  #ifdef COREXY
    target_steps[A_MOTOR] = lround(target[A_MOTOR]*settings.steps_per_mm[A_MOTOR]);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	4bce      	ldr	r3, [pc, #824]	; (8007318 <plan_buffer_line+0x3c0>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	1c19      	adds	r1, r3, #0
 8006fe2:	1c10      	adds	r0, r2, #0
 8006fe4:	f7f9 fd56 	bl	8000a94 <__aeabi_fmul>
 8006fe8:	1c03      	adds	r3, r0, #0
 8006fea:	1c18      	adds	r0, r3, #0
 8006fec:	f7fb fb6a 	bl	80026c4 <__aeabi_f2d>
 8006ff0:	0003      	movs	r3, r0
 8006ff2:	000c      	movs	r4, r1
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	0021      	movs	r1, r4
 8006ff8:	f005 faec 	bl	800c5d4 <lround>
 8006ffc:	0002      	movs	r2, r0
 8006ffe:	233c      	movs	r3, #60	; 0x3c
 8007000:	18fb      	adds	r3, r7, r3
 8007002:	601a      	str	r2, [r3, #0]
    target_steps[B_MOTOR] = lround(target[B_MOTOR]*settings.steps_per_mm[B_MOTOR]);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	3304      	adds	r3, #4
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	4bc3      	ldr	r3, [pc, #780]	; (8007318 <plan_buffer_line+0x3c0>)
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	1c19      	adds	r1, r3, #0
 8007010:	1c10      	adds	r0, r2, #0
 8007012:	f7f9 fd3f 	bl	8000a94 <__aeabi_fmul>
 8007016:	1c03      	adds	r3, r0, #0
 8007018:	1c18      	adds	r0, r3, #0
 800701a:	f7fb fb53 	bl	80026c4 <__aeabi_f2d>
 800701e:	0003      	movs	r3, r0
 8007020:	000c      	movs	r4, r1
 8007022:	0018      	movs	r0, r3
 8007024:	0021      	movs	r1, r4
 8007026:	f005 fad5 	bl	800c5d4 <lround>
 800702a:	0002      	movs	r2, r0
 800702c:	233c      	movs	r3, #60	; 0x3c
 800702e:	18fb      	adds	r3, r7, r3
 8007030:	605a      	str	r2, [r3, #4]
    block->steps[A_MOTOR] = labs((target_steps[X_AXIS]-position_steps[X_AXIS]) + (target_steps[Y_AXIS]-position_steps[Y_AXIS]));
 8007032:	233c      	movs	r3, #60	; 0x3c
 8007034:	18fb      	adds	r3, r7, r3
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	232c      	movs	r3, #44	; 0x2c
 800703a:	18fb      	adds	r3, r7, r3
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	1ad2      	subs	r2, r2, r3
 8007040:	233c      	movs	r3, #60	; 0x3c
 8007042:	18fb      	adds	r3, r7, r3
 8007044:	6859      	ldr	r1, [r3, #4]
 8007046:	232c      	movs	r3, #44	; 0x2c
 8007048:	18fb      	adds	r3, r7, r3
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	1acb      	subs	r3, r1, r3
 800704e:	18d3      	adds	r3, r2, r3
 8007050:	17da      	asrs	r2, r3, #31
 8007052:	189b      	adds	r3, r3, r2
 8007054:	4053      	eors	r3, r2
 8007056:	001a      	movs	r2, r3
 8007058:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800705a:	601a      	str	r2, [r3, #0]
    block->steps[B_MOTOR] = labs((target_steps[X_AXIS]-position_steps[X_AXIS]) - (target_steps[Y_AXIS]-position_steps[Y_AXIS]));
 800705c:	233c      	movs	r3, #60	; 0x3c
 800705e:	18fb      	adds	r3, r7, r3
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	232c      	movs	r3, #44	; 0x2c
 8007064:	18fb      	adds	r3, r7, r3
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	1ad2      	subs	r2, r2, r3
 800706a:	233c      	movs	r3, #60	; 0x3c
 800706c:	18fb      	adds	r3, r7, r3
 800706e:	6859      	ldr	r1, [r3, #4]
 8007070:	232c      	movs	r3, #44	; 0x2c
 8007072:	18fb      	adds	r3, r7, r3
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	1acb      	subs	r3, r1, r3
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	17da      	asrs	r2, r3, #31
 800707c:	189b      	adds	r3, r3, r2
 800707e:	4053      	eors	r3, r2
 8007080:	001a      	movs	r2, r3
 8007082:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007084:	605a      	str	r2, [r3, #4]
  #endif

  for (idx=0; idx<N_AXIS; idx++) {
 8007086:	2363      	movs	r3, #99	; 0x63
 8007088:	18fb      	adds	r3, r7, r3
 800708a:	2200      	movs	r2, #0
 800708c:	701a      	strb	r2, [r3, #0]
 800708e:	e0d7      	b.n	8007240 <plan_buffer_line+0x2e8>
    // Calculate target position in absolute steps, number of steps for each axis, and determine max step events.
    // Also, compute individual axes distance for move and prep unit vector calculations.
    // NOTE: Computes true distance from converted step values.
    #ifdef COREXY
      if ( !(idx == A_MOTOR) && !(idx == B_MOTOR) ) {
 8007090:	2363      	movs	r3, #99	; 0x63
 8007092:	18fb      	adds	r3, r7, r3
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d03f      	beq.n	800711a <plan_buffer_line+0x1c2>
 800709a:	2363      	movs	r3, #99	; 0x63
 800709c:	18fb      	adds	r3, r7, r3
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d03a      	beq.n	800711a <plan_buffer_line+0x1c2>
        target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
 80070a4:	2363      	movs	r3, #99	; 0x63
 80070a6:	18fb      	adds	r3, r7, r3
 80070a8:	781c      	ldrb	r4, [r3, #0]
 80070aa:	2363      	movs	r3, #99	; 0x63
 80070ac:	18fb      	adds	r3, r7, r3
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	18d3      	adds	r3, r2, r3
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	2363      	movs	r3, #99	; 0x63
 80070ba:	18fb      	adds	r3, r7, r3
 80070bc:	781a      	ldrb	r2, [r3, #0]
 80070be:	4b96      	ldr	r3, [pc, #600]	; (8007318 <plan_buffer_line+0x3c0>)
 80070c0:	0092      	lsls	r2, r2, #2
 80070c2:	58d3      	ldr	r3, [r2, r3]
 80070c4:	1c19      	adds	r1, r3, #0
 80070c6:	f7f9 fce5 	bl	8000a94 <__aeabi_fmul>
 80070ca:	1c03      	adds	r3, r0, #0
 80070cc:	1c18      	adds	r0, r3, #0
 80070ce:	f7fb faf9 	bl	80026c4 <__aeabi_f2d>
 80070d2:	0002      	movs	r2, r0
 80070d4:	000b      	movs	r3, r1
 80070d6:	0010      	movs	r0, r2
 80070d8:	0019      	movs	r1, r3
 80070da:	f005 fa7b 	bl	800c5d4 <lround>
 80070de:	0001      	movs	r1, r0
 80070e0:	233c      	movs	r3, #60	; 0x3c
 80070e2:	18fb      	adds	r3, r7, r3
 80070e4:	00a2      	lsls	r2, r4, #2
 80070e6:	50d1      	str	r1, [r2, r3]
        block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 80070e8:	2363      	movs	r3, #99	; 0x63
 80070ea:	18fb      	adds	r3, r7, r3
 80070ec:	781a      	ldrb	r2, [r3, #0]
 80070ee:	2363      	movs	r3, #99	; 0x63
 80070f0:	18fb      	adds	r3, r7, r3
 80070f2:	7819      	ldrb	r1, [r3, #0]
 80070f4:	233c      	movs	r3, #60	; 0x3c
 80070f6:	18fb      	adds	r3, r7, r3
 80070f8:	0089      	lsls	r1, r1, #2
 80070fa:	58c9      	ldr	r1, [r1, r3]
 80070fc:	2363      	movs	r3, #99	; 0x63
 80070fe:	18fb      	adds	r3, r7, r3
 8007100:	7818      	ldrb	r0, [r3, #0]
 8007102:	232c      	movs	r3, #44	; 0x2c
 8007104:	18fb      	adds	r3, r7, r3
 8007106:	0080      	lsls	r0, r0, #2
 8007108:	58c3      	ldr	r3, [r0, r3]
 800710a:	1acb      	subs	r3, r1, r3
 800710c:	17d9      	asrs	r1, r3, #31
 800710e:	185b      	adds	r3, r3, r1
 8007110:	404b      	eors	r3, r1
 8007112:	0019      	movs	r1, r3
 8007114:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007116:	0092      	lsls	r2, r2, #2
 8007118:	50d1      	str	r1, [r2, r3]
      }
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
 800711a:	2363      	movs	r3, #99	; 0x63
 800711c:	18fb      	adds	r3, r7, r3
 800711e:	781a      	ldrb	r2, [r3, #0]
 8007120:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007122:	0092      	lsls	r2, r2, #2
 8007124:	58d1      	ldr	r1, [r2, r3]
 8007126:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007128:	691a      	ldr	r2, [r3, #16]
 800712a:	000b      	movs	r3, r1
 800712c:	4293      	cmp	r3, r2
 800712e:	d200      	bcs.n	8007132 <plan_buffer_line+0x1da>
 8007130:	0013      	movs	r3, r2
 8007132:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007134:	6113      	str	r3, [r2, #16]
      if (idx == A_MOTOR) {
 8007136:	2363      	movs	r3, #99	; 0x63
 8007138:	18fb      	adds	r3, r7, r3
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d11d      	bne.n	800717c <plan_buffer_line+0x224>
        delta_mm = (target_steps[X_AXIS]-position_steps[X_AXIS] + target_steps[Y_AXIS]-position_steps[Y_AXIS])/settings.steps_per_mm[idx];
 8007140:	233c      	movs	r3, #60	; 0x3c
 8007142:	18fb      	adds	r3, r7, r3
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	232c      	movs	r3, #44	; 0x2c
 8007148:	18fb      	adds	r3, r7, r3
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	1ad2      	subs	r2, r2, r3
 800714e:	233c      	movs	r3, #60	; 0x3c
 8007150:	18fb      	adds	r3, r7, r3
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	18d2      	adds	r2, r2, r3
 8007156:	232c      	movs	r3, #44	; 0x2c
 8007158:	18fb      	adds	r3, r7, r3
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	0018      	movs	r0, r3
 8007160:	f7f9 ff8c 	bl	800107c <__aeabi_i2f>
 8007164:	2363      	movs	r3, #99	; 0x63
 8007166:	18fb      	adds	r3, r7, r3
 8007168:	781a      	ldrb	r2, [r3, #0]
 800716a:	4b6b      	ldr	r3, [pc, #428]	; (8007318 <plan_buffer_line+0x3c0>)
 800716c:	0092      	lsls	r2, r2, #2
 800716e:	58d3      	ldr	r3, [r2, r3]
 8007170:	1c19      	adds	r1, r3, #0
 8007172:	f7f9 fa9f 	bl	80006b4 <__aeabi_fdiv>
 8007176:	1c03      	adds	r3, r0, #0
 8007178:	667b      	str	r3, [r7, #100]	; 0x64
 800717a:	e03f      	b.n	80071fc <plan_buffer_line+0x2a4>
      } else if (idx == B_MOTOR) {
 800717c:	2363      	movs	r3, #99	; 0x63
 800717e:	18fb      	adds	r3, r7, r3
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d11d      	bne.n	80071c2 <plan_buffer_line+0x26a>
        delta_mm = (target_steps[X_AXIS]-position_steps[X_AXIS] - target_steps[Y_AXIS]+position_steps[Y_AXIS])/settings.steps_per_mm[idx];
 8007186:	233c      	movs	r3, #60	; 0x3c
 8007188:	18fb      	adds	r3, r7, r3
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	232c      	movs	r3, #44	; 0x2c
 800718e:	18fb      	adds	r3, r7, r3
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	1ad2      	subs	r2, r2, r3
 8007194:	233c      	movs	r3, #60	; 0x3c
 8007196:	18fb      	adds	r3, r7, r3
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	1ad2      	subs	r2, r2, r3
 800719c:	232c      	movs	r3, #44	; 0x2c
 800719e:	18fb      	adds	r3, r7, r3
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	18d3      	adds	r3, r2, r3
 80071a4:	0018      	movs	r0, r3
 80071a6:	f7f9 ff69 	bl	800107c <__aeabi_i2f>
 80071aa:	2363      	movs	r3, #99	; 0x63
 80071ac:	18fb      	adds	r3, r7, r3
 80071ae:	781a      	ldrb	r2, [r3, #0]
 80071b0:	4b59      	ldr	r3, [pc, #356]	; (8007318 <plan_buffer_line+0x3c0>)
 80071b2:	0092      	lsls	r2, r2, #2
 80071b4:	58d3      	ldr	r3, [r2, r3]
 80071b6:	1c19      	adds	r1, r3, #0
 80071b8:	f7f9 fa7c 	bl	80006b4 <__aeabi_fdiv>
 80071bc:	1c03      	adds	r3, r0, #0
 80071be:	667b      	str	r3, [r7, #100]	; 0x64
 80071c0:	e01c      	b.n	80071fc <plan_buffer_line+0x2a4>
      } else {
        delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
 80071c2:	2363      	movs	r3, #99	; 0x63
 80071c4:	18fb      	adds	r3, r7, r3
 80071c6:	781a      	ldrb	r2, [r3, #0]
 80071c8:	233c      	movs	r3, #60	; 0x3c
 80071ca:	18fb      	adds	r3, r7, r3
 80071cc:	0092      	lsls	r2, r2, #2
 80071ce:	58d2      	ldr	r2, [r2, r3]
 80071d0:	2363      	movs	r3, #99	; 0x63
 80071d2:	18fb      	adds	r3, r7, r3
 80071d4:	7819      	ldrb	r1, [r3, #0]
 80071d6:	232c      	movs	r3, #44	; 0x2c
 80071d8:	18fb      	adds	r3, r7, r3
 80071da:	0089      	lsls	r1, r1, #2
 80071dc:	58cb      	ldr	r3, [r1, r3]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	0018      	movs	r0, r3
 80071e2:	f7f9 ff4b 	bl	800107c <__aeabi_i2f>
 80071e6:	2363      	movs	r3, #99	; 0x63
 80071e8:	18fb      	adds	r3, r7, r3
 80071ea:	781a      	ldrb	r2, [r3, #0]
 80071ec:	4b4a      	ldr	r3, [pc, #296]	; (8007318 <plan_buffer_line+0x3c0>)
 80071ee:	0092      	lsls	r2, r2, #2
 80071f0:	58d3      	ldr	r3, [r2, r3]
 80071f2:	1c19      	adds	r1, r3, #0
 80071f4:	f7f9 fa5e 	bl	80006b4 <__aeabi_fdiv>
 80071f8:	1c03      	adds	r3, r0, #0
 80071fa:	667b      	str	r3, [r7, #100]	; 0x64
      target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
      block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
      delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
	  #endif
    unit_vec[idx] = delta_mm; // Store unit vector numerator
 80071fc:	2363      	movs	r3, #99	; 0x63
 80071fe:	18fb      	adds	r3, r7, r3
 8007200:	781a      	ldrb	r2, [r3, #0]
 8007202:	231c      	movs	r3, #28
 8007204:	18fb      	adds	r3, r7, r3
 8007206:	0092      	lsls	r2, r2, #2
 8007208:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800720a:	50d1      	str	r1, [r2, r3]

    // Set direction bits. Bit enabled always means direction is negative.
    if (delta_mm < 0.0f ) { block->direction_bits |= direction_pin_mask[idx]; }
 800720c:	2100      	movs	r1, #0
 800720e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8007210:	f7f9 f860 	bl	80002d4 <__aeabi_fcmplt>
 8007214:	1e03      	subs	r3, r0, #0
 8007216:	d00c      	beq.n	8007232 <plan_buffer_line+0x2da>
 8007218:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800721a:	7d1a      	ldrb	r2, [r3, #20]
 800721c:	2363      	movs	r3, #99	; 0x63
 800721e:	18fb      	adds	r3, r7, r3
 8007220:	7819      	ldrb	r1, [r3, #0]
 8007222:	4b3e      	ldr	r3, [pc, #248]	; (800731c <plan_buffer_line+0x3c4>)
 8007224:	0049      	lsls	r1, r1, #1
 8007226:	5acb      	ldrh	r3, [r1, r3]
 8007228:	b2db      	uxtb	r3, r3
 800722a:	4313      	orrs	r3, r2
 800722c:	b2da      	uxtb	r2, r3
 800722e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007230:	751a      	strb	r2, [r3, #20]
  for (idx=0; idx<N_AXIS; idx++) {
 8007232:	2363      	movs	r3, #99	; 0x63
 8007234:	18fb      	adds	r3, r7, r3
 8007236:	781a      	ldrb	r2, [r3, #0]
 8007238:	2363      	movs	r3, #99	; 0x63
 800723a:	18fb      	adds	r3, r7, r3
 800723c:	3201      	adds	r2, #1
 800723e:	701a      	strb	r2, [r3, #0]
 8007240:	2363      	movs	r3, #99	; 0x63
 8007242:	18fb      	adds	r3, r7, r3
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	2b03      	cmp	r3, #3
 8007248:	d800      	bhi.n	800724c <plan_buffer_line+0x2f4>
 800724a:	e721      	b.n	8007090 <plan_buffer_line+0x138>
  }

  // Bail if this is a zero-length block. Highly unlikely to occur.
  if (block->step_event_count == 0) { return(PLAN_EMPTY_BLOCK); }
 800724c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <plan_buffer_line+0x300>
 8007254:	2300      	movs	r3, #0
 8007256:	e14a      	b.n	80074ee <plan_buffer_line+0x596>

  // Calculate the unit vector of the line move and the block maximum feed rate and acceleration scaled
  // down such that no individual axes maximum values are exceeded with respect to the line direction.
  // NOTE: This calculation assumes all axes are orthogonal (Cartesian) and works with ABC-axes,
  // if they are also orthogonal/independent. Operates on the absolute value of the unit vector.
  block->millimeters = convert_delta_vector_to_unit_vector(unit_vec);
 8007258:	231c      	movs	r3, #28
 800725a:	18fb      	adds	r3, r7, r3
 800725c:	0018      	movs	r0, r3
 800725e:	f7ff fab9 	bl	80067d4 <convert_delta_vector_to_unit_vector>
 8007262:	1c02      	adds	r2, r0, #0
 8007264:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007266:	625a      	str	r2, [r3, #36]	; 0x24
  block->acceleration = limit_value_by_axis_maximum(settings.acceleration, unit_vec);
 8007268:	231c      	movs	r3, #28
 800726a:	18fa      	adds	r2, r7, r3
 800726c:	4b2c      	ldr	r3, [pc, #176]	; (8007320 <plan_buffer_line+0x3c8>)
 800726e:	0011      	movs	r1, r2
 8007270:	0018      	movs	r0, r3
 8007272:	f7ff fb21 	bl	80068b8 <limit_value_by_axis_maximum>
 8007276:	1c02      	adds	r2, r0, #0
 8007278:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800727a:	621a      	str	r2, [r3, #32]
  block->rapid_rate = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 800727c:	231c      	movs	r3, #28
 800727e:	18fa      	adds	r2, r7, r3
 8007280:	4b28      	ldr	r3, [pc, #160]	; (8007324 <plan_buffer_line+0x3cc>)
 8007282:	0011      	movs	r1, r2
 8007284:	0018      	movs	r0, r3
 8007286:	f7ff fb17 	bl	80068b8 <limit_value_by_axis_maximum>
 800728a:	1c02      	adds	r2, r0, #0
 800728c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800728e:	62da      	str	r2, [r3, #44]	; 0x2c

  // Store programmed rate.
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { block->programmed_rate = block->rapid_rate; }
 8007290:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007292:	7d5b      	ldrb	r3, [r3, #21]
 8007294:	001a      	movs	r2, r3
 8007296:	2301      	movs	r3, #1
 8007298:	4013      	ands	r3, r2
 800729a:	d004      	beq.n	80072a6 <plan_buffer_line+0x34e>
 800729c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800729e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072a2:	631a      	str	r2, [r3, #48]	; 0x30
 80072a4:	e015      	b.n	80072d2 <plan_buffer_line+0x37a>
  else { 
    block->programmed_rate = pl_data->feed_rate;
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072ac:	631a      	str	r2, [r3, #48]	; 0x30
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) { block->programmed_rate *= block->millimeters; }
 80072ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072b0:	7d5b      	ldrb	r3, [r3, #21]
 80072b2:	001a      	movs	r2, r3
 80072b4:	2308      	movs	r3, #8
 80072b6:	4013      	ands	r3, r2
 80072b8:	d00b      	beq.n	80072d2 <plan_buffer_line+0x37a>
 80072ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c2:	1c19      	adds	r1, r3, #0
 80072c4:	1c10      	adds	r0, r2, #0
 80072c6:	f7f9 fbe5 	bl	8000a94 <__aeabi_fmul>
 80072ca:	1c03      	adds	r3, r0, #0
 80072cc:	1c1a      	adds	r2, r3, #0
 80072ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072d0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  // TODO: Need to check this method handling zero junction speeds when starting from rest.
  if ((block_buffer_head == block_buffer_tail) || (block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 80072d2:	4b0d      	ldr	r3, [pc, #52]	; (8007308 <plan_buffer_line+0x3b0>)
 80072d4:	781a      	ldrb	r2, [r3, #0]
 80072d6:	4b14      	ldr	r3, [pc, #80]	; (8007328 <plan_buffer_line+0x3d0>)
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d005      	beq.n	80072ea <plan_buffer_line+0x392>
 80072de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072e0:	7d5b      	ldrb	r3, [r3, #21]
 80072e2:	001a      	movs	r2, r3
 80072e4:	2302      	movs	r3, #2
 80072e6:	4013      	ands	r3, r2
 80072e8:	d006      	beq.n	80072f8 <plan_buffer_line+0x3a0>

    // Initialize block entry speed as zero. Assume it will be starting from rest. Planner will correct this later.
    // If system motion, the system motion block always is assumed to start from rest and end at a complete stop.
    block->entry_speed_sqr = 0.0f;
 80072ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072ec:	2200      	movs	r2, #0
 80072ee:	619a      	str	r2, [r3, #24]
    block->max_junction_speed_sqr = 0.0f; // Starting from rest. Enforce start from zero velocity.
 80072f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072f2:	2200      	movs	r2, #0
 80072f4:	629a      	str	r2, [r3, #40]	; 0x28
 80072f6:	e0c5      	b.n	8007484 <plan_buffer_line+0x52c>
    // changed dynamically during operation nor can the line move geometry. This must be kept in
    // memory in the event of a feedrate override changing the nominal speeds of blocks, which can
    // change the overall maximum entry speed conditions of all blocks.

    float junction_unit_vec[N_AXIS];
    float junction_cos_theta = 0.0f;
 80072f8:	2300      	movs	r3, #0
 80072fa:	65fb      	str	r3, [r7, #92]	; 0x5c
    for (idx=0; idx<N_AXIS; idx++) {
 80072fc:	2363      	movs	r3, #99	; 0x63
 80072fe:	18fb      	adds	r3, r7, r3
 8007300:	2200      	movs	r2, #0
 8007302:	701a      	strb	r2, [r3, #0]
 8007304:	e04b      	b.n	800739e <plan_buffer_line+0x446>
 8007306:	46c0      	nop			; (mov r8, r8)
 8007308:	20000419 	.word	0x20000419
 800730c:	20000098 	.word	0x20000098
 8007310:	20000bdc 	.word	0x20000bdc
 8007314:	2000041c 	.word	0x2000041c
 8007318:	20000b44 	.word	0x20000b44
 800731c:	0800df74 	.word	0x0800df74
 8007320:	20000b64 	.word	0x20000b64
 8007324:	20000b54 	.word	0x20000b54
 8007328:	20000418 	.word	0x20000418
      junction_cos_theta -= pl.previous_unit_vec[idx]*unit_vec[idx];
 800732c:	2363      	movs	r3, #99	; 0x63
 800732e:	18fb      	adds	r3, r7, r3
 8007330:	781a      	ldrb	r2, [r3, #0]
 8007332:	4b71      	ldr	r3, [pc, #452]	; (80074f8 <plan_buffer_line+0x5a0>)
 8007334:	3204      	adds	r2, #4
 8007336:	0092      	lsls	r2, r2, #2
 8007338:	58d0      	ldr	r0, [r2, r3]
 800733a:	2363      	movs	r3, #99	; 0x63
 800733c:	18fb      	adds	r3, r7, r3
 800733e:	781a      	ldrb	r2, [r3, #0]
 8007340:	231c      	movs	r3, #28
 8007342:	18fb      	adds	r3, r7, r3
 8007344:	0092      	lsls	r2, r2, #2
 8007346:	58d3      	ldr	r3, [r2, r3]
 8007348:	1c19      	adds	r1, r3, #0
 800734a:	f7f9 fba3 	bl	8000a94 <__aeabi_fmul>
 800734e:	1c03      	adds	r3, r0, #0
 8007350:	1c19      	adds	r1, r3, #0
 8007352:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8007354:	f7f9 fcbe 	bl	8000cd4 <__aeabi_fsub>
 8007358:	1c03      	adds	r3, r0, #0
 800735a:	65fb      	str	r3, [r7, #92]	; 0x5c
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 800735c:	2363      	movs	r3, #99	; 0x63
 800735e:	18fb      	adds	r3, r7, r3
 8007360:	781c      	ldrb	r4, [r3, #0]
 8007362:	2363      	movs	r3, #99	; 0x63
 8007364:	18fb      	adds	r3, r7, r3
 8007366:	781a      	ldrb	r2, [r3, #0]
 8007368:	231c      	movs	r3, #28
 800736a:	18fb      	adds	r3, r7, r3
 800736c:	0092      	lsls	r2, r2, #2
 800736e:	58d0      	ldr	r0, [r2, r3]
 8007370:	2363      	movs	r3, #99	; 0x63
 8007372:	18fb      	adds	r3, r7, r3
 8007374:	781a      	ldrb	r2, [r3, #0]
 8007376:	4b60      	ldr	r3, [pc, #384]	; (80074f8 <plan_buffer_line+0x5a0>)
 8007378:	3204      	adds	r2, #4
 800737a:	0092      	lsls	r2, r2, #2
 800737c:	58d3      	ldr	r3, [r2, r3]
 800737e:	1c19      	adds	r1, r3, #0
 8007380:	f7f9 fca8 	bl	8000cd4 <__aeabi_fsub>
 8007384:	1c03      	adds	r3, r0, #0
 8007386:	1c19      	adds	r1, r3, #0
 8007388:	230c      	movs	r3, #12
 800738a:	18fb      	adds	r3, r7, r3
 800738c:	00a2      	lsls	r2, r4, #2
 800738e:	50d1      	str	r1, [r2, r3]
    for (idx=0; idx<N_AXIS; idx++) {
 8007390:	2363      	movs	r3, #99	; 0x63
 8007392:	18fb      	adds	r3, r7, r3
 8007394:	781a      	ldrb	r2, [r3, #0]
 8007396:	2363      	movs	r3, #99	; 0x63
 8007398:	18fb      	adds	r3, r7, r3
 800739a:	3201      	adds	r2, #1
 800739c:	701a      	strb	r2, [r3, #0]
 800739e:	2363      	movs	r3, #99	; 0x63
 80073a0:	18fb      	adds	r3, r7, r3
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	2b03      	cmp	r3, #3
 80073a6:	d9c1      	bls.n	800732c <plan_buffer_line+0x3d4>
    }

    // NOTE: Computed without any expensive trig, sin() or acos(), by trig half angle identity of cos(theta).
    if (junction_cos_theta > 0.999999f) {
 80073a8:	4954      	ldr	r1, [pc, #336]	; (80074fc <plan_buffer_line+0x5a4>)
 80073aa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80073ac:	f7f8 ffa6 	bl	80002fc <__aeabi_fcmpgt>
 80073b0:	1e03      	subs	r3, r0, #0
 80073b2:	d003      	beq.n	80073bc <plan_buffer_line+0x464>
      //  For a 0 degree acute junction, just set minimum junction speed.
      block->max_junction_speed_sqr = MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED;
 80073b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073b6:	2200      	movs	r2, #0
 80073b8:	629a      	str	r2, [r3, #40]	; 0x28
 80073ba:	e063      	b.n	8007484 <plan_buffer_line+0x52c>
    } else {
      if (junction_cos_theta < -0.999999f) {
 80073bc:	4950      	ldr	r1, [pc, #320]	; (8007500 <plan_buffer_line+0x5a8>)
 80073be:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80073c0:	f7f8 ff88 	bl	80002d4 <__aeabi_fcmplt>
 80073c4:	1e03      	subs	r3, r0, #0
 80073c6:	d003      	beq.n	80073d0 <plan_buffer_line+0x478>
        // Junction is a straight line or 180 degrees. Junction speed is infinite.
        block->max_junction_speed_sqr = SOME_LARGE_VALUE;
 80073c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073ca:	4a4e      	ldr	r2, [pc, #312]	; (8007504 <plan_buffer_line+0x5ac>)
 80073cc:	629a      	str	r2, [r3, #40]	; 0x28
 80073ce:	e059      	b.n	8007484 <plan_buffer_line+0x52c>
      } else {
        convert_delta_vector_to_unit_vector(junction_unit_vec);
 80073d0:	230c      	movs	r3, #12
 80073d2:	18fb      	adds	r3, r7, r3
 80073d4:	0018      	movs	r0, r3
 80073d6:	f7ff f9fd 	bl	80067d4 <convert_delta_vector_to_unit_vector>
        float junction_acceleration = limit_value_by_axis_maximum(settings.acceleration, junction_unit_vec);
 80073da:	230c      	movs	r3, #12
 80073dc:	18fa      	adds	r2, r7, r3
 80073de:	4b4a      	ldr	r3, [pc, #296]	; (8007508 <plan_buffer_line+0x5b0>)
 80073e0:	0011      	movs	r1, r2
 80073e2:	0018      	movs	r0, r3
 80073e4:	f7ff fa68 	bl	80068b8 <limit_value_by_axis_maximum>
 80073e8:	1c03      	adds	r3, r0, #0
 80073ea:	657b      	str	r3, [r7, #84]	; 0x54
        float sin_theta_d2 = sqrtf(0.5f*(1.0f-junction_cos_theta)); // Trig half angle identity. Always positive.
 80073ec:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80073ee:	20fe      	movs	r0, #254	; 0xfe
 80073f0:	0580      	lsls	r0, r0, #22
 80073f2:	f7f9 fc6f 	bl	8000cd4 <__aeabi_fsub>
 80073f6:	1c03      	adds	r3, r0, #0
 80073f8:	21fc      	movs	r1, #252	; 0xfc
 80073fa:	0589      	lsls	r1, r1, #22
 80073fc:	1c18      	adds	r0, r3, #0
 80073fe:	f7f9 fb49 	bl	8000a94 <__aeabi_fmul>
 8007402:	1c03      	adds	r3, r0, #0
 8007404:	1c18      	adds	r0, r3, #0
 8007406:	f005 fa75 	bl	800c8f4 <sqrtf>
 800740a:	1c03      	adds	r3, r0, #0
 800740c:	653b      	str	r3, [r7, #80]	; 0x50
        block->max_junction_speed_sqr = max( MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED,
 800740e:	4b3f      	ldr	r3, [pc, #252]	; (800750c <plan_buffer_line+0x5b4>)
 8007410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007412:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007414:	1c18      	adds	r0, r3, #0
 8007416:	f7f9 fb3d 	bl	8000a94 <__aeabi_fmul>
 800741a:	1c03      	adds	r3, r0, #0
 800741c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800741e:	1c18      	adds	r0, r3, #0
 8007420:	f7f9 fb38 	bl	8000a94 <__aeabi_fmul>
 8007424:	1c03      	adds	r3, r0, #0
 8007426:	1c1c      	adds	r4, r3, #0
 8007428:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800742a:	20fe      	movs	r0, #254	; 0xfe
 800742c:	0580      	lsls	r0, r0, #22
 800742e:	f7f9 fc51 	bl	8000cd4 <__aeabi_fsub>
 8007432:	1c03      	adds	r3, r0, #0
 8007434:	1c19      	adds	r1, r3, #0
 8007436:	1c20      	adds	r0, r4, #0
 8007438:	f7f9 f93c 	bl	80006b4 <__aeabi_fdiv>
 800743c:	1c03      	adds	r3, r0, #0
 800743e:	2100      	movs	r1, #0
 8007440:	1c18      	adds	r0, r3, #0
 8007442:	f7f8 ff47 	bl	80002d4 <__aeabi_fcmplt>
 8007446:	1e03      	subs	r3, r0, #0
 8007448:	d001      	beq.n	800744e <plan_buffer_line+0x4f6>
 800744a:	2200      	movs	r2, #0
 800744c:	e018      	b.n	8007480 <plan_buffer_line+0x528>
 800744e:	4b2f      	ldr	r3, [pc, #188]	; (800750c <plan_buffer_line+0x5b4>)
 8007450:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007452:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007454:	1c18      	adds	r0, r3, #0
 8007456:	f7f9 fb1d 	bl	8000a94 <__aeabi_fmul>
 800745a:	1c03      	adds	r3, r0, #0
 800745c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800745e:	1c18      	adds	r0, r3, #0
 8007460:	f7f9 fb18 	bl	8000a94 <__aeabi_fmul>
 8007464:	1c03      	adds	r3, r0, #0
 8007466:	1c1c      	adds	r4, r3, #0
 8007468:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800746a:	20fe      	movs	r0, #254	; 0xfe
 800746c:	0580      	lsls	r0, r0, #22
 800746e:	f7f9 fc31 	bl	8000cd4 <__aeabi_fsub>
 8007472:	1c03      	adds	r3, r0, #0
 8007474:	1c19      	adds	r1, r3, #0
 8007476:	1c20      	adds	r0, r4, #0
 8007478:	f7f9 f91c 	bl	80006b4 <__aeabi_fdiv>
 800747c:	1c03      	adds	r3, r0, #0
 800747e:	1c1a      	adds	r2, r3, #0
 8007480:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007482:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }

  // Block system motion from updating this data to ensure next g-code motion is computed correctly.
  if (!(block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8007484:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007486:	7d5b      	ldrb	r3, [r3, #21]
 8007488:	001a      	movs	r2, r3
 800748a:	2302      	movs	r3, #2
 800748c:	4013      	ands	r3, r2
 800748e:	d12d      	bne.n	80074ec <plan_buffer_line+0x594>
    float nominal_speed = plan_compute_profile_nominal_speed(block);
 8007490:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007492:	0018      	movs	r0, r3
 8007494:	f7ff fc96 	bl	8006dc4 <plan_compute_profile_nominal_speed>
 8007498:	1c03      	adds	r3, r0, #0
 800749a:	64fb      	str	r3, [r7, #76]	; 0x4c
    plan_compute_profile_parameters(block, nominal_speed, pl.previous_nominal_speed);
 800749c:	4b16      	ldr	r3, [pc, #88]	; (80074f8 <plan_buffer_line+0x5a0>)
 800749e:	6a1a      	ldr	r2, [r3, #32]
 80074a0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80074a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074a4:	0018      	movs	r0, r3
 80074a6:	f7ff fce1 	bl	8006e6c <plan_compute_profile_parameters>
    pl.previous_nominal_speed = nominal_speed;
 80074aa:	4b13      	ldr	r3, [pc, #76]	; (80074f8 <plan_buffer_line+0x5a0>)
 80074ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074ae:	621a      	str	r2, [r3, #32]

    // Update previous path unit_vector and planner position.
    memcpy(pl.previous_unit_vec, unit_vec, sizeof(unit_vec)); // pl.previous_unit_vec[] = unit_vec[]
 80074b0:	4b11      	ldr	r3, [pc, #68]	; (80074f8 <plan_buffer_line+0x5a0>)
 80074b2:	221c      	movs	r2, #28
 80074b4:	18ba      	adds	r2, r7, r2
 80074b6:	3310      	adds	r3, #16
 80074b8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80074ba:	c313      	stmia	r3!, {r0, r1, r4}
 80074bc:	6812      	ldr	r2, [r2, #0]
 80074be:	601a      	str	r2, [r3, #0]
    memcpy(pl.position, target_steps, sizeof(target_steps)); // pl.position[] = target_steps[]
 80074c0:	4b0d      	ldr	r3, [pc, #52]	; (80074f8 <plan_buffer_line+0x5a0>)
 80074c2:	223c      	movs	r2, #60	; 0x3c
 80074c4:	18ba      	adds	r2, r7, r2
 80074c6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80074c8:	c313      	stmia	r3!, {r0, r1, r4}
 80074ca:	6812      	ldr	r2, [r2, #0]
 80074cc:	601a      	str	r2, [r3, #0]

    // New block is all set. Update buffer head and next buffer head indices.
    block_buffer_head = next_buffer_head;
 80074ce:	4b10      	ldr	r3, [pc, #64]	; (8007510 <plan_buffer_line+0x5b8>)
 80074d0:	781a      	ldrb	r2, [r3, #0]
 80074d2:	4b10      	ldr	r3, [pc, #64]	; (8007514 <plan_buffer_line+0x5bc>)
 80074d4:	701a      	strb	r2, [r3, #0]
    next_buffer_head = plan_next_block_index(block_buffer_head);
 80074d6:	4b0f      	ldr	r3, [pc, #60]	; (8007514 <plan_buffer_line+0x5bc>)
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	0018      	movs	r0, r3
 80074dc:	f7ff fa4a 	bl	8006974 <plan_next_block_index>
 80074e0:	0003      	movs	r3, r0
 80074e2:	001a      	movs	r2, r3
 80074e4:	4b0a      	ldr	r3, [pc, #40]	; (8007510 <plan_buffer_line+0x5b8>)
 80074e6:	701a      	strb	r2, [r3, #0]

    // Finish up by recalculating the plan with the new block.
    planner_recalculate();
 80074e8:	f7ff fa74 	bl	80069d4 <planner_recalculate>
  }
  return(PLAN_OK);
 80074ec:	2301      	movs	r3, #1
}
 80074ee:	0018      	movs	r0, r3
 80074f0:	46bd      	mov	sp, r7
 80074f2:	b01b      	add	sp, #108	; 0x6c
 80074f4:	bd90      	pop	{r4, r7, pc}
 80074f6:	46c0      	nop			; (mov r8, r8)
 80074f8:	2000041c 	.word	0x2000041c
 80074fc:	3f7fffef 	.word	0x3f7fffef
 8007500:	bf7fffef 	.word	0xbf7fffef
 8007504:	7f7fffff 	.word	0x7f7fffff
 8007508:	20000b64 	.word	0x20000b64
 800750c:	20000b44 	.word	0x20000b44
 8007510:	2000041a 	.word	0x2000041a
 8007514:	20000419 	.word	0x20000419

08007518 <plan_sync_position>:


// Reset the planner position vectors. Called by the system abort/initialization routine.
void plan_sync_position()
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
  // TODO: For motor configurations not in the same coordinate frame as the machine position,
  // this function needs to be updated to accomodate the difference.
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800751e:	1dfb      	adds	r3, r7, #7
 8007520:	2200      	movs	r2, #0
 8007522:	701a      	strb	r2, [r3, #0]
 8007524:	e026      	b.n	8007574 <plan_sync_position+0x5c>
    #ifdef COREXY
      if (idx==X_AXIS) {
 8007526:	1dfb      	adds	r3, r7, #7
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d107      	bne.n	800753e <plan_sync_position+0x26>
        pl.position[X_AXIS] = system_convert_corexy_to_x_axis_steps(sys_position);
 800752e:	4b15      	ldr	r3, [pc, #84]	; (8007584 <plan_sync_position+0x6c>)
 8007530:	0018      	movs	r0, r3
 8007532:	f004 fcb5 	bl	800bea0 <system_convert_corexy_to_x_axis_steps>
 8007536:	0002      	movs	r2, r0
 8007538:	4b13      	ldr	r3, [pc, #76]	; (8007588 <plan_sync_position+0x70>)
 800753a:	601a      	str	r2, [r3, #0]
 800753c:	e015      	b.n	800756a <plan_sync_position+0x52>
      } else if (idx==Y_AXIS) {
 800753e:	1dfb      	adds	r3, r7, #7
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	2b01      	cmp	r3, #1
 8007544:	d107      	bne.n	8007556 <plan_sync_position+0x3e>
        pl.position[Y_AXIS] = system_convert_corexy_to_y_axis_steps(sys_position);
 8007546:	4b0f      	ldr	r3, [pc, #60]	; (8007584 <plan_sync_position+0x6c>)
 8007548:	0018      	movs	r0, r3
 800754a:	f004 fcbb 	bl	800bec4 <system_convert_corexy_to_y_axis_steps>
 800754e:	0002      	movs	r2, r0
 8007550:	4b0d      	ldr	r3, [pc, #52]	; (8007588 <plan_sync_position+0x70>)
 8007552:	605a      	str	r2, [r3, #4]
 8007554:	e009      	b.n	800756a <plan_sync_position+0x52>
      } else {
        pl.position[idx] = sys_position[idx];
 8007556:	1dfb      	adds	r3, r7, #7
 8007558:	781a      	ldrb	r2, [r3, #0]
 800755a:	1dfb      	adds	r3, r7, #7
 800755c:	7819      	ldrb	r1, [r3, #0]
 800755e:	4b09      	ldr	r3, [pc, #36]	; (8007584 <plan_sync_position+0x6c>)
 8007560:	0089      	lsls	r1, r1, #2
 8007562:	58c9      	ldr	r1, [r1, r3]
 8007564:	4b08      	ldr	r3, [pc, #32]	; (8007588 <plan_sync_position+0x70>)
 8007566:	0092      	lsls	r2, r2, #2
 8007568:	50d1      	str	r1, [r2, r3]
  for (idx=0; idx<N_AXIS; idx++) {
 800756a:	1dfb      	adds	r3, r7, #7
 800756c:	781a      	ldrb	r2, [r3, #0]
 800756e:	1dfb      	adds	r3, r7, #7
 8007570:	3201      	adds	r2, #1
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	1dfb      	adds	r3, r7, #7
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	2b03      	cmp	r3, #3
 800757a:	d9d4      	bls.n	8007526 <plan_sync_position+0xe>
      }
    #else
      pl.position[idx] = sys_position[idx];
    #endif
  }
}
 800757c:	46c0      	nop			; (mov r8, r8)
 800757e:	46bd      	mov	sp, r7
 8007580:	b002      	add	sp, #8
 8007582:	bd80      	pop	{r7, pc}
 8007584:	20000bdc 	.word	0x20000bdc
 8007588:	2000041c 	.word	0x2000041c

0800758c <plan_get_block_buffer_available>:


// Returns the number of available blocks are in the planner buffer.
uint8_t plan_get_block_buffer_available()
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
  if (block_buffer_head >= block_buffer_tail) { return((BLOCK_BUFFER_SIZE-1)-(block_buffer_head-block_buffer_tail)); }
 8007590:	4b0c      	ldr	r3, [pc, #48]	; (80075c4 <plan_get_block_buffer_available+0x38>)
 8007592:	781a      	ldrb	r2, [r3, #0]
 8007594:	4b0c      	ldr	r3, [pc, #48]	; (80075c8 <plan_get_block_buffer_available+0x3c>)
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	429a      	cmp	r2, r3
 800759a:	d308      	bcc.n	80075ae <plan_get_block_buffer_available+0x22>
 800759c:	4b0a      	ldr	r3, [pc, #40]	; (80075c8 <plan_get_block_buffer_available+0x3c>)
 800759e:	781a      	ldrb	r2, [r3, #0]
 80075a0:	4b08      	ldr	r3, [pc, #32]	; (80075c4 <plan_get_block_buffer_available+0x38>)
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	330f      	adds	r3, #15
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	e007      	b.n	80075be <plan_get_block_buffer_available+0x32>
  return((block_buffer_tail-block_buffer_head-1));
 80075ae:	4b06      	ldr	r3, [pc, #24]	; (80075c8 <plan_get_block_buffer_available+0x3c>)
 80075b0:	781a      	ldrb	r2, [r3, #0]
 80075b2:	4b04      	ldr	r3, [pc, #16]	; (80075c4 <plan_get_block_buffer_available+0x38>)
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	3b01      	subs	r3, #1
 80075bc:	b2db      	uxtb	r3, r3
}
 80075be:	0018      	movs	r0, r3
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	20000419 	.word	0x20000419
 80075c8:	20000418 	.word	0x20000418

080075cc <plan_cycle_reinitialize>:


// Re-initialize buffer plan with a partially completed block, assumed to exist at the buffer tail.
// Called after a steppers have come to a complete stop for a feed hold and the cycle is stopped.
void plan_cycle_reinitialize()
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	af00      	add	r7, sp, #0
  // Re-plan from a complete stop. Reset planner entry speeds and buffer planned pointer.
  st_update_plan_block_parameters();
 80075d0:	f003 fa1c 	bl	800aa0c <st_update_plan_block_parameters>
  block_buffer_planned = block_buffer_tail;
 80075d4:	4b04      	ldr	r3, [pc, #16]	; (80075e8 <plan_cycle_reinitialize+0x1c>)
 80075d6:	781a      	ldrb	r2, [r3, #0]
 80075d8:	4b04      	ldr	r3, [pc, #16]	; (80075ec <plan_cycle_reinitialize+0x20>)
 80075da:	701a      	strb	r2, [r3, #0]
  planner_recalculate();
 80075dc:	f7ff f9fa 	bl	80069d4 <planner_recalculate>
}
 80075e0:	46c0      	nop			; (mov r8, r8)
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	46c0      	nop			; (mov r8, r8)
 80075e8:	20000418 	.word	0x20000418
 80075ec:	2000041b 	.word	0x2000041b

080075f0 <printString>:

#include "grbl.h"


void printString(const char *s)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  while (*s)
 80075f8:	e006      	b.n	8007608 <printString+0x18>
    serial_write(*s++);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	1c5a      	adds	r2, r3, #1
 80075fe:	607a      	str	r2, [r7, #4]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	0018      	movs	r0, r3
 8007604:	f001 fea8 	bl	8009358 <serial_write>
  while (*s)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d1f4      	bne.n	80075fa <printString+0xa>
}
 8007610:	46c0      	nop			; (mov r8, r8)
 8007612:	46bd      	mov	sp, r7
 8007614:	b002      	add	sp, #8
 8007616:	bd80      	pop	{r7, pc}

08007618 <print_uint8_base10>:
// }


// Prints an uint8 variable in base 10.
void print_uint8_base10(uint8_t n)
{
 8007618:	b590      	push	{r4, r7, lr}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	0002      	movs	r2, r0
 8007620:	1dfb      	adds	r3, r7, #7
 8007622:	701a      	strb	r2, [r3, #0]
  uint8_t digit_a = 0;
 8007624:	230f      	movs	r3, #15
 8007626:	18fb      	adds	r3, r7, r3
 8007628:	2200      	movs	r2, #0
 800762a:	701a      	strb	r2, [r3, #0]
  uint8_t digit_b = 0;
 800762c:	230e      	movs	r3, #14
 800762e:	18fb      	adds	r3, r7, r3
 8007630:	2200      	movs	r2, #0
 8007632:	701a      	strb	r2, [r3, #0]
  if (n >= 100) { // 100-255
 8007634:	1dfb      	adds	r3, r7, #7
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	2b63      	cmp	r3, #99	; 0x63
 800763a:	d914      	bls.n	8007666 <print_uint8_base10+0x4e>
    digit_a = '0' + n % 10;
 800763c:	1dfb      	adds	r3, r7, #7
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	210a      	movs	r1, #10
 8007642:	0018      	movs	r0, r3
 8007644:	f7f8 fdf0 	bl	8000228 <__aeabi_uidivmod>
 8007648:	000b      	movs	r3, r1
 800764a:	b2da      	uxtb	r2, r3
 800764c:	230f      	movs	r3, #15
 800764e:	18fb      	adds	r3, r7, r3
 8007650:	3230      	adds	r2, #48	; 0x30
 8007652:	701a      	strb	r2, [r3, #0]
    n /= 10;
 8007654:	1dfc      	adds	r4, r7, #7
 8007656:	1dfb      	adds	r3, r7, #7
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	210a      	movs	r1, #10
 800765c:	0018      	movs	r0, r3
 800765e:	f7f8 fd5d 	bl	800011c <__udivsi3>
 8007662:	0003      	movs	r3, r0
 8007664:	7023      	strb	r3, [r4, #0]
  }
  if (n >= 10) { // 10-99
 8007666:	1dfb      	adds	r3, r7, #7
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	2b09      	cmp	r3, #9
 800766c:	d914      	bls.n	8007698 <print_uint8_base10+0x80>
    digit_b = '0' + n % 10;
 800766e:	1dfb      	adds	r3, r7, #7
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	210a      	movs	r1, #10
 8007674:	0018      	movs	r0, r3
 8007676:	f7f8 fdd7 	bl	8000228 <__aeabi_uidivmod>
 800767a:	000b      	movs	r3, r1
 800767c:	b2da      	uxtb	r2, r3
 800767e:	230e      	movs	r3, #14
 8007680:	18fb      	adds	r3, r7, r3
 8007682:	3230      	adds	r2, #48	; 0x30
 8007684:	701a      	strb	r2, [r3, #0]
    n /= 10;
 8007686:	1dfc      	adds	r4, r7, #7
 8007688:	1dfb      	adds	r3, r7, #7
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	210a      	movs	r1, #10
 800768e:	0018      	movs	r0, r3
 8007690:	f7f8 fd44 	bl	800011c <__udivsi3>
 8007694:	0003      	movs	r3, r0
 8007696:	7023      	strb	r3, [r4, #0]
  }
  serial_write('0' + n);
 8007698:	1dfb      	adds	r3, r7, #7
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	3330      	adds	r3, #48	; 0x30
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	0018      	movs	r0, r3
 80076a2:	f001 fe59 	bl	8009358 <serial_write>
  if (digit_b) { serial_write(digit_b); }
 80076a6:	230e      	movs	r3, #14
 80076a8:	18fb      	adds	r3, r7, r3
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d005      	beq.n	80076bc <print_uint8_base10+0xa4>
 80076b0:	230e      	movs	r3, #14
 80076b2:	18fb      	adds	r3, r7, r3
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	0018      	movs	r0, r3
 80076b8:	f001 fe4e 	bl	8009358 <serial_write>
  if (digit_a) { serial_write(digit_a); }
 80076bc:	230f      	movs	r3, #15
 80076be:	18fb      	adds	r3, r7, r3
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d005      	beq.n	80076d2 <print_uint8_base10+0xba>
 80076c6:	230f      	movs	r3, #15
 80076c8:	18fb      	adds	r3, r7, r3
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	0018      	movs	r0, r3
 80076ce:	f001 fe43 	bl	8009358 <serial_write>
}
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	46bd      	mov	sp, r7
 80076d6:	b005      	add	sp, #20
 80076d8:	bd90      	pop	{r4, r7, pc}
	...

080076dc <printFloat>:
// more digits than a float. Number of decimal places, which are tracked by a counter,
// may be set by the user. The integer is then efficiently converted to a string.
// NOTE: AVR '%' and '/' integer operations are very efficient. Bitshifting speed-up
// techniques are actually just slightly slower. Found this out the hard way.
void printFloat(float n, uint8_t decimal_places)
{
 80076dc:	b590      	push	{r4, r7, lr}
 80076de:	b089      	sub	sp, #36	; 0x24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	000a      	movs	r2, r1
 80076e6:	1cfb      	adds	r3, r7, #3
 80076e8:	701a      	strb	r2, [r3, #0]
  if (n < 0) {
 80076ea:	2100      	movs	r1, #0
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f7f8 fdf1 	bl	80002d4 <__aeabi_fcmplt>
 80076f2:	1e03      	subs	r3, r0, #0
 80076f4:	d007      	beq.n	8007706 <printFloat+0x2a>
    serial_write('-');
 80076f6:	202d      	movs	r0, #45	; 0x2d
 80076f8:	f001 fe2e 	bl	8009358 <serial_write>
    n = -n;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2280      	movs	r2, #128	; 0x80
 8007700:	0612      	lsls	r2, r2, #24
 8007702:	4053      	eors	r3, r2
 8007704:	607b      	str	r3, [r7, #4]
  }

  uint8_t decimals = decimal_places;
 8007706:	231f      	movs	r3, #31
 8007708:	18fb      	adds	r3, r7, r3
 800770a:	1cfa      	adds	r2, r7, #3
 800770c:	7812      	ldrb	r2, [r2, #0]
 800770e:	701a      	strb	r2, [r3, #0]
  while (decimals >= 2) { // Quickly convert values expected to be E0 to E-4.
 8007710:	e00c      	b.n	800772c <printFloat+0x50>
    n *= 100;
 8007712:	494c      	ldr	r1, [pc, #304]	; (8007844 <printFloat+0x168>)
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f7f9 f9bd 	bl	8000a94 <__aeabi_fmul>
 800771a:	1c03      	adds	r3, r0, #0
 800771c:	607b      	str	r3, [r7, #4]
    decimals -= 2;
 800771e:	231f      	movs	r3, #31
 8007720:	18fb      	adds	r3, r7, r3
 8007722:	221f      	movs	r2, #31
 8007724:	18ba      	adds	r2, r7, r2
 8007726:	7812      	ldrb	r2, [r2, #0]
 8007728:	3a02      	subs	r2, #2
 800772a:	701a      	strb	r2, [r3, #0]
  while (decimals >= 2) { // Quickly convert values expected to be E0 to E-4.
 800772c:	231f      	movs	r3, #31
 800772e:	18fb      	adds	r3, r7, r3
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d8ed      	bhi.n	8007712 <printFloat+0x36>
  }
  if (decimals) { n *= 10; }
 8007736:	231f      	movs	r3, #31
 8007738:	18fb      	adds	r3, r7, r3
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d005      	beq.n	800774c <printFloat+0x70>
 8007740:	4941      	ldr	r1, [pc, #260]	; (8007848 <printFloat+0x16c>)
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7f9 f9a6 	bl	8000a94 <__aeabi_fmul>
 8007748:	1c03      	adds	r3, r0, #0
 800774a:	607b      	str	r3, [r7, #4]
  n += 0.5; // Add rounding factor. Ensures carryover through entire value.
 800774c:	21fc      	movs	r1, #252	; 0xfc
 800774e:	0589      	lsls	r1, r1, #22
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7f8 fe1d 	bl	8000390 <__aeabi_fadd>
 8007756:	1c03      	adds	r3, r0, #0
 8007758:	607b      	str	r3, [r7, #4]

  // Generate digits backwards and store in string.
  unsigned char buf[13];
  uint8_t i = 0;
 800775a:	231e      	movs	r3, #30
 800775c:	18fb      	adds	r3, r7, r3
 800775e:	2200      	movs	r2, #0
 8007760:	701a      	strb	r2, [r3, #0]
  uint32_t a = (long)n;
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7f9 fc6a 	bl	800103c <__aeabi_f2iz>
 8007768:	0003      	movs	r3, r0
 800776a:	61bb      	str	r3, [r7, #24]
  while(a > 0) {
 800776c:	e01a      	b.n	80077a4 <printFloat+0xc8>
    buf[i++] = (a % 10) + '0'; // Get digit
 800776e:	231e      	movs	r3, #30
 8007770:	18fb      	adds	r3, r7, r3
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	221e      	movs	r2, #30
 8007776:	18ba      	adds	r2, r7, r2
 8007778:	1c59      	adds	r1, r3, #1
 800777a:	7011      	strb	r1, [r2, #0]
 800777c:	001c      	movs	r4, r3
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	210a      	movs	r1, #10
 8007782:	0018      	movs	r0, r3
 8007784:	f7f8 fd50 	bl	8000228 <__aeabi_uidivmod>
 8007788:	000b      	movs	r3, r1
 800778a:	b2db      	uxtb	r3, r3
 800778c:	3330      	adds	r3, #48	; 0x30
 800778e:	b2da      	uxtb	r2, r3
 8007790:	2308      	movs	r3, #8
 8007792:	18fb      	adds	r3, r7, r3
 8007794:	551a      	strb	r2, [r3, r4]
    a /= 10;
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	210a      	movs	r1, #10
 800779a:	0018      	movs	r0, r3
 800779c:	f7f8 fcbe 	bl	800011c <__udivsi3>
 80077a0:	0003      	movs	r3, r0
 80077a2:	61bb      	str	r3, [r7, #24]
  while(a > 0) {
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1e1      	bne.n	800776e <printFloat+0x92>
  }
  while (i < decimal_places) {
 80077aa:	e00b      	b.n	80077c4 <printFloat+0xe8>
     buf[i++] = '0'; // Fill in zeros to decimal point for (n < 1)
 80077ac:	231e      	movs	r3, #30
 80077ae:	18fb      	adds	r3, r7, r3
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	221e      	movs	r2, #30
 80077b4:	18ba      	adds	r2, r7, r2
 80077b6:	1c59      	adds	r1, r3, #1
 80077b8:	7011      	strb	r1, [r2, #0]
 80077ba:	001a      	movs	r2, r3
 80077bc:	2308      	movs	r3, #8
 80077be:	18fb      	adds	r3, r7, r3
 80077c0:	2130      	movs	r1, #48	; 0x30
 80077c2:	5499      	strb	r1, [r3, r2]
  while (i < decimal_places) {
 80077c4:	231e      	movs	r3, #30
 80077c6:	18fa      	adds	r2, r7, r3
 80077c8:	1cfb      	adds	r3, r7, #3
 80077ca:	7812      	ldrb	r2, [r2, #0]
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d3ec      	bcc.n	80077ac <printFloat+0xd0>
  }
  if (i == decimal_places) { // Fill in leading zero, if needed.
 80077d2:	231e      	movs	r3, #30
 80077d4:	18fa      	adds	r2, r7, r3
 80077d6:	1cfb      	adds	r3, r7, #3
 80077d8:	7812      	ldrb	r2, [r2, #0]
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d127      	bne.n	8007830 <printFloat+0x154>
    buf[i++] = '0';
 80077e0:	231e      	movs	r3, #30
 80077e2:	18fb      	adds	r3, r7, r3
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	221e      	movs	r2, #30
 80077e8:	18ba      	adds	r2, r7, r2
 80077ea:	1c59      	adds	r1, r3, #1
 80077ec:	7011      	strb	r1, [r2, #0]
 80077ee:	001a      	movs	r2, r3
 80077f0:	2308      	movs	r3, #8
 80077f2:	18fb      	adds	r3, r7, r3
 80077f4:	2130      	movs	r1, #48	; 0x30
 80077f6:	5499      	strb	r1, [r3, r2]
  }

  // Print the generated string.
  for (; i > 0; i--) {
 80077f8:	e01a      	b.n	8007830 <printFloat+0x154>
    if (i == decimal_places) { serial_write('.'); } // Insert decimal point in right place.
 80077fa:	231e      	movs	r3, #30
 80077fc:	18fa      	adds	r2, r7, r3
 80077fe:	1cfb      	adds	r3, r7, #3
 8007800:	7812      	ldrb	r2, [r2, #0]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	429a      	cmp	r2, r3
 8007806:	d102      	bne.n	800780e <printFloat+0x132>
 8007808:	202e      	movs	r0, #46	; 0x2e
 800780a:	f001 fda5 	bl	8009358 <serial_write>
    serial_write(buf[i-1]);
 800780e:	231e      	movs	r3, #30
 8007810:	18fb      	adds	r3, r7, r3
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	3b01      	subs	r3, #1
 8007816:	2208      	movs	r2, #8
 8007818:	18ba      	adds	r2, r7, r2
 800781a:	5cd3      	ldrb	r3, [r2, r3]
 800781c:	0018      	movs	r0, r3
 800781e:	f001 fd9b 	bl	8009358 <serial_write>
  for (; i > 0; i--) {
 8007822:	231e      	movs	r3, #30
 8007824:	18fb      	adds	r3, r7, r3
 8007826:	781a      	ldrb	r2, [r3, #0]
 8007828:	231e      	movs	r3, #30
 800782a:	18fb      	adds	r3, r7, r3
 800782c:	3a01      	subs	r2, #1
 800782e:	701a      	strb	r2, [r3, #0]
 8007830:	231e      	movs	r3, #30
 8007832:	18fb      	adds	r3, r7, r3
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1df      	bne.n	80077fa <printFloat+0x11e>
  }
}
 800783a:	46c0      	nop			; (mov r8, r8)
 800783c:	46bd      	mov	sp, r7
 800783e:	b009      	add	sp, #36	; 0x24
 8007840:	bd90      	pop	{r4, r7, pc}
 8007842:	46c0      	nop			; (mov r8, r8)
 8007844:	42c80000 	.word	0x42c80000
 8007848:	41200000 	.word	0x41200000

0800784c <printFloat_CoordValue>:

// Floating value printing handlers for special variables types used in Grbl and are defined
// in the config.h.
//  - CoordValue: Handles all position or coordinate values in inches or mm reporting.
//  - RateValue: Handles feed rate and current velocity in inches or mm reporting.
void printFloat_CoordValue(float n) {
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  if (bit_istrue(settings.flags,BITFLAG_REPORT_INCHES)) {
 8007854:	4b0c      	ldr	r3, [pc, #48]	; (8007888 <printFloat_CoordValue+0x3c>)
 8007856:	2258      	movs	r2, #88	; 0x58
 8007858:	5c9b      	ldrb	r3, [r3, r2]
 800785a:	001a      	movs	r2, r3
 800785c:	2301      	movs	r3, #1
 800785e:	4013      	ands	r3, r2
 8007860:	d009      	beq.n	8007876 <printFloat_CoordValue+0x2a>
    printFloat(n*INCH_PER_MM,N_DECIMAL_COORDVALUE_INCH);
 8007862:	490a      	ldr	r1, [pc, #40]	; (800788c <printFloat_CoordValue+0x40>)
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f7f9 f915 	bl	8000a94 <__aeabi_fmul>
 800786a:	1c03      	adds	r3, r0, #0
 800786c:	2104      	movs	r1, #4
 800786e:	1c18      	adds	r0, r3, #0
 8007870:	f7ff ff34 	bl	80076dc <printFloat>
  } else {
    printFloat(n,N_DECIMAL_COORDVALUE_MM);
  }
}
 8007874:	e004      	b.n	8007880 <printFloat_CoordValue+0x34>
    printFloat(n,N_DECIMAL_COORDVALUE_MM);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2103      	movs	r1, #3
 800787a:	1c18      	adds	r0, r3, #0
 800787c:	f7ff ff2e 	bl	80076dc <printFloat>
}
 8007880:	46c0      	nop			; (mov r8, r8)
 8007882:	46bd      	mov	sp, r7
 8007884:	b002      	add	sp, #8
 8007886:	bd80      	pop	{r7, pc}
 8007888:	20000b44 	.word	0x20000b44
 800788c:	3d21428b 	.word	0x3d21428b

08007890 <printFloat_RateValue>:

void printFloat_RateValue(float n) {
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  if (bit_istrue(settings.flags,BITFLAG_REPORT_INCHES)) {
 8007898:	4b0c      	ldr	r3, [pc, #48]	; (80078cc <printFloat_RateValue+0x3c>)
 800789a:	2258      	movs	r2, #88	; 0x58
 800789c:	5c9b      	ldrb	r3, [r3, r2]
 800789e:	001a      	movs	r2, r3
 80078a0:	2301      	movs	r3, #1
 80078a2:	4013      	ands	r3, r2
 80078a4:	d009      	beq.n	80078ba <printFloat_RateValue+0x2a>
    printFloat(n*INCH_PER_MM,N_DECIMAL_RATEVALUE_INCH);
 80078a6:	490a      	ldr	r1, [pc, #40]	; (80078d0 <printFloat_RateValue+0x40>)
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f7f9 f8f3 	bl	8000a94 <__aeabi_fmul>
 80078ae:	1c03      	adds	r3, r0, #0
 80078b0:	2101      	movs	r1, #1
 80078b2:	1c18      	adds	r0, r3, #0
 80078b4:	f7ff ff12 	bl	80076dc <printFloat>
  } else {
    printFloat(n,N_DECIMAL_RATEVALUE_MM);
  }
}
 80078b8:	e004      	b.n	80078c4 <printFloat_RateValue+0x34>
    printFloat(n,N_DECIMAL_RATEVALUE_MM);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2100      	movs	r1, #0
 80078be:	1c18      	adds	r0, r3, #0
 80078c0:	f7ff ff0c 	bl	80076dc <printFloat>
}
 80078c4:	46c0      	nop			; (mov r8, r8)
 80078c6:	46bd      	mov	sp, r7
 80078c8:	b002      	add	sp, #8
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	20000b44 	.word	0x20000b44
 80078d0:	3d21428b 	.word	0x3d21428b

080078d4 <probe_init>:
uint8_t probe_invert_mask;


// Probe pin initialization routine.
void probe_init()
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
	GPIO_InitStructure.GPIO_Pin = PROBE_MASK;
	GPIO_Init(PROBE_PORT, &GPIO_InitStructure);
#endif
#ifdef STM32F0DISCOVERY
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_PROBE_PORT, ENABLE);
 80078da:	2380      	movs	r3, #128	; 0x80
 80078dc:	029b      	lsls	r3, r3, #10
 80078de:	2101      	movs	r1, #1
 80078e0:	0018      	movs	r0, r3
 80078e2:	f7fb fbaf 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80078e6:	003b      	movs	r3, r7
 80078e8:	2203      	movs	r2, #3
 80078ea:	715a      	strb	r2, [r3, #5]
#ifdef DISABLE_PROBE_PIN_PULL_UP
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
#else
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80078ec:	003b      	movs	r3, r7
 80078ee:	2200      	movs	r2, #0
 80078f0:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80078f2:	003b      	movs	r3, r7
 80078f4:	2201      	movs	r2, #1
 80078f6:	71da      	strb	r2, [r3, #7]
#endif
	GPIO_InitStructure.GPIO_Pin = PROBE_MASK;
 80078f8:	003b      	movs	r3, r7
 80078fa:	2280      	movs	r2, #128	; 0x80
 80078fc:	0212      	lsls	r2, r2, #8
 80078fe:	601a      	str	r2, [r3, #0]
	GPIO_Init(PROBE_PORT, &GPIO_InitStructure);
 8007900:	003a      	movs	r2, r7
 8007902:	2390      	movs	r3, #144	; 0x90
 8007904:	05db      	lsls	r3, r3, #23
 8007906:	0011      	movs	r1, r2
 8007908:	0018      	movs	r0, r3
 800790a:	f7fb f873 	bl	80029f4 <GPIO_Init>
#endif
  probe_configure_invert_mask(false); // Initialize invert mask.
 800790e:	2000      	movs	r0, #0
 8007910:	f000 f804 	bl	800791c <probe_configure_invert_mask>
}
 8007914:	46c0      	nop			; (mov r8, r8)
 8007916:	46bd      	mov	sp, r7
 8007918:	b002      	add	sp, #8
 800791a:	bd80      	pop	{r7, pc}

0800791c <probe_configure_invert_mask>:

// Called by probe_init() and the mc_probe() routines. Sets up the probe pin invert mask to
// appropriately set the pin logic according to setting for normal-high/normal-low operation
// and the probing cycle modes for toward-workpiece/away-from-workpiece.
void probe_configure_invert_mask(uint8_t is_probe_away)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	0002      	movs	r2, r0
 8007924:	1dfb      	adds	r3, r7, #7
 8007926:	701a      	strb	r2, [r3, #0]
  probe_invert_mask = 0; // Initialize as zero.
 8007928:	4b0c      	ldr	r3, [pc, #48]	; (800795c <probe_configure_invert_mask+0x40>)
 800792a:	2200      	movs	r2, #0
 800792c:	701a      	strb	r2, [r3, #0]
  if (bit_isfalse(settings.flags,BITFLAG_INVERT_PROBE_PIN)) { probe_invert_mask ^= PROBE_MASK; }
 800792e:	4b0c      	ldr	r3, [pc, #48]	; (8007960 <probe_configure_invert_mask+0x44>)
 8007930:	2258      	movs	r2, #88	; 0x58
 8007932:	5c9b      	ldrb	r3, [r3, r2]
 8007934:	b25b      	sxtb	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	db03      	blt.n	8007942 <probe_configure_invert_mask+0x26>
 800793a:	4b08      	ldr	r3, [pc, #32]	; (800795c <probe_configure_invert_mask+0x40>)
 800793c:	781a      	ldrb	r2, [r3, #0]
 800793e:	4b07      	ldr	r3, [pc, #28]	; (800795c <probe_configure_invert_mask+0x40>)
 8007940:	701a      	strb	r2, [r3, #0]
  if (is_probe_away) { probe_invert_mask ^= PROBE_MASK; }
 8007942:	1dfb      	adds	r3, r7, #7
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <probe_configure_invert_mask+0x36>
 800794a:	4b04      	ldr	r3, [pc, #16]	; (800795c <probe_configure_invert_mask+0x40>)
 800794c:	781a      	ldrb	r2, [r3, #0]
 800794e:	4b03      	ldr	r3, [pc, #12]	; (800795c <probe_configure_invert_mask+0x40>)
 8007950:	701a      	strb	r2, [r3, #0]
}
 8007952:	46c0      	nop			; (mov r8, r8)
 8007954:	46bd      	mov	sp, r7
 8007956:	b002      	add	sp, #8
 8007958:	bd80      	pop	{r7, pc}
 800795a:	46c0      	nop			; (mov r8, r8)
 800795c:	20000a58 	.word	0x20000a58
 8007960:	20000b44 	.word	0x20000b44

08007964 <probe_get_state>:


// Returns the probe pin state. Triggered = true. Called by gcode parser and probe state monitor.
uint8_t probe_get_state() 
{ 
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0
#endif
#ifdef STM32F103C8
	return ((GPIO_ReadInputData(PROBE_PORT) & PROBE_MASK) ^ probe_invert_mask) != 0;
#endif
#ifdef STM32F0DISCOVERY
	return ((GPIO_ReadInputData(PROBE_PORT) & PROBE_MASK) ^ probe_invert_mask) != 0;
 8007968:	2390      	movs	r3, #144	; 0x90
 800796a:	05db      	lsls	r3, r3, #23
 800796c:	0018      	movs	r0, r3
 800796e:	f7fb f8d4 	bl	8002b1a <GPIO_ReadInputData>
 8007972:	0003      	movs	r3, r0
 8007974:	001a      	movs	r2, r3
 8007976:	2380      	movs	r3, #128	; 0x80
 8007978:	021b      	lsls	r3, r3, #8
 800797a:	4013      	ands	r3, r2
 800797c:	4a04      	ldr	r2, [pc, #16]	; (8007990 <probe_get_state+0x2c>)
 800797e:	7812      	ldrb	r2, [r2, #0]
 8007980:	1a9b      	subs	r3, r3, r2
 8007982:	1e5a      	subs	r2, r3, #1
 8007984:	4193      	sbcs	r3, r2
 8007986:	b2db      	uxtb	r3, r3
#endif
}
 8007988:	0018      	movs	r0, r3
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	46c0      	nop			; (mov r8, r8)
 8007990:	20000a58 	.word	0x20000a58

08007994 <probe_state_monitor>:

// Monitors probe pin state and records the system position when detected. Called by the
// stepper ISR per ISR tick.
// NOTE: This function must be extremely efficient as to not bog down the stepper ISR.
void probe_state_monitor()
{
 8007994:	b5b0      	push	{r4, r5, r7, lr}
 8007996:	af00      	add	r7, sp, #0
  if (probe_get_state()) {
 8007998:	f7ff ffe4 	bl	8007964 <probe_get_state>
 800799c:	1e03      	subs	r3, r0, #0
 800799e:	d010      	beq.n	80079c2 <probe_state_monitor+0x2e>
    sys_probe_state = PROBE_OFF;
 80079a0:	4b09      	ldr	r3, [pc, #36]	; (80079c8 <probe_state_monitor+0x34>)
 80079a2:	2200      	movs	r2, #0
 80079a4:	701a      	strb	r2, [r3, #0]
    memcpy(sys_probe_position, sys_position, sizeof(sys_position));
 80079a6:	4b09      	ldr	r3, [pc, #36]	; (80079cc <probe_state_monitor+0x38>)
 80079a8:	4a09      	ldr	r2, [pc, #36]	; (80079d0 <probe_state_monitor+0x3c>)
 80079aa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80079ac:	c313      	stmia	r3!, {r0, r1, r4}
 80079ae:	6812      	ldr	r2, [r2, #0]
 80079b0:	601a      	str	r2, [r3, #0]
    bit_true(sys_rt_exec_state, EXEC_MOTION_CANCEL);
 80079b2:	4b08      	ldr	r3, [pc, #32]	; (80079d4 <probe_state_monitor+0x40>)
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2240      	movs	r2, #64	; 0x40
 80079ba:	4313      	orrs	r3, r2
 80079bc:	b2da      	uxtb	r2, r3
 80079be:	4b05      	ldr	r3, [pc, #20]	; (80079d4 <probe_state_monitor+0x40>)
 80079c0:	701a      	strb	r2, [r3, #0]
  }
}
 80079c2:	46c0      	nop			; (mov r8, r8)
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bdb0      	pop	{r4, r5, r7, pc}
 80079c8:	20000bca 	.word	0x20000bca
 80079cc:	20000bcc 	.word	0x20000bcc
 80079d0:	20000bdc 	.word	0x20000bdc
 80079d4:	20000bc9 	.word	0x20000bc9

080079d8 <protocol_main_loop>:

/*
  GRBL PRIMARY LOOP:
*/
void protocol_main_loop()
{
 80079d8:	b590      	push	{r4, r7, lr}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
  // Perform some machine checks to make sure everything is good to go.
  #ifdef CHECK_LIMITS_AT_INIT
    if (bit_istrue(settings.flags, BITFLAG_HARD_LIMIT_ENABLE)) {
 80079de:	4b91      	ldr	r3, [pc, #580]	; (8007c24 <protocol_main_loop+0x24c>)
 80079e0:	2258      	movs	r2, #88	; 0x58
 80079e2:	5c9b      	ldrb	r3, [r3, r2]
 80079e4:	001a      	movs	r2, r3
 80079e6:	2308      	movs	r3, #8
 80079e8:	4013      	ands	r3, r2
 80079ea:	d009      	beq.n	8007a00 <protocol_main_loop+0x28>
      if (limits_get_state()) {
 80079ec:	f7fd fe24 	bl	8005638 <limits_get_state>
 80079f0:	1e03      	subs	r3, r0, #0
 80079f2:	d005      	beq.n	8007a00 <protocol_main_loop+0x28>
        sys.state = STATE_ALARM; // Ensure alarm state is active.
 80079f4:	4b8c      	ldr	r3, [pc, #560]	; (8007c28 <protocol_main_loop+0x250>)
 80079f6:	2201      	movs	r2, #1
 80079f8:	701a      	strb	r2, [r3, #0]
        report_feedback_message(MESSAGE_CHECK_LIMITS);
 80079fa:	2007      	movs	r0, #7
 80079fc:	f000 fe88 	bl	8008710 <report_feedback_message>
    }
  #endif
  // Check for and report alarm state after a reset, error, or an initial power up.
  // NOTE: Sleep mode disables the stepper drivers and position can't be guaranteed.
  // Re-initialize the sleep state as an ALARM mode to ensure user homes or acknowledges.
  if (sys.state & (STATE_ALARM | STATE_SLEEP)) {
 8007a00:	4b89      	ldr	r3, [pc, #548]	; (8007c28 <protocol_main_loop+0x250>)
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	001a      	movs	r2, r3
 8007a06:	2381      	movs	r3, #129	; 0x81
 8007a08:	4013      	ands	r3, r2
 8007a0a:	d006      	beq.n	8007a1a <protocol_main_loop+0x42>
    report_feedback_message(MESSAGE_ALARM_LOCK);
 8007a0c:	2002      	movs	r0, #2
 8007a0e:	f000 fe7f 	bl	8008710 <report_feedback_message>
    sys.state = STATE_ALARM; // Ensure alarm state is set.
 8007a12:	4b85      	ldr	r3, [pc, #532]	; (8007c28 <protocol_main_loop+0x250>)
 8007a14:	2201      	movs	r2, #1
 8007a16:	701a      	strb	r2, [r3, #0]
 8007a18:	e014      	b.n	8007a44 <protocol_main_loop+0x6c>
  } else {
    // Check if the safety door is open.
    sys.state = STATE_IDLE;
 8007a1a:	4b83      	ldr	r3, [pc, #524]	; (8007c28 <protocol_main_loop+0x250>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	701a      	strb	r2, [r3, #0]
    if (system_check_safety_door_ajar()) {
 8007a20:	f003 ff04 	bl	800b82c <system_check_safety_door_ajar>
 8007a24:	1e03      	subs	r3, r0, #0
 8007a26:	d009      	beq.n	8007a3c <protocol_main_loop+0x64>
      bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
 8007a28:	4b80      	ldr	r3, [pc, #512]	; (8007c2c <protocol_main_loop+0x254>)
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2220      	movs	r2, #32
 8007a30:	4313      	orrs	r3, r2
 8007a32:	b2da      	uxtb	r2, r3
 8007a34:	4b7d      	ldr	r3, [pc, #500]	; (8007c2c <protocol_main_loop+0x254>)
 8007a36:	701a      	strb	r2, [r3, #0]
      protocol_execute_realtime(); // Enter safety door mode. Should return as IDLE state.
 8007a38:	f000 f920 	bl	8007c7c <protocol_execute_realtime>
    }
    // All systems go!
    system_execute_startup(line); // Execute startup script.
 8007a3c:	4b7c      	ldr	r3, [pc, #496]	; (8007c30 <protocol_main_loop+0x258>)
 8007a3e:	0018      	movs	r0, r3
 8007a40:	f003 fefa 	bl	800b838 <system_execute_startup>
  // ---------------------------------------------------------------------------------
  // Primary loop! Upon a system abort, this exits back to main() to reset the system.
  // This is also where Grbl idles while waiting for something to do.
  // ---------------------------------------------------------------------------------

  uint8_t line_flags = 0;
 8007a44:	1dfb      	adds	r3, r7, #7
 8007a46:	2200      	movs	r2, #0
 8007a48:	701a      	strb	r2, [r3, #0]
  uint8_t char_counter = 0;
 8007a4a:	1dbb      	adds	r3, r7, #6
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	701a      	strb	r2, [r3, #0]
  uint8_t c;
  for (;;) {

    // Process one line of incoming serial data, as the data becomes available. Performs an
    // initial filtering by removing spaces and comments and capitalizing all letters.
    while((c = serial_read()) != SERIAL_NO_DATA) {
 8007a50:	e0ce      	b.n	8007bf0 <protocol_main_loop+0x218>
      if ((c == '\n') || (c == '\r')) { // End of line reached
 8007a52:	1d7b      	adds	r3, r7, #5
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	2b0a      	cmp	r3, #10
 8007a58:	d003      	beq.n	8007a62 <protocol_main_loop+0x8a>
 8007a5a:	1d7b      	adds	r3, r7, #5
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	2b0d      	cmp	r3, #13
 8007a60:	d142      	bne.n	8007ae8 <protocol_main_loop+0x110>

        protocol_execute_realtime(); // Runtime command check point.
 8007a62:	f000 f90b 	bl	8007c7c <protocol_execute_realtime>
        if (sys.abort) { return; } // Bail to calling function upon system abort
 8007a66:	4b70      	ldr	r3, [pc, #448]	; (8007c28 <protocol_main_loop+0x250>)
 8007a68:	785b      	ldrb	r3, [r3, #1]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d000      	beq.n	8007a70 <protocol_main_loop+0x98>
 8007a6e:	e0d2      	b.n	8007c16 <protocol_main_loop+0x23e>

        line[char_counter] = 0; // Set string termination character.
 8007a70:	1dbb      	adds	r3, r7, #6
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	4a6e      	ldr	r2, [pc, #440]	; (8007c30 <protocol_main_loop+0x258>)
 8007a76:	2100      	movs	r1, #0
 8007a78:	54d1      	strb	r1, [r2, r3]
				#ifdef REPORT_ECHO_LINE_RECEIVED
          report_echo_line_received(line);
        #endif

        // Direct and execute one line of formatted input, and report status of execution.
        if (line_flags & LINE_FLAG_OVERFLOW) {
 8007a7a:	1dfb      	adds	r3, r7, #7
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	4013      	ands	r3, r2
 8007a82:	d003      	beq.n	8007a8c <protocol_main_loop+0xb4>
          // Report line overflow error.
          report_status_message(STATUS_OVERFLOW);
 8007a84:	200b      	movs	r0, #11
 8007a86:	f000 fe05 	bl	8008694 <report_status_message>
 8007a8a:	e026      	b.n	8007ada <protocol_main_loop+0x102>
        } else if (line[0] == 0) {
 8007a8c:	4b68      	ldr	r3, [pc, #416]	; (8007c30 <protocol_main_loop+0x258>)
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d103      	bne.n	8007a9c <protocol_main_loop+0xc4>
          // Empty or comment line. For syncing purposes.
          report_status_message(STATUS_OK);
 8007a94:	2000      	movs	r0, #0
 8007a96:	f000 fdfd 	bl	8008694 <report_status_message>
 8007a9a:	e01e      	b.n	8007ada <protocol_main_loop+0x102>
        } else if (line[0] == '$') {
 8007a9c:	4b64      	ldr	r3, [pc, #400]	; (8007c30 <protocol_main_loop+0x258>)
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	2b24      	cmp	r3, #36	; 0x24
 8007aa2:	d108      	bne.n	8007ab6 <protocol_main_loop+0xde>
          // Grbl '$' system command
          report_status_message(system_execute_line(line));
 8007aa4:	4b62      	ldr	r3, [pc, #392]	; (8007c30 <protocol_main_loop+0x258>)
 8007aa6:	0018      	movs	r0, r3
 8007aa8:	f003 ff06 	bl	800b8b8 <system_execute_line>
 8007aac:	0003      	movs	r3, r0
 8007aae:	0018      	movs	r0, r3
 8007ab0:	f000 fdf0 	bl	8008694 <report_status_message>
 8007ab4:	e011      	b.n	8007ada <protocol_main_loop+0x102>
        } else if (sys.state & (STATE_ALARM | STATE_JOG)) {
 8007ab6:	4b5c      	ldr	r3, [pc, #368]	; (8007c28 <protocol_main_loop+0x250>)
 8007ab8:	781b      	ldrb	r3, [r3, #0]
 8007aba:	001a      	movs	r2, r3
 8007abc:	2321      	movs	r3, #33	; 0x21
 8007abe:	4013      	ands	r3, r2
 8007ac0:	d003      	beq.n	8007aca <protocol_main_loop+0xf2>
          // Everything else is gcode. Block if in alarm or jog mode.
          report_status_message(STATUS_SYSTEM_GC_LOCK);
 8007ac2:	2009      	movs	r0, #9
 8007ac4:	f000 fde6 	bl	8008694 <report_status_message>
 8007ac8:	e007      	b.n	8007ada <protocol_main_loop+0x102>
        } else {
          // Parse and execute g-code block.
          report_status_message(gc_execute_line(line));
 8007aca:	4b59      	ldr	r3, [pc, #356]	; (8007c30 <protocol_main_loop+0x258>)
 8007acc:	0018      	movs	r0, r3
 8007ace:	f7fb ff87 	bl	80039e0 <gc_execute_line>
 8007ad2:	0003      	movs	r3, r0
 8007ad4:	0018      	movs	r0, r3
 8007ad6:	f000 fddd 	bl	8008694 <report_status_message>
        }

        // Reset tracking data for next line.
        line_flags = 0;
 8007ada:	1dfb      	adds	r3, r7, #7
 8007adc:	2200      	movs	r2, #0
 8007ade:	701a      	strb	r2, [r3, #0]
        char_counter = 0;
 8007ae0:	1dbb      	adds	r3, r7, #6
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	701a      	strb	r2, [r3, #0]
 8007ae6:	e083      	b.n	8007bf0 <protocol_main_loop+0x218>

      } else {

        if (line_flags) {
 8007ae8:	1dfb      	adds	r3, r7, #7
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d013      	beq.n	8007b18 <protocol_main_loop+0x140>
          // Throw away all (except EOL) comment characters and overflow characters.
          if (c == ')') {
 8007af0:	1d7b      	adds	r3, r7, #5
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	2b29      	cmp	r3, #41	; 0x29
 8007af6:	d10a      	bne.n	8007b0e <protocol_main_loop+0x136>
            // End of '()' comment. Resume line allowed.
            if (line_flags & LINE_FLAG_COMMENT_PARENTHESES) { line_flags &= ~(LINE_FLAG_COMMENT_PARENTHESES); }
 8007af8:	1dfb      	adds	r3, r7, #7
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	2202      	movs	r2, #2
 8007afe:	4013      	ands	r3, r2
 8007b00:	d005      	beq.n	8007b0e <protocol_main_loop+0x136>
 8007b02:	1dfb      	adds	r3, r7, #7
 8007b04:	1dfa      	adds	r2, r7, #7
 8007b06:	7812      	ldrb	r2, [r2, #0]
 8007b08:	2102      	movs	r1, #2
 8007b0a:	438a      	bics	r2, r1
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	1dbb      	adds	r3, r7, #6
 8007b10:	1dba      	adds	r2, r7, #6
 8007b12:	7812      	ldrb	r2, [r2, #0]
 8007b14:	701a      	strb	r2, [r3, #0]
 8007b16:	e06b      	b.n	8007bf0 <protocol_main_loop+0x218>
 8007b18:	1dfb      	adds	r3, r7, #7
 8007b1a:	1dfa      	adds	r2, r7, #7
 8007b1c:	7812      	ldrb	r2, [r2, #0]
 8007b1e:	701a      	strb	r2, [r3, #0]
 8007b20:	1dbb      	adds	r3, r7, #6
 8007b22:	1dba      	adds	r2, r7, #6
 8007b24:	7812      	ldrb	r2, [r2, #0]
 8007b26:	701a      	strb	r2, [r3, #0]
          }
        } else {
          if (c <= ' ') {
 8007b28:	1d7b      	adds	r3, r7, #5
 8007b2a:	781b      	ldrb	r3, [r3, #0]
 8007b2c:	2b20      	cmp	r3, #32
 8007b2e:	d95f      	bls.n	8007bf0 <protocol_main_loop+0x218>
 8007b30:	1dfb      	adds	r3, r7, #7
 8007b32:	1dfa      	adds	r2, r7, #7
 8007b34:	7812      	ldrb	r2, [r2, #0]
 8007b36:	701a      	strb	r2, [r3, #0]
 8007b38:	1dbb      	adds	r3, r7, #6
 8007b3a:	1dba      	adds	r2, r7, #6
 8007b3c:	7812      	ldrb	r2, [r2, #0]
 8007b3e:	701a      	strb	r2, [r3, #0]
            // Throw away whitepace and control characters
          } else if (c == '/') {
 8007b40:	1d7b      	adds	r3, r7, #5
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	2b2f      	cmp	r3, #47	; 0x2f
 8007b46:	d053      	beq.n	8007bf0 <protocol_main_loop+0x218>
            // Block delete NOT SUPPORTED. Ignore character.
            // NOTE: If supported, would simply need to check the system if block delete is enabled.
          } else if (c == '(') {
 8007b48:	1d7b      	adds	r3, r7, #5
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	2b28      	cmp	r3, #40	; 0x28
 8007b4e:	d10a      	bne.n	8007b66 <protocol_main_loop+0x18e>
            // Enable comments flag and ignore all characters until ')' or EOL.
            // NOTE: This doesn't follow the NIST definition exactly, but is good enough for now.
            // In the future, we could simply remove the items within the comments, but retain the
            // comment control characters, so that the g-code parser can error-check it.
            line_flags |= LINE_FLAG_COMMENT_PARENTHESES;
 8007b50:	1dfb      	adds	r3, r7, #7
 8007b52:	1dfa      	adds	r2, r7, #7
 8007b54:	7812      	ldrb	r2, [r2, #0]
 8007b56:	2102      	movs	r1, #2
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	701a      	strb	r2, [r3, #0]
 8007b5c:	1dbb      	adds	r3, r7, #6
 8007b5e:	1dba      	adds	r2, r7, #6
 8007b60:	7812      	ldrb	r2, [r2, #0]
 8007b62:	701a      	strb	r2, [r3, #0]
 8007b64:	e044      	b.n	8007bf0 <protocol_main_loop+0x218>
          } else if (c == ';') {
 8007b66:	1d7b      	adds	r3, r7, #5
 8007b68:	781b      	ldrb	r3, [r3, #0]
 8007b6a:	2b3b      	cmp	r3, #59	; 0x3b
 8007b6c:	d10a      	bne.n	8007b84 <protocol_main_loop+0x1ac>
            // NOTE: ';' comment to EOL is a LinuxCNC definition. Not NIST.
            line_flags |= LINE_FLAG_COMMENT_SEMICOLON;
 8007b6e:	1dfb      	adds	r3, r7, #7
 8007b70:	1dfa      	adds	r2, r7, #7
 8007b72:	7812      	ldrb	r2, [r2, #0]
 8007b74:	2104      	movs	r1, #4
 8007b76:	430a      	orrs	r2, r1
 8007b78:	701a      	strb	r2, [r3, #0]
 8007b7a:	1dbb      	adds	r3, r7, #6
 8007b7c:	1dba      	adds	r2, r7, #6
 8007b7e:	7812      	ldrb	r2, [r2, #0]
 8007b80:	701a      	strb	r2, [r3, #0]
 8007b82:	e035      	b.n	8007bf0 <protocol_main_loop+0x218>
            // Program start-end percent sign NOT SUPPORTED.
            // NOTE: This maybe installed to tell Grbl when a program is running vs manual input,
            // where, during a program, the system auto-cycle start will continue to execute
            // everything until the next '%' sign. This will help fix resuming issues with certain
            // functions that empty the planner buffer to execute its task on-time.
          } else if (char_counter >= (LINE_BUFFER_SIZE-1)) {
 8007b84:	1dbb      	adds	r3, r7, #6
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	2b4e      	cmp	r3, #78	; 0x4e
 8007b8a:	d90a      	bls.n	8007ba2 <protocol_main_loop+0x1ca>
            // Detect line buffer overflow and set flag.
            line_flags |= LINE_FLAG_OVERFLOW;
 8007b8c:	1dfb      	adds	r3, r7, #7
 8007b8e:	1dfa      	adds	r2, r7, #7
 8007b90:	7812      	ldrb	r2, [r2, #0]
 8007b92:	2101      	movs	r1, #1
 8007b94:	430a      	orrs	r2, r1
 8007b96:	701a      	strb	r2, [r3, #0]
 8007b98:	1dbb      	adds	r3, r7, #6
 8007b9a:	1dba      	adds	r2, r7, #6
 8007b9c:	7812      	ldrb	r2, [r2, #0]
 8007b9e:	701a      	strb	r2, [r3, #0]
 8007ba0:	e026      	b.n	8007bf0 <protocol_main_loop+0x218>
          } else if (c >= 'a' && c <= 'z') { // Upcase lowercase
 8007ba2:	1d7b      	adds	r3, r7, #5
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	2b60      	cmp	r3, #96	; 0x60
 8007ba8:	d914      	bls.n	8007bd4 <protocol_main_loop+0x1fc>
 8007baa:	1d7b      	adds	r3, r7, #5
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	2b7a      	cmp	r3, #122	; 0x7a
 8007bb0:	d810      	bhi.n	8007bd4 <protocol_main_loop+0x1fc>
            line[char_counter++] = c-'a'+'A';
 8007bb2:	1dbb      	adds	r3, r7, #6
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	1dba      	adds	r2, r7, #6
 8007bb8:	1c59      	adds	r1, r3, #1
 8007bba:	7011      	strb	r1, [r2, #0]
 8007bbc:	001a      	movs	r2, r3
 8007bbe:	1d7b      	adds	r3, r7, #5
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	3b20      	subs	r3, #32
 8007bc4:	b2d9      	uxtb	r1, r3
 8007bc6:	4b1a      	ldr	r3, [pc, #104]	; (8007c30 <protocol_main_loop+0x258>)
 8007bc8:	5499      	strb	r1, [r3, r2]
 8007bca:	1dfb      	adds	r3, r7, #7
 8007bcc:	1dfa      	adds	r2, r7, #7
 8007bce:	7812      	ldrb	r2, [r2, #0]
 8007bd0:	701a      	strb	r2, [r3, #0]
 8007bd2:	e00d      	b.n	8007bf0 <protocol_main_loop+0x218>
          } else {
            line[char_counter++] = c;
 8007bd4:	1dbb      	adds	r3, r7, #6
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	1dba      	adds	r2, r7, #6
 8007bda:	1c59      	adds	r1, r3, #1
 8007bdc:	7011      	strb	r1, [r2, #0]
 8007bde:	0019      	movs	r1, r3
 8007be0:	4b13      	ldr	r3, [pc, #76]	; (8007c30 <protocol_main_loop+0x258>)
 8007be2:	1d7a      	adds	r2, r7, #5
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	545a      	strb	r2, [r3, r1]
 8007be8:	1dfb      	adds	r3, r7, #7
 8007bea:	1dfa      	adds	r2, r7, #7
 8007bec:	7812      	ldrb	r2, [r2, #0]
 8007bee:	701a      	strb	r2, [r3, #0]
    while((c = serial_read()) != SERIAL_NO_DATA) {
 8007bf0:	1d7c      	adds	r4, r7, #5
 8007bf2:	f001 fbd3 	bl	800939c <serial_read>
 8007bf6:	0003      	movs	r3, r0
 8007bf8:	7023      	strb	r3, [r4, #0]
 8007bfa:	1d7b      	adds	r3, r7, #5
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	2bff      	cmp	r3, #255	; 0xff
 8007c00:	d000      	beq.n	8007c04 <protocol_main_loop+0x22c>
 8007c02:	e726      	b.n	8007a52 <protocol_main_loop+0x7a>
    }

    // If there are no more characters in the serial read buffer to be processed and executed,
    // this indicates that g-code streaming has either filled the planner buffer or has
    // completed. In either case, auto-cycle start, if enabled, any queued moves.
    protocol_auto_cycle_start();
 8007c04:	f000 f82e 	bl	8007c64 <protocol_auto_cycle_start>

    protocol_execute_realtime();  // Runtime command check point.
 8007c08:	f000 f838 	bl	8007c7c <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail to main() program loop to reset system.
 8007c0c:	4b06      	ldr	r3, [pc, #24]	; (8007c28 <protocol_main_loop+0x250>)
 8007c0e:	785b      	ldrb	r3, [r3, #1]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d102      	bne.n	8007c1a <protocol_main_loop+0x242>
    while((c = serial_read()) != SERIAL_NO_DATA) {
 8007c14:	e7ec      	b.n	8007bf0 <protocol_main_loop+0x218>
        if (sys.abort) { return; } // Bail to calling function upon system abort
 8007c16:	46c0      	nop			; (mov r8, r8)
 8007c18:	e000      	b.n	8007c1c <protocol_main_loop+0x244>
    if (sys.abort) { return; } // Bail to main() program loop to reset system.
 8007c1a:	46c0      	nop			; (mov r8, r8)
  }

  return; /* Never reached */
}
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	b003      	add	sp, #12
 8007c20:	bd90      	pop	{r4, r7, pc}
 8007c22:	46c0      	nop			; (mov r8, r8)
 8007c24:	20000b44 	.word	0x20000b44
 8007c28:	20000bb4 	.word	0x20000bb4
 8007c2c:	20000bc9 	.word	0x20000bc9
 8007c30:	20000440 	.word	0x20000440

08007c34 <protocol_buffer_synchronize>:


// Block until all buffered steps are executed or in a cycle state. Works with feed hold
// during a synchronize call, if it should happen. Also, waits for clean cycle end.
void protocol_buffer_synchronize()
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	af00      	add	r7, sp, #0
  // If system is queued, ensure cycle resumes if the auto start flag is present.
  protocol_auto_cycle_start();
 8007c38:	f000 f814 	bl	8007c64 <protocol_auto_cycle_start>
  do {
    protocol_execute_realtime();   // Check and execute run-time commands
 8007c3c:	f000 f81e 	bl	8007c7c <protocol_execute_realtime>
    if (sys.abort) { return; } // Check for system abort
 8007c40:	4b07      	ldr	r3, [pc, #28]	; (8007c60 <protocol_buffer_synchronize+0x2c>)
 8007c42:	785b      	ldrb	r3, [r3, #1]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d108      	bne.n	8007c5a <protocol_buffer_synchronize+0x26>
  } while (plan_get_current_block() || (sys.state == STATE_CYCLE));
 8007c48:	f7ff f866 	bl	8006d18 <plan_get_current_block>
 8007c4c:	1e03      	subs	r3, r0, #0
 8007c4e:	d1f5      	bne.n	8007c3c <protocol_buffer_synchronize+0x8>
 8007c50:	4b03      	ldr	r3, [pc, #12]	; (8007c60 <protocol_buffer_synchronize+0x2c>)
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	2b08      	cmp	r3, #8
 8007c56:	d0f1      	beq.n	8007c3c <protocol_buffer_synchronize+0x8>
 8007c58:	e000      	b.n	8007c5c <protocol_buffer_synchronize+0x28>
    if (sys.abort) { return; } // Check for system abort
 8007c5a:	46c0      	nop			; (mov r8, r8)
}
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	20000bb4 	.word	0x20000bb4

08007c64 <protocol_auto_cycle_start>:
// NOTE: This function is called from the main loop, buffer sync, and mc_line() only and executes
// when one of these conditions exist respectively: There are no more blocks sent (i.e. streaming
// is finished, single commands), a command that needs to wait for the motions in the buffer to
// execute calls a buffer sync, or the planner buffer is full and ready to go.
void protocol_auto_cycle_start()
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
  if (plan_get_current_block() != NULL) { // Check if there are any blocks in the buffer.
 8007c68:	f7ff f856 	bl	8006d18 <plan_get_current_block>
 8007c6c:	1e03      	subs	r3, r0, #0
 8007c6e:	d002      	beq.n	8007c76 <protocol_auto_cycle_start+0x12>
    system_set_exec_state_flag(EXEC_CYCLE_START); // If so, execute them!
 8007c70:	2002      	movs	r0, #2
 8007c72:	f004 f977 	bl	800bf64 <system_set_exec_state_flag>
  }
}
 8007c76:	46c0      	nop			; (mov r8, r8)
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <protocol_execute_realtime>:
// also provides a controlled way to execute certain tasks without having two or more instances of
// the same task, such as the planner recalculating the buffer upon a feedhold or overrides.
// NOTE: The sys_rt_exec_state variable flags are set by any process, step or serial interrupts, pinouts,
// limit switches, or the main program.
void protocol_execute_realtime()
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	af00      	add	r7, sp, #0
  protocol_exec_rt_system();
 8007c80:	f000 f80c 	bl	8007c9c <protocol_exec_rt_system>
  if (sys.suspend) { protocol_exec_rt_suspend(); }
 8007c84:	4b04      	ldr	r3, [pc, #16]	; (8007c98 <protocol_execute_realtime+0x1c>)
 8007c86:	789b      	ldrb	r3, [r3, #2]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d001      	beq.n	8007c90 <protocol_execute_realtime+0x14>
 8007c8c:	f000 fb04 	bl	8008298 <protocol_exec_rt_suspend>
}
 8007c90:	46c0      	nop			; (mov r8, r8)
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	46c0      	nop			; (mov r8, r8)
 8007c98:	20000bb4 	.word	0x20000bb4

08007c9c <protocol_exec_rt_system>:

// Executes run-time commands, when required. This function primarily operates as Grbl's state
// machine and controls the various real-time features Grbl has to offer.
// NOTE: Do not alter this unless you know exactly what you are doing!
void protocol_exec_rt_system()
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
  uint8_t rt_exec; // Temp variable to avoid calling volatile multiple times.
  rt_exec = sys_rt_exec_alarm; // Copy volatile sys_rt_exec_alarm.
 8007ca2:	1cfb      	adds	r3, r7, #3
 8007ca4:	4abc      	ldr	r2, [pc, #752]	; (8007f98 <protocol_exec_rt_system+0x2fc>)
 8007ca6:	7812      	ldrb	r2, [r2, #0]
 8007ca8:	701a      	strb	r2, [r3, #0]
  if (rt_exec) { // Enter only if any bit flag is true
 8007caa:	1cfb      	adds	r3, r7, #3
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d01e      	beq.n	8007cf0 <protocol_exec_rt_system+0x54>
    // System alarm. Everything has shutdown by something that has gone severely wrong. Report
    // the source of the error to the user. If critical, Grbl disables by entering an infinite
    // loop until system reset/abort.
    sys.state = STATE_ALARM; // Set system alarm state
 8007cb2:	4bba      	ldr	r3, [pc, #744]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	701a      	strb	r2, [r3, #0]
    report_alarm_message(rt_exec);
 8007cb8:	1cfb      	adds	r3, r7, #3
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	0018      	movs	r0, r3
 8007cbe:	f000 fd0b 	bl	80086d8 <report_alarm_message>
    // Halt everything upon a critical event flag. Currently hard and soft limits flag this.
    if ((rt_exec == EXEC_ALARM_HARD_LIMIT) || (rt_exec == EXEC_ALARM_SOFT_LIMIT)) {
 8007cc2:	1cfb      	adds	r3, r7, #3
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d003      	beq.n	8007cd2 <protocol_exec_rt_system+0x36>
 8007cca:	1cfb      	adds	r3, r7, #3
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d10c      	bne.n	8007cec <protocol_exec_rt_system+0x50>
      report_feedback_message(MESSAGE_CRITICAL_EVENT);
 8007cd2:	2001      	movs	r0, #1
 8007cd4:	f000 fd1c 	bl	8008710 <report_feedback_message>
      system_clear_exec_state_flag(EXEC_RESET); // Disable any existing reset
 8007cd8:	2010      	movs	r0, #16
 8007cda:	f004 f95b 	bl	800bf94 <system_clear_exec_state_flag>
        // Block everything, except reset and status reports, until user issues reset or power
        // cycles. Hard limits typically occur while unattended or not paying attention. Gives
        // the user and a GUI time to do what is needed before resetting, like killing the
        // incoming stream. The same could be said about soft limits. While the position is not
        // lost, continued streaming could cause a serious crash if by chance it gets executed.
      } while (bit_isfalse(sys_rt_exec_state,EXEC_RESET));
 8007cde:	4bb0      	ldr	r3, [pc, #704]	; (8007fa0 <protocol_exec_rt_system+0x304>)
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	001a      	movs	r2, r3
 8007ce6:	2310      	movs	r3, #16
 8007ce8:	4013      	ands	r3, r2
 8007cea:	d0f8      	beq.n	8007cde <protocol_exec_rt_system+0x42>
    }
    system_clear_exec_alarm(); // Clear alarm
 8007cec:	f004 f986 	bl	800bffc <system_clear_exec_alarm>
  }

  rt_exec = sys_rt_exec_state; // Copy volatile sys_rt_exec_state.
 8007cf0:	1cfb      	adds	r3, r7, #3
 8007cf2:	4aab      	ldr	r2, [pc, #684]	; (8007fa0 <protocol_exec_rt_system+0x304>)
 8007cf4:	7812      	ldrb	r2, [r2, #0]
 8007cf6:	701a      	strb	r2, [r3, #0]
  if (rt_exec) {
 8007cf8:	1cfb      	adds	r3, r7, #3
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d100      	bne.n	8007d02 <protocol_exec_rt_system+0x66>
 8007d00:	e181      	b.n	8008006 <protocol_exec_rt_system+0x36a>

    // Execute system abort.
    if (rt_exec & EXEC_RESET) {
 8007d02:	1cfb      	adds	r3, r7, #3
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	2210      	movs	r2, #16
 8007d08:	4013      	ands	r3, r2
 8007d0a:	d003      	beq.n	8007d14 <protocol_exec_rt_system+0x78>
      sys.abort = true;  // Only place this is set true.
 8007d0c:	4ba3      	ldr	r3, [pc, #652]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d0e:	2201      	movs	r2, #1
 8007d10:	705a      	strb	r2, [r3, #1]
      return; // Nothing else to do but exit.
 8007d12:	e2b5      	b.n	8008280 <protocol_exec_rt_system+0x5e4>
    }

    // Execute and serial print status
    if (rt_exec & EXEC_STATUS_REPORT) {
 8007d14:	1cfb      	adds	r3, r7, #3
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	d004      	beq.n	8007d28 <protocol_exec_rt_system+0x8c>
      report_realtime_status();
 8007d1e:	f001 f87b 	bl	8008e18 <report_realtime_status>
      system_clear_exec_state_flag(EXEC_STATUS_REPORT);
 8007d22:	2001      	movs	r0, #1
 8007d24:	f004 f936 	bl	800bf94 <system_clear_exec_state_flag>
    }

    // NOTE: Once hold is initiated, the system immediately enters a suspend state to block all
    // main program processes until either reset or resumed. This ensures a hold completes safely.
    if (rt_exec & (EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_SLEEP)) {
 8007d28:	1cfb      	adds	r3, r7, #3
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	22e8      	movs	r2, #232	; 0xe8
 8007d2e:	4013      	ands	r3, r2
 8007d30:	d100      	bne.n	8007d34 <protocol_exec_rt_system+0x98>
 8007d32:	e098      	b.n	8007e66 <protocol_exec_rt_system+0x1ca>

      // State check for allowable states for hold methods.
      if (!(sys.state & (STATE_ALARM | STATE_CHECK_MODE))) {
 8007d34:	4b99      	ldr	r3, [pc, #612]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	001a      	movs	r2, r3
 8007d3a:	2303      	movs	r3, #3
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	d000      	beq.n	8007d42 <protocol_exec_rt_system+0xa6>
 8007d40:	e07b      	b.n	8007e3a <protocol_exec_rt_system+0x19e>
      
        // If in CYCLE or JOG states, immediately initiate a motion HOLD.
        if (sys.state & (STATE_CYCLE | STATE_JOG)) {
 8007d42:	4b96      	ldr	r3, [pc, #600]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	001a      	movs	r2, r3
 8007d48:	2328      	movs	r3, #40	; 0x28
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	d01b      	beq.n	8007d86 <protocol_exec_rt_system+0xea>
          if (!(sys.suspend & (SUSPEND_MOTION_CANCEL | SUSPEND_JOG_CANCEL))) { // Block, if already holding.
 8007d4e:	4b93      	ldr	r3, [pc, #588]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d50:	789b      	ldrb	r3, [r3, #2]
 8007d52:	001a      	movs	r2, r3
 8007d54:	23c0      	movs	r3, #192	; 0xc0
 8007d56:	4013      	ands	r3, r2
 8007d58:	d115      	bne.n	8007d86 <protocol_exec_rt_system+0xea>
            st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
 8007d5a:	f002 fe57 	bl	800aa0c <st_update_plan_block_parameters>
            sys.step_control = STEP_CONTROL_EXECUTE_HOLD; // Initiate suspend state with active flag.
 8007d5e:	4b8f      	ldr	r3, [pc, #572]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d60:	2202      	movs	r2, #2
 8007d62:	711a      	strb	r2, [r3, #4]
            if (sys.state == STATE_JOG) { // Jog cancelled upon any hold event, except for sleeping.
 8007d64:	4b8d      	ldr	r3, [pc, #564]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	2b20      	cmp	r3, #32
 8007d6a:	d10c      	bne.n	8007d86 <protocol_exec_rt_system+0xea>
              if (!(rt_exec & EXEC_SLEEP)) { sys.suspend |= SUSPEND_JOG_CANCEL; } 
 8007d6c:	1cfb      	adds	r3, r7, #3
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	b25b      	sxtb	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	db07      	blt.n	8007d86 <protocol_exec_rt_system+0xea>
 8007d76:	4b89      	ldr	r3, [pc, #548]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d78:	789b      	ldrb	r3, [r3, #2]
 8007d7a:	2280      	movs	r2, #128	; 0x80
 8007d7c:	4252      	negs	r2, r2
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	4b86      	ldr	r3, [pc, #536]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d84:	709a      	strb	r2, [r3, #2]
            }
          }
        }
        // If IDLE, Grbl is not in motion. Simply indicate suspend state and hold is complete.
        if (sys.state == STATE_IDLE) { sys.suspend = SUSPEND_HOLD_COMPLETE; }
 8007d86:	4b85      	ldr	r3, [pc, #532]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d102      	bne.n	8007d94 <protocol_exec_rt_system+0xf8>
 8007d8e:	4b83      	ldr	r3, [pc, #524]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007d90:	2201      	movs	r2, #1
 8007d92:	709a      	strb	r2, [r3, #2]

        // Execute and flag a motion cancel with deceleration and return to idle. Used primarily by probing cycle
        // to halt and cancel the remainder of the motion.
        if (rt_exec & EXEC_MOTION_CANCEL) {
 8007d94:	1cfb      	adds	r3, r7, #3
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	2240      	movs	r2, #64	; 0x40
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	d00c      	beq.n	8007db8 <protocol_exec_rt_system+0x11c>
          // MOTION_CANCEL only occurs during a CYCLE, but a HOLD and SAFETY_DOOR may been initiated beforehand
          // to hold the CYCLE. Motion cancel is valid for a single planner block motion only, while jog cancel
          // will handle and clear multiple planner block motions.
          if (!(sys.state & STATE_JOG)) { sys.suspend |= SUSPEND_MOTION_CANCEL; } // NOTE: State is STATE_CYCLE.
 8007d9e:	4b7f      	ldr	r3, [pc, #508]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	001a      	movs	r2, r3
 8007da4:	2320      	movs	r3, #32
 8007da6:	4013      	ands	r3, r2
 8007da8:	d106      	bne.n	8007db8 <protocol_exec_rt_system+0x11c>
 8007daa:	4b7c      	ldr	r3, [pc, #496]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007dac:	789b      	ldrb	r3, [r3, #2]
 8007dae:	2240      	movs	r2, #64	; 0x40
 8007db0:	4313      	orrs	r3, r2
 8007db2:	b2da      	uxtb	r2, r3
 8007db4:	4b79      	ldr	r3, [pc, #484]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007db6:	709a      	strb	r2, [r3, #2]
        }

        // Execute a feed hold with deceleration, if required. Then, suspend system.
        if (rt_exec & EXEC_FEED_HOLD) {
 8007db8:	1cfb      	adds	r3, r7, #3
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	2208      	movs	r2, #8
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	d008      	beq.n	8007dd4 <protocol_exec_rt_system+0x138>
          // Block SAFETY_DOOR, JOG, and SLEEP states from changing to HOLD state.
          if (!(sys.state & (STATE_SAFETY_DOOR | STATE_JOG | STATE_SLEEP))) { sys.state = STATE_HOLD; }
 8007dc2:	4b76      	ldr	r3, [pc, #472]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	001a      	movs	r2, r3
 8007dc8:	23e0      	movs	r3, #224	; 0xe0
 8007dca:	4013      	ands	r3, r2
 8007dcc:	d102      	bne.n	8007dd4 <protocol_exec_rt_system+0x138>
 8007dce:	4b73      	ldr	r3, [pc, #460]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007dd0:	2210      	movs	r2, #16
 8007dd2:	701a      	strb	r2, [r3, #0]
        }

        // Execute a safety door stop with a feed hold and disable spindle/coolant.
        // NOTE: Safety door differs from feed holds by stopping everything no matter state, disables powered
        // devices (spindle/coolant), and blocks resuming until switch is re-engaged.
        if (rt_exec & EXEC_SAFETY_DOOR) {
 8007dd4:	1cfb      	adds	r3, r7, #3
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	2220      	movs	r2, #32
 8007dda:	4013      	ands	r3, r2
 8007ddc:	d02d      	beq.n	8007e3a <protocol_exec_rt_system+0x19e>
          report_feedback_message(MESSAGE_SAFETY_DOOR_AJAR);
 8007dde:	2006      	movs	r0, #6
 8007de0:	f000 fc96 	bl	8008710 <report_feedback_message>
          // If jogging, block safety door methods until jog cancel is complete. Just flag that it happened.
          if (!(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8007de4:	4b6d      	ldr	r3, [pc, #436]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007de6:	789b      	ldrb	r3, [r3, #2]
 8007de8:	b25b      	sxtb	r3, r3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	db1e      	blt.n	8007e2c <protocol_exec_rt_system+0x190>
            // Check if the safety re-opened during a restore parking motion only. Ignore if
            // already retracting, parked or in sleep state.
            if (sys.state == STATE_SAFETY_DOOR) {
 8007dee:	4b6b      	ldr	r3, [pc, #428]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	2b40      	cmp	r3, #64	; 0x40
 8007df4:	d113      	bne.n	8007e1e <protocol_exec_rt_system+0x182>
              if (sys.suspend & SUSPEND_INITIATE_RESTORE) { // Actively restoring
 8007df6:	4b69      	ldr	r3, [pc, #420]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007df8:	789b      	ldrb	r3, [r3, #2]
 8007dfa:	001a      	movs	r2, r3
 8007dfc:	2308      	movs	r3, #8
 8007dfe:	4013      	ands	r3, r2
 8007e00:	d00d      	beq.n	8007e1e <protocol_exec_rt_system+0x182>
                    st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
                    sys.step_control = (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION);
                    sys.suspend &= ~(SUSPEND_HOLD_COMPLETE);
                  } // else NO_MOTION is active.
                #endif
                sys.suspend &= ~(SUSPEND_RETRACT_COMPLETE | SUSPEND_INITIATE_RESTORE | SUSPEND_RESTORE_COMPLETE);
 8007e02:	4b66      	ldr	r3, [pc, #408]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e04:	789b      	ldrb	r3, [r3, #2]
 8007e06:	221c      	movs	r2, #28
 8007e08:	4393      	bics	r3, r2
 8007e0a:	b2da      	uxtb	r2, r3
 8007e0c:	4b63      	ldr	r3, [pc, #396]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e0e:	709a      	strb	r2, [r3, #2]
                sys.suspend |= SUSPEND_RESTART_RETRACT;
 8007e10:	4b62      	ldr	r3, [pc, #392]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e12:	789b      	ldrb	r3, [r3, #2]
 8007e14:	2202      	movs	r2, #2
 8007e16:	4313      	orrs	r3, r2
 8007e18:	b2da      	uxtb	r2, r3
 8007e1a:	4b60      	ldr	r3, [pc, #384]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e1c:	709a      	strb	r2, [r3, #2]
              }
            }
            if (sys.state != STATE_SLEEP) { sys.state = STATE_SAFETY_DOOR; }
 8007e1e:	4b5f      	ldr	r3, [pc, #380]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	2b80      	cmp	r3, #128	; 0x80
 8007e24:	d002      	beq.n	8007e2c <protocol_exec_rt_system+0x190>
 8007e26:	4b5d      	ldr	r3, [pc, #372]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e28:	2240      	movs	r2, #64	; 0x40
 8007e2a:	701a      	strb	r2, [r3, #0]
          }
          // NOTE: This flag doesn't change when the door closes, unlike sys.state. Ensures any parking motions
          // are executed if the door switch closes and the state returns to HOLD.
          sys.suspend |= SUSPEND_SAFETY_DOOR_AJAR;
 8007e2c:	4b5b      	ldr	r3, [pc, #364]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e2e:	789b      	ldrb	r3, [r3, #2]
 8007e30:	2220      	movs	r2, #32
 8007e32:	4313      	orrs	r3, r2
 8007e34:	b2da      	uxtb	r2, r3
 8007e36:	4b59      	ldr	r3, [pc, #356]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e38:	709a      	strb	r2, [r3, #2]
        }
        
      }

      if (rt_exec & EXEC_SLEEP) {
 8007e3a:	1cfb      	adds	r3, r7, #3
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	b25b      	sxtb	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	da0d      	bge.n	8007e60 <protocol_exec_rt_system+0x1c4>
        if (sys.state == STATE_ALARM) { sys.suspend |= (SUSPEND_RETRACT_COMPLETE|SUSPEND_HOLD_COMPLETE); }
 8007e44:	4b55      	ldr	r3, [pc, #340]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d106      	bne.n	8007e5a <protocol_exec_rt_system+0x1be>
 8007e4c:	4b53      	ldr	r3, [pc, #332]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e4e:	789b      	ldrb	r3, [r3, #2]
 8007e50:	2205      	movs	r2, #5
 8007e52:	4313      	orrs	r3, r2
 8007e54:	b2da      	uxtb	r2, r3
 8007e56:	4b51      	ldr	r3, [pc, #324]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e58:	709a      	strb	r2, [r3, #2]
        sys.state = STATE_SLEEP; 
 8007e5a:	4b50      	ldr	r3, [pc, #320]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e5c:	2280      	movs	r2, #128	; 0x80
 8007e5e:	701a      	strb	r2, [r3, #0]
      }

      system_clear_exec_state_flag((EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_SLEEP));
 8007e60:	20e8      	movs	r0, #232	; 0xe8
 8007e62:	f004 f897 	bl	800bf94 <system_clear_exec_state_flag>
    }

    // Execute a cycle start by starting the stepper interrupt to begin executing the blocks in queue.
    if (rt_exec & EXEC_CYCLE_START) {
 8007e66:	1cfb      	adds	r3, r7, #3
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	d100      	bne.n	8007e72 <protocol_exec_rt_system+0x1d6>
 8007e70:	e066      	b.n	8007f40 <protocol_exec_rt_system+0x2a4>
      // Block if called at same time as the hold commands: feed hold, motion cancel, and safety door.
      // Ensures auto-cycle-start doesn't resume a hold without an explicit user-input.
      if (!(rt_exec & (EXEC_FEED_HOLD | EXEC_MOTION_CANCEL | EXEC_SAFETY_DOOR))) {
 8007e72:	1cfb      	adds	r3, r7, #3
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	2268      	movs	r2, #104	; 0x68
 8007e78:	4013      	ands	r3, r2
 8007e7a:	d15e      	bne.n	8007f3a <protocol_exec_rt_system+0x29e>
        // Resume door state when parking motion has retracted and door has been closed.
        if ((sys.state == STATE_SAFETY_DOOR) && !(sys.suspend & SUSPEND_SAFETY_DOOR_AJAR)) {
 8007e7c:	4b47      	ldr	r3, [pc, #284]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	2b40      	cmp	r3, #64	; 0x40
 8007e82:	d11c      	bne.n	8007ebe <protocol_exec_rt_system+0x222>
 8007e84:	4b45      	ldr	r3, [pc, #276]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e86:	789b      	ldrb	r3, [r3, #2]
 8007e88:	001a      	movs	r2, r3
 8007e8a:	2320      	movs	r3, #32
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	d116      	bne.n	8007ebe <protocol_exec_rt_system+0x222>
          if (sys.suspend & SUSPEND_RESTORE_COMPLETE) {
 8007e90:	4b42      	ldr	r3, [pc, #264]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e92:	789b      	ldrb	r3, [r3, #2]
 8007e94:	001a      	movs	r2, r3
 8007e96:	2310      	movs	r3, #16
 8007e98:	4013      	ands	r3, r2
 8007e9a:	d003      	beq.n	8007ea4 <protocol_exec_rt_system+0x208>
            sys.state = STATE_IDLE; // Set to IDLE to immediately resume the cycle.
 8007e9c:	4b3f      	ldr	r3, [pc, #252]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	701a      	strb	r2, [r3, #0]
 8007ea2:	e00c      	b.n	8007ebe <protocol_exec_rt_system+0x222>
          } else if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 8007ea4:	4b3d      	ldr	r3, [pc, #244]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ea6:	789b      	ldrb	r3, [r3, #2]
 8007ea8:	001a      	movs	r2, r3
 8007eaa:	2304      	movs	r3, #4
 8007eac:	4013      	ands	r3, r2
 8007eae:	d006      	beq.n	8007ebe <protocol_exec_rt_system+0x222>
            // Flag to re-energize powered components and restore original position, if disabled by SAFETY_DOOR.
            // NOTE: For a safety door to resume, the switch must be closed, as indicated by HOLD state, and
            // the retraction execution is complete, which implies the initial feed hold is not active. To
            // restore normal operation, the restore procedures must be initiated by the following flag. Once,
            // they are complete, it will call CYCLE_START automatically to resume and exit the suspend.
            sys.suspend |= SUSPEND_INITIATE_RESTORE;
 8007eb0:	4b3a      	ldr	r3, [pc, #232]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007eb2:	789b      	ldrb	r3, [r3, #2]
 8007eb4:	2208      	movs	r2, #8
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	b2da      	uxtb	r2, r3
 8007eba:	4b38      	ldr	r3, [pc, #224]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ebc:	709a      	strb	r2, [r3, #2]
          }
        }
        // Cycle start only when IDLE or when a hold is complete and ready to resume.
        if ((sys.state == STATE_IDLE) || ((sys.state & STATE_HOLD) && (sys.suspend & SUSPEND_HOLD_COMPLETE))) {
 8007ebe:	4b37      	ldr	r3, [pc, #220]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00b      	beq.n	8007ede <protocol_exec_rt_system+0x242>
 8007ec6:	4b35      	ldr	r3, [pc, #212]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	001a      	movs	r2, r3
 8007ecc:	2310      	movs	r3, #16
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d033      	beq.n	8007f3a <protocol_exec_rt_system+0x29e>
 8007ed2:	4b32      	ldr	r3, [pc, #200]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ed4:	789b      	ldrb	r3, [r3, #2]
 8007ed6:	001a      	movs	r2, r3
 8007ed8:	2301      	movs	r3, #1
 8007eda:	4013      	ands	r3, r2
 8007edc:	d02d      	beq.n	8007f3a <protocol_exec_rt_system+0x29e>
          if (sys.state == STATE_HOLD && sys.spindle_stop_ovr) {
 8007ede:	4b2f      	ldr	r3, [pc, #188]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	2b10      	cmp	r3, #16
 8007ee4:	d10b      	bne.n	8007efe <protocol_exec_rt_system+0x262>
 8007ee6:	4b2d      	ldr	r3, [pc, #180]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ee8:	7a9b      	ldrb	r3, [r3, #10]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d007      	beq.n	8007efe <protocol_exec_rt_system+0x262>
            sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE_CYCLE; // Set to restore in suspend routine and cycle start after.
 8007eee:	4b2b      	ldr	r3, [pc, #172]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007ef0:	7a9b      	ldrb	r3, [r3, #10]
 8007ef2:	2208      	movs	r2, #8
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	b2da      	uxtb	r2, r3
 8007ef8:	4b28      	ldr	r3, [pc, #160]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007efa:	729a      	strb	r2, [r3, #10]
 8007efc:	e01d      	b.n	8007f3a <protocol_exec_rt_system+0x29e>
          } else {
            // Start cycle only if queued motions exist in planner buffer and the motion is not canceled.
            sys.step_control = STEP_CONTROL_NORMAL_OP; // Restore step control to normal operation
 8007efe:	4b27      	ldr	r3, [pc, #156]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f00:	2200      	movs	r2, #0
 8007f02:	711a      	strb	r2, [r3, #4]
            if (plan_get_current_block() && bit_isfalse(sys.suspend,SUSPEND_MOTION_CANCEL)) {
 8007f04:	f7fe ff08 	bl	8006d18 <plan_get_current_block>
 8007f08:	1e03      	subs	r3, r0, #0
 8007f0a:	d010      	beq.n	8007f2e <protocol_exec_rt_system+0x292>
 8007f0c:	4b23      	ldr	r3, [pc, #140]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f0e:	789b      	ldrb	r3, [r3, #2]
 8007f10:	001a      	movs	r2, r3
 8007f12:	2340      	movs	r3, #64	; 0x40
 8007f14:	4013      	ands	r3, r2
 8007f16:	d10a      	bne.n	8007f2e <protocol_exec_rt_system+0x292>
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 8007f18:	4b20      	ldr	r3, [pc, #128]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	709a      	strb	r2, [r3, #2]
              sys.state = STATE_CYCLE;
 8007f1e:	4b1f      	ldr	r3, [pc, #124]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f20:	2208      	movs	r2, #8
 8007f22:	701a      	strb	r2, [r3, #0]
              st_prep_buffer(); // Initialize step segment buffer before beginning cycle.
 8007f24:	f002 fdae 	bl	800aa84 <st_prep_buffer>
              st_wake_up();
 8007f28:	f002 f92a 	bl	800a180 <st_wake_up>
 8007f2c:	e005      	b.n	8007f3a <protocol_exec_rt_system+0x29e>
            } else { // Otherwise, do nothing. Set and resume IDLE state.
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 8007f2e:	4b1b      	ldr	r3, [pc, #108]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f30:	2200      	movs	r2, #0
 8007f32:	709a      	strb	r2, [r3, #2]
              sys.state = STATE_IDLE;
 8007f34:	4b19      	ldr	r3, [pc, #100]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f36:	2200      	movs	r2, #0
 8007f38:	701a      	strb	r2, [r3, #0]
            }
          }
        }
      }
      system_clear_exec_state_flag(EXEC_CYCLE_START);
 8007f3a:	2002      	movs	r0, #2
 8007f3c:	f004 f82a 	bl	800bf94 <system_clear_exec_state_flag>
    }

    if (rt_exec & EXEC_CYCLE_STOP) {
 8007f40:	1cfb      	adds	r3, r7, #3
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	2204      	movs	r2, #4
 8007f46:	4013      	ands	r3, r2
 8007f48:	d05d      	beq.n	8008006 <protocol_exec_rt_system+0x36a>
      // Reinitializes the cycle plan and stepper system after a feed hold for a resume. Called by
      // realtime command execution in the main program, ensuring that the planner re-plans safely.
      // NOTE: Bresenham algorithm variables are still maintained through both the planner and stepper
      // cycle reinitializations. The stepper path should continue exactly as if nothing has happened.
      // NOTE: EXEC_CYCLE_STOP is set by the stepper subsystem when a cycle or feed hold completes.
      if ((sys.state & (STATE_HOLD|STATE_SAFETY_DOOR|STATE_SLEEP)) && !(sys.soft_limit) && !(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8007f4a:	4b14      	ldr	r3, [pc, #80]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	001a      	movs	r2, r3
 8007f50:	23d0      	movs	r3, #208	; 0xd0
 8007f52:	4013      	ands	r3, r2
 8007f54:	d026      	beq.n	8007fa4 <protocol_exec_rt_system+0x308>
 8007f56:	4b11      	ldr	r3, [pc, #68]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f58:	78db      	ldrb	r3, [r3, #3]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d122      	bne.n	8007fa4 <protocol_exec_rt_system+0x308>
 8007f5e:	4b0f      	ldr	r3, [pc, #60]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f60:	789b      	ldrb	r3, [r3, #2]
 8007f62:	b25b      	sxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	db1d      	blt.n	8007fa4 <protocol_exec_rt_system+0x308>
        // Hold complete. Set to indicate ready to resume.  Remain in HOLD or DOOR states until user
        // has issued a resume command or reset.
        plan_cycle_reinitialize();
 8007f68:	f7ff fb30 	bl	80075cc <plan_cycle_reinitialize>
        if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { sys.suspend |= SUSPEND_HOLD_COMPLETE; }
 8007f6c:	4b0b      	ldr	r3, [pc, #44]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f6e:	791b      	ldrb	r3, [r3, #4]
 8007f70:	001a      	movs	r2, r3
 8007f72:	2302      	movs	r3, #2
 8007f74:	4013      	ands	r3, r2
 8007f76:	d006      	beq.n	8007f86 <protocol_exec_rt_system+0x2ea>
 8007f78:	4b08      	ldr	r3, [pc, #32]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f7a:	789b      	ldrb	r3, [r3, #2]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	b2da      	uxtb	r2, r3
 8007f82:	4b06      	ldr	r3, [pc, #24]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f84:	709a      	strb	r2, [r3, #2]
        bit_false(sys.step_control,(STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION));
 8007f86:	4b05      	ldr	r3, [pc, #20]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f88:	791b      	ldrb	r3, [r3, #4]
 8007f8a:	2206      	movs	r2, #6
 8007f8c:	4393      	bics	r3, r2
 8007f8e:	b2da      	uxtb	r2, r3
 8007f90:	4b02      	ldr	r3, [pc, #8]	; (8007f9c <protocol_exec_rt_system+0x300>)
 8007f92:	711a      	strb	r2, [r3, #4]
 8007f94:	e034      	b.n	8008000 <protocol_exec_rt_system+0x364>
 8007f96:	46c0      	nop			; (mov r8, r8)
 8007f98:	20000bec 	.word	0x20000bec
 8007f9c:	20000bb4 	.word	0x20000bb4
 8007fa0:	20000bc9 	.word	0x20000bc9
      } else {
        // Motion complete. Includes CYCLE/JOG/HOMING states and jog cancel/motion cancel/soft limit events.
        // NOTE: Motion and jog cancel both immediately return to idle after the hold completes.
        if (sys.suspend & SUSPEND_JOG_CANCEL) {   // For jog cancel, flush buffers and sync positions.
 8007fa4:	4bb8      	ldr	r3, [pc, #736]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fa6:	789b      	ldrb	r3, [r3, #2]
 8007fa8:	b25b      	sxtb	r3, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	da0a      	bge.n	8007fc4 <protocol_exec_rt_system+0x328>
          sys.step_control = STEP_CONTROL_NORMAL_OP;
 8007fae:	4bb6      	ldr	r3, [pc, #728]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	711a      	strb	r2, [r3, #4]
          plan_reset();
 8007fb4:	f7fe fe4a 	bl	8006c4c <plan_reset>
          st_reset();
 8007fb8:	f002 fc42 	bl	800a840 <st_reset>
          gc_sync_position();
 8007fbc:	f7fb fd00 	bl	80039c0 <gc_sync_position>
          plan_sync_position();
 8007fc0:	f7ff faaa 	bl	8007518 <plan_sync_position>
        }
        if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) { // Only occurs when safety door opens during jog.
 8007fc4:	4bb0      	ldr	r3, [pc, #704]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fc6:	789b      	ldrb	r3, [r3, #2]
 8007fc8:	001a      	movs	r2, r3
 8007fca:	2320      	movs	r3, #32
 8007fcc:	4013      	ands	r3, r2
 8007fce:	d011      	beq.n	8007ff4 <protocol_exec_rt_system+0x358>
          sys.suspend &= ~(SUSPEND_JOG_CANCEL);
 8007fd0:	4bad      	ldr	r3, [pc, #692]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fd2:	789b      	ldrb	r3, [r3, #2]
 8007fd4:	227f      	movs	r2, #127	; 0x7f
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	4bab      	ldr	r3, [pc, #684]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fdc:	709a      	strb	r2, [r3, #2]
          sys.suspend |= SUSPEND_HOLD_COMPLETE;
 8007fde:	4baa      	ldr	r3, [pc, #680]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fe0:	789b      	ldrb	r3, [r3, #2]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	4ba7      	ldr	r3, [pc, #668]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fea:	709a      	strb	r2, [r3, #2]
          sys.state = STATE_SAFETY_DOOR;
 8007fec:	4ba6      	ldr	r3, [pc, #664]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007fee:	2240      	movs	r2, #64	; 0x40
 8007ff0:	701a      	strb	r2, [r3, #0]
 8007ff2:	e005      	b.n	8008000 <protocol_exec_rt_system+0x364>
        } else {
          sys.suspend = SUSPEND_DISABLE;
 8007ff4:	4ba4      	ldr	r3, [pc, #656]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	709a      	strb	r2, [r3, #2]
          sys.state = STATE_IDLE;
 8007ffa:	4ba3      	ldr	r3, [pc, #652]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	701a      	strb	r2, [r3, #0]
        }
      }
      system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 8008000:	2004      	movs	r0, #4
 8008002:	f003 ffc7 	bl	800bf94 <system_clear_exec_state_flag>
    }
  }

  // Execute overrides.
  rt_exec = sys_rt_exec_motion_override; // Copy volatile sys_rt_exec_motion_override
 8008006:	1cfb      	adds	r3, r7, #3
 8008008:	4aa0      	ldr	r2, [pc, #640]	; (800828c <protocol_exec_rt_system+0x5f0>)
 800800a:	7812      	ldrb	r2, [r2, #0]
 800800c:	701a      	strb	r2, [r3, #0]
  if (rt_exec) {
 800800e:	1cfb      	adds	r3, r7, #3
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d100      	bne.n	8008018 <protocol_exec_rt_system+0x37c>
 8008016:	e07c      	b.n	8008112 <protocol_exec_rt_system+0x476>
    system_clear_exec_motion_overrides(); // Clear all motion override flags.
 8008018:	f004 f82c 	bl	800c074 <system_clear_exec_motion_overrides>

    uint8_t new_f_override =  sys.f_override;
 800801c:	1dfb      	adds	r3, r7, #7
 800801e:	4a9a      	ldr	r2, [pc, #616]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008020:	79d2      	ldrb	r2, [r2, #7]
 8008022:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_RESET) { new_f_override = DEFAULT_FEED_OVERRIDE; }
 8008024:	1cfb      	adds	r3, r7, #3
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	2201      	movs	r2, #1
 800802a:	4013      	ands	r3, r2
 800802c:	d002      	beq.n	8008034 <protocol_exec_rt_system+0x398>
 800802e:	1dfb      	adds	r3, r7, #7
 8008030:	2264      	movs	r2, #100	; 0x64
 8008032:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_COARSE_PLUS) { new_f_override += FEED_OVERRIDE_COARSE_INCREMENT; }
 8008034:	1cfb      	adds	r3, r7, #3
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2202      	movs	r2, #2
 800803a:	4013      	ands	r3, r2
 800803c:	d004      	beq.n	8008048 <protocol_exec_rt_system+0x3ac>
 800803e:	1dfb      	adds	r3, r7, #7
 8008040:	1dfa      	adds	r2, r7, #7
 8008042:	7812      	ldrb	r2, [r2, #0]
 8008044:	320a      	adds	r2, #10
 8008046:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_COARSE_MINUS) { new_f_override -= FEED_OVERRIDE_COARSE_INCREMENT; }
 8008048:	1cfb      	adds	r3, r7, #3
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	2204      	movs	r2, #4
 800804e:	4013      	ands	r3, r2
 8008050:	d004      	beq.n	800805c <protocol_exec_rt_system+0x3c0>
 8008052:	1dfb      	adds	r3, r7, #7
 8008054:	1dfa      	adds	r2, r7, #7
 8008056:	7812      	ldrb	r2, [r2, #0]
 8008058:	3a0a      	subs	r2, #10
 800805a:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_FINE_PLUS) { new_f_override += FEED_OVERRIDE_FINE_INCREMENT; }
 800805c:	1cfb      	adds	r3, r7, #3
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	2208      	movs	r2, #8
 8008062:	4013      	ands	r3, r2
 8008064:	d004      	beq.n	8008070 <protocol_exec_rt_system+0x3d4>
 8008066:	1dfb      	adds	r3, r7, #7
 8008068:	1dfa      	adds	r2, r7, #7
 800806a:	7812      	ldrb	r2, [r2, #0]
 800806c:	3201      	adds	r2, #1
 800806e:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_FINE_MINUS) { new_f_override -= FEED_OVERRIDE_FINE_INCREMENT; }
 8008070:	1cfb      	adds	r3, r7, #3
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	2210      	movs	r2, #16
 8008076:	4013      	ands	r3, r2
 8008078:	d004      	beq.n	8008084 <protocol_exec_rt_system+0x3e8>
 800807a:	1dfb      	adds	r3, r7, #7
 800807c:	1dfa      	adds	r2, r7, #7
 800807e:	7812      	ldrb	r2, [r2, #0]
 8008080:	3a01      	subs	r2, #1
 8008082:	701a      	strb	r2, [r3, #0]
    new_f_override = min(new_f_override,MAX_FEED_RATE_OVERRIDE);
 8008084:	1dfa      	adds	r2, r7, #7
 8008086:	1dfb      	adds	r3, r7, #7
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	b2d9      	uxtb	r1, r3
 800808c:	29c8      	cmp	r1, #200	; 0xc8
 800808e:	d900      	bls.n	8008092 <protocol_exec_rt_system+0x3f6>
 8008090:	23c8      	movs	r3, #200	; 0xc8
 8008092:	7013      	strb	r3, [r2, #0]
    new_f_override = max(new_f_override,MIN_FEED_RATE_OVERRIDE);
 8008094:	1dfa      	adds	r2, r7, #7
 8008096:	1dfb      	adds	r3, r7, #7
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	b2d9      	uxtb	r1, r3
 800809c:	290a      	cmp	r1, #10
 800809e:	d200      	bcs.n	80080a2 <protocol_exec_rt_system+0x406>
 80080a0:	230a      	movs	r3, #10
 80080a2:	7013      	strb	r3, [r2, #0]

    uint8_t new_r_override = sys.r_override;
 80080a4:	1dbb      	adds	r3, r7, #6
 80080a6:	4a78      	ldr	r2, [pc, #480]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80080a8:	7a12      	ldrb	r2, [r2, #8]
 80080aa:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_RAPID_OVR_RESET) { new_r_override = DEFAULT_RAPID_OVERRIDE; }
 80080ac:	1cfb      	adds	r3, r7, #3
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	2220      	movs	r2, #32
 80080b2:	4013      	ands	r3, r2
 80080b4:	d002      	beq.n	80080bc <protocol_exec_rt_system+0x420>
 80080b6:	1dbb      	adds	r3, r7, #6
 80080b8:	2264      	movs	r2, #100	; 0x64
 80080ba:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_RAPID_OVR_MEDIUM) { new_r_override = RAPID_OVERRIDE_MEDIUM; }
 80080bc:	1cfb      	adds	r3, r7, #3
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	2240      	movs	r2, #64	; 0x40
 80080c2:	4013      	ands	r3, r2
 80080c4:	d002      	beq.n	80080cc <protocol_exec_rt_system+0x430>
 80080c6:	1dbb      	adds	r3, r7, #6
 80080c8:	2232      	movs	r2, #50	; 0x32
 80080ca:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_RAPID_OVR_LOW) { new_r_override = RAPID_OVERRIDE_LOW; }
 80080cc:	1cfb      	adds	r3, r7, #3
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	b25b      	sxtb	r3, r3
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	da02      	bge.n	80080dc <protocol_exec_rt_system+0x440>
 80080d6:	1dbb      	adds	r3, r7, #6
 80080d8:	2219      	movs	r2, #25
 80080da:	701a      	strb	r2, [r3, #0]

    if ((new_f_override != sys.f_override) || (new_r_override != sys.r_override)) {
 80080dc:	4b6a      	ldr	r3, [pc, #424]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80080de:	79db      	ldrb	r3, [r3, #7]
 80080e0:	1dfa      	adds	r2, r7, #7
 80080e2:	7812      	ldrb	r2, [r2, #0]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d105      	bne.n	80080f4 <protocol_exec_rt_system+0x458>
 80080e8:	4b67      	ldr	r3, [pc, #412]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80080ea:	7a1b      	ldrb	r3, [r3, #8]
 80080ec:	1dba      	adds	r2, r7, #6
 80080ee:	7812      	ldrb	r2, [r2, #0]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d00e      	beq.n	8008112 <protocol_exec_rt_system+0x476>
      sys.f_override = new_f_override;
 80080f4:	4b64      	ldr	r3, [pc, #400]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80080f6:	1dfa      	adds	r2, r7, #7
 80080f8:	7812      	ldrb	r2, [r2, #0]
 80080fa:	71da      	strb	r2, [r3, #7]
      sys.r_override = new_r_override;
 80080fc:	4b62      	ldr	r3, [pc, #392]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80080fe:	1dba      	adds	r2, r7, #6
 8008100:	7812      	ldrb	r2, [r2, #0]
 8008102:	721a      	strb	r2, [r3, #8]
      sys.report_ovr_counter = 0; // Set to report change immediately
 8008104:	4b60      	ldr	r3, [pc, #384]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008106:	2200      	movs	r2, #0
 8008108:	72da      	strb	r2, [r3, #11]
      plan_update_velocity_profile_parameters();
 800810a:	f7fe fedf 	bl	8006ecc <plan_update_velocity_profile_parameters>
      plan_cycle_reinitialize();
 800810e:	f7ff fa5d 	bl	80075cc <plan_cycle_reinitialize>
    }
  }

  rt_exec = sys_rt_exec_accessory_override;
 8008112:	1cfb      	adds	r3, r7, #3
 8008114:	4a5e      	ldr	r2, [pc, #376]	; (8008290 <protocol_exec_rt_system+0x5f4>)
 8008116:	7812      	ldrb	r2, [r2, #0]
 8008118:	701a      	strb	r2, [r3, #0]
  if (rt_exec) {
 800811a:	1cfb      	adds	r3, r7, #3
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d100      	bne.n	8008124 <protocol_exec_rt_system+0x488>
 8008122:	e0a5      	b.n	8008270 <protocol_exec_rt_system+0x5d4>
    system_clear_exec_accessory_overrides(); // Clear all accessory override flags.
 8008124:	f003 ffb2 	bl	800c08c <system_clear_exec_accessory_overrides>

    // NOTE: Unlike motion overrides, spindle overrides do not require a planner reinitialization.
    uint8_t last_s_override =  sys.spindle_speed_ovr;
 8008128:	1d7b      	adds	r3, r7, #5
 800812a:	4a57      	ldr	r2, [pc, #348]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 800812c:	7a52      	ldrb	r2, [r2, #9]
 800812e:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_RESET) { last_s_override = DEFAULT_SPINDLE_SPEED_OVERRIDE; }
 8008130:	1cfb      	adds	r3, r7, #3
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	2201      	movs	r2, #1
 8008136:	4013      	ands	r3, r2
 8008138:	d002      	beq.n	8008140 <protocol_exec_rt_system+0x4a4>
 800813a:	1d7b      	adds	r3, r7, #5
 800813c:	2264      	movs	r2, #100	; 0x64
 800813e:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_PLUS) { last_s_override += SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 8008140:	1cfb      	adds	r3, r7, #3
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	2202      	movs	r2, #2
 8008146:	4013      	ands	r3, r2
 8008148:	d004      	beq.n	8008154 <protocol_exec_rt_system+0x4b8>
 800814a:	1d7b      	adds	r3, r7, #5
 800814c:	1d7a      	adds	r2, r7, #5
 800814e:	7812      	ldrb	r2, [r2, #0]
 8008150:	320a      	adds	r2, #10
 8008152:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_MINUS) { last_s_override -= SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 8008154:	1cfb      	adds	r3, r7, #3
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	2204      	movs	r2, #4
 800815a:	4013      	ands	r3, r2
 800815c:	d004      	beq.n	8008168 <protocol_exec_rt_system+0x4cc>
 800815e:	1d7b      	adds	r3, r7, #5
 8008160:	1d7a      	adds	r2, r7, #5
 8008162:	7812      	ldrb	r2, [r2, #0]
 8008164:	3a0a      	subs	r2, #10
 8008166:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_PLUS) { last_s_override += SPINDLE_OVERRIDE_FINE_INCREMENT; }
 8008168:	1cfb      	adds	r3, r7, #3
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	2208      	movs	r2, #8
 800816e:	4013      	ands	r3, r2
 8008170:	d004      	beq.n	800817c <protocol_exec_rt_system+0x4e0>
 8008172:	1d7b      	adds	r3, r7, #5
 8008174:	1d7a      	adds	r2, r7, #5
 8008176:	7812      	ldrb	r2, [r2, #0]
 8008178:	3201      	adds	r2, #1
 800817a:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_MINUS) { last_s_override -= SPINDLE_OVERRIDE_FINE_INCREMENT; }
 800817c:	1cfb      	adds	r3, r7, #3
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	2210      	movs	r2, #16
 8008182:	4013      	ands	r3, r2
 8008184:	d004      	beq.n	8008190 <protocol_exec_rt_system+0x4f4>
 8008186:	1d7b      	adds	r3, r7, #5
 8008188:	1d7a      	adds	r2, r7, #5
 800818a:	7812      	ldrb	r2, [r2, #0]
 800818c:	3a01      	subs	r2, #1
 800818e:	701a      	strb	r2, [r3, #0]
    last_s_override = min(last_s_override,MAX_SPINDLE_SPEED_OVERRIDE);
 8008190:	1d7a      	adds	r2, r7, #5
 8008192:	1d7b      	adds	r3, r7, #5
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	b2d9      	uxtb	r1, r3
 8008198:	29c8      	cmp	r1, #200	; 0xc8
 800819a:	d900      	bls.n	800819e <protocol_exec_rt_system+0x502>
 800819c:	23c8      	movs	r3, #200	; 0xc8
 800819e:	7013      	strb	r3, [r2, #0]
    last_s_override = max(last_s_override,MIN_SPINDLE_SPEED_OVERRIDE);
 80081a0:	1d7a      	adds	r2, r7, #5
 80081a2:	1d7b      	adds	r3, r7, #5
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	b2d9      	uxtb	r1, r3
 80081a8:	290a      	cmp	r1, #10
 80081aa:	d200      	bcs.n	80081ae <protocol_exec_rt_system+0x512>
 80081ac:	230a      	movs	r3, #10
 80081ae:	7013      	strb	r3, [r2, #0]

    if (last_s_override != sys.spindle_speed_ovr) {
 80081b0:	4b35      	ldr	r3, [pc, #212]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081b2:	7a5b      	ldrb	r3, [r3, #9]
 80081b4:	1d7a      	adds	r2, r7, #5
 80081b6:	7812      	ldrb	r2, [r2, #0]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d00d      	beq.n	80081d8 <protocol_exec_rt_system+0x53c>
      bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 80081bc:	4b32      	ldr	r3, [pc, #200]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081be:	791b      	ldrb	r3, [r3, #4]
 80081c0:	2208      	movs	r2, #8
 80081c2:	4313      	orrs	r3, r2
 80081c4:	b2da      	uxtb	r2, r3
 80081c6:	4b30      	ldr	r3, [pc, #192]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081c8:	711a      	strb	r2, [r3, #4]
      sys.spindle_speed_ovr = last_s_override;
 80081ca:	4b2f      	ldr	r3, [pc, #188]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081cc:	1d7a      	adds	r2, r7, #5
 80081ce:	7812      	ldrb	r2, [r2, #0]
 80081d0:	725a      	strb	r2, [r3, #9]
      sys.report_ovr_counter = 0; // Set to report change immediately
 80081d2:	4b2d      	ldr	r3, [pc, #180]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081d4:	2200      	movs	r2, #0
 80081d6:	72da      	strb	r2, [r3, #11]
    }

    if (rt_exec & EXEC_SPINDLE_OVR_STOP) {
 80081d8:	1cfb      	adds	r3, r7, #3
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	2220      	movs	r2, #32
 80081de:	4013      	ands	r3, r2
 80081e0:	d018      	beq.n	8008214 <protocol_exec_rt_system+0x578>
      // Spindle stop override allowed only while in HOLD state.
      // NOTE: Report counters are set in spindle_set_state() when spindle stop is executed.
      if (sys.state == STATE_HOLD) {
 80081e2:	4b29      	ldr	r3, [pc, #164]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	2b10      	cmp	r3, #16
 80081e8:	d114      	bne.n	8008214 <protocol_exec_rt_system+0x578>
        if (!(sys.spindle_stop_ovr)) { sys.spindle_stop_ovr = SPINDLE_STOP_OVR_INITIATE; }
 80081ea:	4b27      	ldr	r3, [pc, #156]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081ec:	7a9b      	ldrb	r3, [r3, #10]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d103      	bne.n	80081fa <protocol_exec_rt_system+0x55e>
 80081f2:	4b25      	ldr	r3, [pc, #148]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081f4:	2202      	movs	r2, #2
 80081f6:	729a      	strb	r2, [r3, #10]
 80081f8:	e00c      	b.n	8008214 <protocol_exec_rt_system+0x578>
        else if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_ENABLED) { sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE; }
 80081fa:	4b23      	ldr	r3, [pc, #140]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 80081fc:	7a9b      	ldrb	r3, [r3, #10]
 80081fe:	001a      	movs	r2, r3
 8008200:	2301      	movs	r3, #1
 8008202:	4013      	ands	r3, r2
 8008204:	d006      	beq.n	8008214 <protocol_exec_rt_system+0x578>
 8008206:	4b20      	ldr	r3, [pc, #128]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008208:	7a9b      	ldrb	r3, [r3, #10]
 800820a:	2204      	movs	r2, #4
 800820c:	4313      	orrs	r3, r2
 800820e:	b2da      	uxtb	r2, r3
 8008210:	4b1d      	ldr	r3, [pc, #116]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008212:	729a      	strb	r2, [r3, #10]
      }
    }

    // NOTE: Since coolant state always performs a planner sync whenever it changes, the current
    // run state can be determined by checking the parser state.
    if (rt_exec & (EXEC_COOLANT_FLOOD_OVR_TOGGLE | EXEC_COOLANT_MIST_OVR_TOGGLE)) {
 8008214:	1cfb      	adds	r3, r7, #3
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	22c0      	movs	r2, #192	; 0xc0
 800821a:	4013      	ands	r3, r2
 800821c:	d028      	beq.n	8008270 <protocol_exec_rt_system+0x5d4>
      if ((sys.state == STATE_IDLE) || (sys.state & (STATE_CYCLE | STATE_HOLD))) {
 800821e:	4b1a      	ldr	r3, [pc, #104]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d005      	beq.n	8008232 <protocol_exec_rt_system+0x596>
 8008226:	4b18      	ldr	r3, [pc, #96]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	001a      	movs	r2, r3
 800822c:	2318      	movs	r3, #24
 800822e:	4013      	ands	r3, r2
 8008230:	d01e      	beq.n	8008270 <protocol_exec_rt_system+0x5d4>
        uint8_t coolant_state = gc_state.modal.coolant;
 8008232:	1d3b      	adds	r3, r7, #4
 8008234:	4a17      	ldr	r2, [pc, #92]	; (8008294 <protocol_exec_rt_system+0x5f8>)
 8008236:	7a12      	ldrb	r2, [r2, #8]
 8008238:	701a      	strb	r2, [r3, #0]
          if (rt_exec & EXEC_COOLANT_FLOOD_OVR_TOGGLE) {
            if (coolant_state & COOLANT_FLOOD_ENABLE) { bit_false(coolant_state,COOLANT_FLOOD_ENABLE); }
            else { coolant_state |= COOLANT_FLOOD_ENABLE; }
          }
        #else
          if (coolant_state & COOLANT_FLOOD_ENABLE) { bit_false(coolant_state,COOLANT_FLOOD_ENABLE); }
 800823a:	1d3b      	adds	r3, r7, #4
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	2240      	movs	r2, #64	; 0x40
 8008240:	4013      	ands	r3, r2
 8008242:	d006      	beq.n	8008252 <protocol_exec_rt_system+0x5b6>
 8008244:	1d3b      	adds	r3, r7, #4
 8008246:	1d3a      	adds	r2, r7, #4
 8008248:	7812      	ldrb	r2, [r2, #0]
 800824a:	2140      	movs	r1, #64	; 0x40
 800824c:	438a      	bics	r2, r1
 800824e:	701a      	strb	r2, [r3, #0]
 8008250:	e005      	b.n	800825e <protocol_exec_rt_system+0x5c2>
          else { coolant_state |= COOLANT_FLOOD_ENABLE; }
 8008252:	1d3b      	adds	r3, r7, #4
 8008254:	1d3a      	adds	r2, r7, #4
 8008256:	7812      	ldrb	r2, [r2, #0]
 8008258:	2140      	movs	r1, #64	; 0x40
 800825a:	430a      	orrs	r2, r1
 800825c:	701a      	strb	r2, [r3, #0]
        #endif
        coolant_set_state(coolant_state); // Report counter set in coolant_set_state().
 800825e:	1d3b      	adds	r3, r7, #4
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	0018      	movs	r0, r3
 8008264:	f7fb faac 	bl	80037c0 <coolant_set_state>
        gc_state.modal.coolant = coolant_state;
 8008268:	4b0a      	ldr	r3, [pc, #40]	; (8008294 <protocol_exec_rt_system+0x5f8>)
 800826a:	1d3a      	adds	r2, r7, #4
 800826c:	7812      	ldrb	r2, [r2, #0]
 800826e:	721a      	strb	r2, [r3, #8]
      sys_rt_exec_debug = 0;
    }
  #endif

  // Reload step segment buffer
  if (sys.state & (STATE_CYCLE | STATE_HOLD | STATE_SAFETY_DOOR | STATE_HOMING | STATE_SLEEP| STATE_JOG)) {
 8008270:	4b05      	ldr	r3, [pc, #20]	; (8008288 <protocol_exec_rt_system+0x5ec>)
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	001a      	movs	r2, r3
 8008276:	23fc      	movs	r3, #252	; 0xfc
 8008278:	4013      	ands	r3, r2
 800827a:	d001      	beq.n	8008280 <protocol_exec_rt_system+0x5e4>
    st_prep_buffer();
 800827c:	f002 fc02 	bl	800aa84 <st_prep_buffer>
  }

}
 8008280:	46bd      	mov	sp, r7
 8008282:	b002      	add	sp, #8
 8008284:	bd80      	pop	{r7, pc}
 8008286:	46c0      	nop			; (mov r8, r8)
 8008288:	20000bb4 	.word	0x20000bb4
 800828c:	20000bb0 	.word	0x20000bb0
 8008290:	20000bc8 	.word	0x20000bc8
 8008294:	200009c4 	.word	0x200009c4

08008298 <protocol_exec_rt_suspend>:
// The system will enter this loop, create local variables for suspend tasks, and return to
// whatever function that invoked the suspend, such that Grbl resumes normal operation.
// This function is written in a way to promote custom parking motions. Simply use this as a
// template
static void protocol_exec_rt_suspend()
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
    #ifdef USE_LINE_NUMBERS
      pl_data->line_number = PARKING_MOTION_LINE_NUMBER;
    #endif
  #endif

  plan_block_t *block = plan_get_current_block();
 800829e:	f7fe fd3b 	bl	8006d18 <plan_get_current_block>
 80082a2:	0003      	movs	r3, r0
 80082a4:	607b      	str	r3, [r7, #4]
  uint8_t restore_condition;
  #ifdef VARIABLE_SPINDLE
    float restore_spindle_speed;
    if (block == NULL) {
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d10b      	bne.n	80082c4 <protocol_exec_rt_suspend+0x2c>
      restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 80082ac:	4ba4      	ldr	r3, [pc, #656]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 80082ae:	7a59      	ldrb	r1, [r3, #9]
 80082b0:	4ba3      	ldr	r3, [pc, #652]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 80082b2:	7a1a      	ldrb	r2, [r3, #8]
 80082b4:	230f      	movs	r3, #15
 80082b6:	18fb      	adds	r3, r7, r3
 80082b8:	430a      	orrs	r2, r1
 80082ba:	701a      	strb	r2, [r3, #0]
      restore_spindle_speed = gc_state.spindle_speed;
 80082bc:	4ba0      	ldr	r3, [pc, #640]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	60bb      	str	r3, [r7, #8]
 80082c2:	e007      	b.n	80082d4 <protocol_exec_rt_suspend+0x3c>
    } else {
      restore_condition = block->condition;
 80082c4:	230f      	movs	r3, #15
 80082c6:	18fb      	adds	r3, r7, r3
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	7d52      	ldrb	r2, [r2, #21]
 80082cc:	701a      	strb	r2, [r3, #0]
      restore_spindle_speed = block->spindle_speed;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082d2:	60bb      	str	r3, [r7, #8]
    }
    #ifdef DISABLE_LASER_DURING_HOLD
      if (bit_istrue(settings.flags, BITFLAG_LASER_MODE)) {
 80082d4:	4b9b      	ldr	r3, [pc, #620]	; (8008544 <protocol_exec_rt_suspend+0x2ac>)
 80082d6:	2258      	movs	r2, #88	; 0x58
 80082d8:	5c9b      	ldrb	r3, [r3, r2]
 80082da:	001a      	movs	r2, r3
 80082dc:	2302      	movs	r3, #2
 80082de:	4013      	ands	r3, r2
 80082e0:	d100      	bne.n	80082e4 <protocol_exec_rt_suspend+0x4c>
 80082e2:	e123      	b.n	800852c <protocol_exec_rt_suspend+0x294>
        system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP);
 80082e4:	2020      	movs	r0, #32
 80082e6:	f003 fead 	bl	800c044 <system_set_exec_accessory_override_flag>
  #else
    if (block == NULL) { restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant); }
    else { restore_condition = block->condition; }
  #endif

  while (sys.suspend) {
 80082ea:	e11f      	b.n	800852c <protocol_exec_rt_suspend+0x294>

    if (sys.abort) { return; }
 80082ec:	4b96      	ldr	r3, [pc, #600]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80082ee:	785b      	ldrb	r3, [r3, #1]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d000      	beq.n	80082f6 <protocol_exec_rt_suspend+0x5e>
 80082f4:	e120      	b.n	8008538 <protocol_exec_rt_suspend+0x2a0>

    // Block until initial hold is complete and the machine has stopped motion.
    if (sys.suspend & SUSPEND_HOLD_COMPLETE) {
 80082f6:	4b94      	ldr	r3, [pc, #592]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80082f8:	789b      	ldrb	r3, [r3, #2]
 80082fa:	001a      	movs	r2, r3
 80082fc:	2301      	movs	r3, #1
 80082fe:	4013      	ands	r3, r2
 8008300:	d100      	bne.n	8008304 <protocol_exec_rt_suspend+0x6c>
 8008302:	e111      	b.n	8008528 <protocol_exec_rt_suspend+0x290>

      // Parking manager. Handles de/re-energizing, switch state checks, and parking motions for 
      // the safety door and sleep states.
      if (sys.state & (STATE_SAFETY_DOOR | STATE_SLEEP)) {
 8008304:	4b90      	ldr	r3, [pc, #576]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	001a      	movs	r2, r3
 800830a:	23c0      	movs	r3, #192	; 0xc0
 800830c:	4013      	ands	r3, r2
 800830e:	d100      	bne.n	8008312 <protocol_exec_rt_suspend+0x7a>
 8008310:	e0a3      	b.n	800845a <protocol_exec_rt_suspend+0x1c2>
      
        // Handles retraction motions and de-energizing.
        if (bit_isfalse(sys.suspend,SUSPEND_RETRACT_COMPLETE)) {
 8008312:	4b8d      	ldr	r3, [pc, #564]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008314:	789b      	ldrb	r3, [r3, #2]
 8008316:	001a      	movs	r2, r3
 8008318:	2304      	movs	r3, #4
 800831a:	4013      	ands	r3, r2
 800831c:	d119      	bne.n	8008352 <protocol_exec_rt_suspend+0xba>

          // Ensure any prior spindle stop override is disabled at start of safety door routine.
          sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED;
 800831e:	4b8a      	ldr	r3, [pc, #552]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008320:	2200      	movs	r2, #0
 8008322:	729a      	strb	r2, [r3, #10]

          #ifndef PARKING_ENABLE

            spindle_set_state(SPINDLE_DISABLE,0.0f); // De-energize
 8008324:	2300      	movs	r3, #0
 8008326:	1c19      	adds	r1, r3, #0
 8008328:	2000      	movs	r0, #0
 800832a:	f001 fe95 	bl	800a058 <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE);     // De-energize
 800832e:	2000      	movs	r0, #0
 8008330:	f7fb fa46 	bl	80037c0 <coolant_set_state>

            }

          #endif

          sys.suspend &= ~(SUSPEND_RESTART_RETRACT);
 8008334:	4b84      	ldr	r3, [pc, #528]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008336:	789b      	ldrb	r3, [r3, #2]
 8008338:	2202      	movs	r2, #2
 800833a:	4393      	bics	r3, r2
 800833c:	b2da      	uxtb	r2, r3
 800833e:	4b82      	ldr	r3, [pc, #520]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008340:	709a      	strb	r2, [r3, #2]
          sys.suspend |= SUSPEND_RETRACT_COMPLETE;
 8008342:	4b81      	ldr	r3, [pc, #516]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008344:	789b      	ldrb	r3, [r3, #2]
 8008346:	2204      	movs	r2, #4
 8008348:	4313      	orrs	r3, r2
 800834a:	b2da      	uxtb	r2, r3
 800834c:	4b7e      	ldr	r3, [pc, #504]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800834e:	709a      	strb	r2, [r3, #2]
 8008350:	e0ea      	b.n	8008528 <protocol_exec_rt_suspend+0x290>

        } else {

          
          if (sys.state == STATE_SLEEP) {
 8008352:	4b7d      	ldr	r3, [pc, #500]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	2b80      	cmp	r3, #128	; 0x80
 8008358:	d114      	bne.n	8008384 <protocol_exec_rt_suspend+0xec>
            report_feedback_message(MESSAGE_SLEEP_MODE);
 800835a:	200b      	movs	r0, #11
 800835c:	f000 f9d8 	bl	8008710 <report_feedback_message>
            // Spindle and coolant should already be stopped, but do it again just to be sure.
            spindle_set_state(SPINDLE_DISABLE,0.0f); // De-energize
 8008360:	2300      	movs	r3, #0
 8008362:	1c19      	adds	r1, r3, #0
 8008364:	2000      	movs	r0, #0
 8008366:	f001 fe77 	bl	800a058 <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE); // De-energize
 800836a:	2000      	movs	r0, #0
 800836c:	f7fb fa28 	bl	80037c0 <coolant_set_state>
            st_go_idle(); // Disable steppers
 8008370:	f001 ff5a 	bl	800a228 <st_go_idle>
            while (!(sys.abort)) { protocol_exec_rt_system(); } // Do nothing until reset.
 8008374:	e001      	b.n	800837a <protocol_exec_rt_suspend+0xe2>
 8008376:	f7ff fc91 	bl	8007c9c <protocol_exec_rt_system>
 800837a:	4b73      	ldr	r3, [pc, #460]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800837c:	785b      	ldrb	r3, [r3, #1]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d0f9      	beq.n	8008376 <protocol_exec_rt_suspend+0xde>
            return; // Abort received. Return to re-initialize.
 8008382:	e0da      	b.n	800853a <protocol_exec_rt_suspend+0x2a2>
          }    
          
          // Allows resuming from parking/safety door. Actively checks if safety door is closed and ready to resume.
          if (sys.state == STATE_SAFETY_DOOR) {
 8008384:	4b70      	ldr	r3, [pc, #448]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	2b40      	cmp	r3, #64	; 0x40
 800838a:	d10a      	bne.n	80083a2 <protocol_exec_rt_suspend+0x10a>
            if (!(system_check_safety_door_ajar())) {
 800838c:	f003 fa4e 	bl	800b82c <system_check_safety_door_ajar>
 8008390:	1e03      	subs	r3, r0, #0
 8008392:	d106      	bne.n	80083a2 <protocol_exec_rt_suspend+0x10a>
              sys.suspend &= ~(SUSPEND_SAFETY_DOOR_AJAR); // Reset door ajar flag to denote ready to resume.
 8008394:	4b6c      	ldr	r3, [pc, #432]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008396:	789b      	ldrb	r3, [r3, #2]
 8008398:	2220      	movs	r2, #32
 800839a:	4393      	bics	r3, r2
 800839c:	b2da      	uxtb	r2, r3
 800839e:	4b6a      	ldr	r3, [pc, #424]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80083a0:	709a      	strb	r2, [r3, #2]
            }
          }

          // Handles parking restore and safety door resume.
          if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 80083a2:	4b69      	ldr	r3, [pc, #420]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80083a4:	789b      	ldrb	r3, [r3, #2]
 80083a6:	001a      	movs	r2, r3
 80083a8:	2308      	movs	r3, #8
 80083aa:	4013      	ands	r3, r2
 80083ac:	d100      	bne.n	80083b0 <protocol_exec_rt_suspend+0x118>
 80083ae:	e0bb      	b.n	8008528 <protocol_exec_rt_suspend+0x290>
                }
              }
            #endif

            // Delayed Tasks: Restart spindle and coolant, delay to power-up, then resume cycle.
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 80083b0:	4b63      	ldr	r3, [pc, #396]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 80083b2:	7a5b      	ldrb	r3, [r3, #9]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d025      	beq.n	8008404 <protocol_exec_rt_suspend+0x16c>
              // Block if safety door re-opened during prior restore actions.
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 80083b8:	4b63      	ldr	r3, [pc, #396]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80083ba:	789b      	ldrb	r3, [r3, #2]
 80083bc:	001a      	movs	r2, r3
 80083be:	2302      	movs	r3, #2
 80083c0:	4013      	ands	r3, r2
 80083c2:	d11f      	bne.n	8008404 <protocol_exec_rt_suspend+0x16c>
                if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 80083c4:	4b5f      	ldr	r3, [pc, #380]	; (8008544 <protocol_exec_rt_suspend+0x2ac>)
 80083c6:	2258      	movs	r2, #88	; 0x58
 80083c8:	5c9b      	ldrb	r3, [r3, r2]
 80083ca:	001a      	movs	r2, r3
 80083cc:	2302      	movs	r3, #2
 80083ce:	4013      	ands	r3, r2
 80083d0:	d007      	beq.n	80083e2 <protocol_exec_rt_suspend+0x14a>
                  // When in laser mode, ignore spindle spin-up delay. Set to turn on laser when cycle starts.
                  bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 80083d2:	4b5d      	ldr	r3, [pc, #372]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80083d4:	791b      	ldrb	r3, [r3, #4]
 80083d6:	2208      	movs	r2, #8
 80083d8:	4313      	orrs	r3, r2
 80083da:	b2da      	uxtb	r2, r3
 80083dc:	4b5a      	ldr	r3, [pc, #360]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80083de:	711a      	strb	r2, [r3, #4]
 80083e0:	e010      	b.n	8008404 <protocol_exec_rt_suspend+0x16c>
                } else {
                  spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 80083e2:	230f      	movs	r3, #15
 80083e4:	18fb      	adds	r3, r7, r3
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	2230      	movs	r2, #48	; 0x30
 80083ea:	4013      	ands	r3, r2
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	1c11      	adds	r1, r2, #0
 80083f2:	0018      	movs	r0, r3
 80083f4:	f001 fe30 	bl	800a058 <spindle_set_state>
                  delay_sec(SAFETY_DOOR_SPINDLE_DELAY, DELAY_MODE_SYS_SUSPEND);
 80083f8:	2381      	movs	r3, #129	; 0x81
 80083fa:	05db      	lsls	r3, r3, #23
 80083fc:	2101      	movs	r1, #1
 80083fe:	1c18      	adds	r0, r3, #0
 8008400:	f7fe f974 	bl	80066ec <delay_sec>
                }
              }
            }
            if (gc_state.modal.coolant != COOLANT_DISABLE) {
 8008404:	4b4e      	ldr	r3, [pc, #312]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 8008406:	7a1b      	ldrb	r3, [r3, #8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d014      	beq.n	8008436 <protocol_exec_rt_suspend+0x19e>
              // Block if safety door re-opened during prior restore actions.
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 800840c:	4b4e      	ldr	r3, [pc, #312]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800840e:	789b      	ldrb	r3, [r3, #2]
 8008410:	001a      	movs	r2, r3
 8008412:	2302      	movs	r3, #2
 8008414:	4013      	ands	r3, r2
 8008416:	d10e      	bne.n	8008436 <protocol_exec_rt_suspend+0x19e>
                // NOTE: Laser mode will honor this delay. An exhaust system is often controlled by this pin.
                coolant_set_state((restore_condition & (PL_COND_FLAG_COOLANT_FLOOD | PL_COND_FLAG_COOLANT_FLOOD)));
 8008418:	230f      	movs	r3, #15
 800841a:	18fb      	adds	r3, r7, r3
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	2240      	movs	r2, #64	; 0x40
 8008420:	4013      	ands	r3, r2
 8008422:	b2db      	uxtb	r3, r3
 8008424:	0018      	movs	r0, r3
 8008426:	f7fb f9cb 	bl	80037c0 <coolant_set_state>
                delay_sec(SAFETY_DOOR_COOLANT_DELAY, DELAY_MODE_SYS_SUSPEND);
 800842a:	23fe      	movs	r3, #254	; 0xfe
 800842c:	059b      	lsls	r3, r3, #22
 800842e:	2101      	movs	r1, #1
 8008430:	1c18      	adds	r0, r3, #0
 8008432:	f7fe f95b 	bl	80066ec <delay_sec>
                  mc_parking_motion(restore_target, pl_data);
                }
              }
            #endif

            if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 8008436:	4b44      	ldr	r3, [pc, #272]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008438:	789b      	ldrb	r3, [r3, #2]
 800843a:	001a      	movs	r2, r3
 800843c:	2302      	movs	r3, #2
 800843e:	4013      	ands	r3, r2
 8008440:	d000      	beq.n	8008444 <protocol_exec_rt_suspend+0x1ac>
 8008442:	e071      	b.n	8008528 <protocol_exec_rt_suspend+0x290>
              sys.suspend |= SUSPEND_RESTORE_COMPLETE;
 8008444:	4b40      	ldr	r3, [pc, #256]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008446:	789b      	ldrb	r3, [r3, #2]
 8008448:	2210      	movs	r2, #16
 800844a:	4313      	orrs	r3, r2
 800844c:	b2da      	uxtb	r2, r3
 800844e:	4b3e      	ldr	r3, [pc, #248]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008450:	709a      	strb	r2, [r3, #2]
              system_set_exec_state_flag(EXEC_CYCLE_START); // Set to resume program.
 8008452:	2002      	movs	r0, #2
 8008454:	f003 fd86 	bl	800bf64 <system_set_exec_state_flag>
 8008458:	e066      	b.n	8008528 <protocol_exec_rt_suspend+0x290>

      } else {

        // Feed hold manager. Controls spindle stop override states.
        // NOTE: Hold ensured as completed by condition check at the beginning of suspend routine.
        if (sys.spindle_stop_ovr) {
 800845a:	4b3b      	ldr	r3, [pc, #236]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800845c:	7a9b      	ldrb	r3, [r3, #10]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d04a      	beq.n	80084f8 <protocol_exec_rt_suspend+0x260>
          // Handles beginning of spindle stop
          if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_INITIATE) {
 8008462:	4b39      	ldr	r3, [pc, #228]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008464:	7a9b      	ldrb	r3, [r3, #10]
 8008466:	001a      	movs	r2, r3
 8008468:	2302      	movs	r3, #2
 800846a:	4013      	ands	r3, r2
 800846c:	d010      	beq.n	8008490 <protocol_exec_rt_suspend+0x1f8>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 800846e:	4b34      	ldr	r3, [pc, #208]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 8008470:	7a5b      	ldrb	r3, [r3, #9]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d008      	beq.n	8008488 <protocol_exec_rt_suspend+0x1f0>
              spindle_set_state(SPINDLE_DISABLE,0.0f); // De-energize
 8008476:	2300      	movs	r3, #0
 8008478:	1c19      	adds	r1, r3, #0
 800847a:	2000      	movs	r0, #0
 800847c:	f001 fdec 	bl	800a058 <spindle_set_state>
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_ENABLED; // Set stop override state to enabled, if de-energized.
 8008480:	4b31      	ldr	r3, [pc, #196]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008482:	2201      	movs	r2, #1
 8008484:	729a      	strb	r2, [r3, #10]
 8008486:	e04f      	b.n	8008528 <protocol_exec_rt_suspend+0x290>
            } else {
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 8008488:	4b2f      	ldr	r3, [pc, #188]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800848a:	2200      	movs	r2, #0
 800848c:	729a      	strb	r2, [r3, #10]
 800848e:	e04b      	b.n	8008528 <protocol_exec_rt_suspend+0x290>
            }
          // Handles restoring of spindle state
          } else if (sys.spindle_stop_ovr & (SPINDLE_STOP_OVR_RESTORE | SPINDLE_STOP_OVR_RESTORE_CYCLE)) {
 8008490:	4b2d      	ldr	r3, [pc, #180]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008492:	7a9b      	ldrb	r3, [r3, #10]
 8008494:	001a      	movs	r2, r3
 8008496:	230c      	movs	r3, #12
 8008498:	4013      	ands	r3, r2
 800849a:	d045      	beq.n	8008528 <protocol_exec_rt_suspend+0x290>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 800849c:	4b28      	ldr	r3, [pc, #160]	; (8008540 <protocol_exec_rt_suspend+0x2a8>)
 800849e:	7a5b      	ldrb	r3, [r3, #9]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d01c      	beq.n	80084de <protocol_exec_rt_suspend+0x246>
              report_feedback_message(MESSAGE_SPINDLE_RESTORE);
 80084a4:	200a      	movs	r0, #10
 80084a6:	f000 f933 	bl	8008710 <report_feedback_message>
              if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 80084aa:	4b26      	ldr	r3, [pc, #152]	; (8008544 <protocol_exec_rt_suspend+0x2ac>)
 80084ac:	2258      	movs	r2, #88	; 0x58
 80084ae:	5c9b      	ldrb	r3, [r3, r2]
 80084b0:	001a      	movs	r2, r3
 80084b2:	2302      	movs	r3, #2
 80084b4:	4013      	ands	r3, r2
 80084b6:	d007      	beq.n	80084c8 <protocol_exec_rt_suspend+0x230>
                // When in laser mode, ignore spindle spin-up delay. Set to turn on laser when cycle starts.
                bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 80084b8:	4b23      	ldr	r3, [pc, #140]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80084ba:	791b      	ldrb	r3, [r3, #4]
 80084bc:	2208      	movs	r2, #8
 80084be:	4313      	orrs	r3, r2
 80084c0:	b2da      	uxtb	r2, r3
 80084c2:	4b21      	ldr	r3, [pc, #132]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80084c4:	711a      	strb	r2, [r3, #4]
 80084c6:	e00a      	b.n	80084de <protocol_exec_rt_suspend+0x246>
              } else {
                spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 80084c8:	230f      	movs	r3, #15
 80084ca:	18fb      	adds	r3, r7, r3
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	2230      	movs	r2, #48	; 0x30
 80084d0:	4013      	ands	r3, r2
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	1c11      	adds	r1, r2, #0
 80084d8:	0018      	movs	r0, r3
 80084da:	f001 fdbd 	bl	800a058 <spindle_set_state>
              }
            }
            if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_RESTORE_CYCLE) {
 80084de:	4b1a      	ldr	r3, [pc, #104]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80084e0:	7a9b      	ldrb	r3, [r3, #10]
 80084e2:	001a      	movs	r2, r3
 80084e4:	2308      	movs	r3, #8
 80084e6:	4013      	ands	r3, r2
 80084e8:	d002      	beq.n	80084f0 <protocol_exec_rt_suspend+0x258>
              system_set_exec_state_flag(EXEC_CYCLE_START);  // Set to resume program.
 80084ea:	2002      	movs	r0, #2
 80084ec:	f003 fd3a 	bl	800bf64 <system_set_exec_state_flag>
            }
            sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 80084f0:	4b15      	ldr	r3, [pc, #84]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80084f2:	2200      	movs	r2, #0
 80084f4:	729a      	strb	r2, [r3, #10]
 80084f6:	e017      	b.n	8008528 <protocol_exec_rt_suspend+0x290>
          }
        } else {
          // Handles spindle state during hold. NOTE: Spindle speed overrides may be altered during hold state.
          // NOTE: STEP_CONTROL_UPDATE_SPINDLE_PWM is automatically reset upon resume in step generator.
          if (bit_istrue(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 80084f8:	4b13      	ldr	r3, [pc, #76]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 80084fa:	791b      	ldrb	r3, [r3, #4]
 80084fc:	001a      	movs	r2, r3
 80084fe:	2308      	movs	r3, #8
 8008500:	4013      	ands	r3, r2
 8008502:	d011      	beq.n	8008528 <protocol_exec_rt_suspend+0x290>
            spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8008504:	230f      	movs	r3, #15
 8008506:	18fb      	adds	r3, r7, r3
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	2230      	movs	r2, #48	; 0x30
 800850c:	4013      	ands	r3, r2
 800850e:	b2db      	uxtb	r3, r3
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	1c11      	adds	r1, r2, #0
 8008514:	0018      	movs	r0, r3
 8008516:	f001 fd9f 	bl	800a058 <spindle_set_state>
            bit_false(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 800851a:	4b0b      	ldr	r3, [pc, #44]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800851c:	791b      	ldrb	r3, [r3, #4]
 800851e:	2208      	movs	r2, #8
 8008520:	4393      	bics	r3, r2
 8008522:	b2da      	uxtb	r2, r3
 8008524:	4b08      	ldr	r3, [pc, #32]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 8008526:	711a      	strb	r2, [r3, #4]
        }

      }
    }

    protocol_exec_rt_system();
 8008528:	f7ff fbb8 	bl	8007c9c <protocol_exec_rt_system>
  while (sys.suspend) {
 800852c:	4b06      	ldr	r3, [pc, #24]	; (8008548 <protocol_exec_rt_suspend+0x2b0>)
 800852e:	789b      	ldrb	r3, [r3, #2]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d000      	beq.n	8008536 <protocol_exec_rt_suspend+0x29e>
 8008534:	e6da      	b.n	80082ec <protocol_exec_rt_suspend+0x54>
 8008536:	e000      	b.n	800853a <protocol_exec_rt_suspend+0x2a2>
    if (sys.abort) { return; }
 8008538:	46c0      	nop			; (mov r8, r8)

  }
}
 800853a:	46bd      	mov	sp, r7
 800853c:	b004      	add	sp, #16
 800853e:	bd80      	pop	{r7, pc}
 8008540:	200009c4 	.word	0x200009c4
 8008544:	20000b44 	.word	0x20000b44
 8008548:	20000bb4 	.word	0x20000bb4

0800854c <report_util_setting_prefix>:

#include "grbl.h"


// Internal report utilities to reduce flash with repetitive tasks turned into functions.
void report_util_setting_prefix(uint8_t n) { serial_write('$'); print_uint8_base10(n); serial_write('='); }
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	0002      	movs	r2, r0
 8008554:	1dfb      	adds	r3, r7, #7
 8008556:	701a      	strb	r2, [r3, #0]
 8008558:	2024      	movs	r0, #36	; 0x24
 800855a:	f000 fefd 	bl	8009358 <serial_write>
 800855e:	1dfb      	adds	r3, r7, #7
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	0018      	movs	r0, r3
 8008564:	f7ff f858 	bl	8007618 <print_uint8_base10>
 8008568:	203d      	movs	r0, #61	; 0x3d
 800856a:	f000 fef5 	bl	8009358 <serial_write>
 800856e:	46c0      	nop			; (mov r8, r8)
 8008570:	46bd      	mov	sp, r7
 8008572:	b002      	add	sp, #8
 8008574:	bd80      	pop	{r7, pc}
	...

08008578 <report_util_line_feed>:
static void report_util_line_feed() { printPgmString(PSTR("\r\n")); }
 8008578:	b580      	push	{r7, lr}
 800857a:	af00      	add	r7, sp, #0
 800857c:	4b03      	ldr	r3, [pc, #12]	; (800858c <report_util_line_feed+0x14>)
 800857e:	0018      	movs	r0, r3
 8008580:	f7ff f836 	bl	80075f0 <printString>
 8008584:	46c0      	nop			; (mov r8, r8)
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	46c0      	nop			; (mov r8, r8)
 800858c:	0800d8c4 	.word	0x0800d8c4

08008590 <report_util_feedback_line_feed>:
static void report_util_feedback_line_feed() { serial_write(']'); report_util_line_feed(); }
 8008590:	b580      	push	{r7, lr}
 8008592:	af00      	add	r7, sp, #0
 8008594:	205d      	movs	r0, #93	; 0x5d
 8008596:	f000 fedf 	bl	8009358 <serial_write>
 800859a:	f7ff ffed 	bl	8008578 <report_util_line_feed>
 800859e:	46c0      	nop			; (mov r8, r8)
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <report_util_gcode_modes_G>:
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 80085a4:	b580      	push	{r7, lr}
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	4b03      	ldr	r3, [pc, #12]	; (80085b8 <report_util_gcode_modes_G+0x14>)
 80085aa:	0018      	movs	r0, r3
 80085ac:	f7ff f820 	bl	80075f0 <printString>
 80085b0:	46c0      	nop			; (mov r8, r8)
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	46c0      	nop			; (mov r8, r8)
 80085b8:	0800d8c8 	.word	0x0800d8c8

080085bc <report_util_gcode_modes_M>:
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 80085bc:	b580      	push	{r7, lr}
 80085be:	af00      	add	r7, sp, #0
 80085c0:	4b03      	ldr	r3, [pc, #12]	; (80085d0 <report_util_gcode_modes_M+0x14>)
 80085c2:	0018      	movs	r0, r3
 80085c4:	f7ff f814 	bl	80075f0 <printString>
 80085c8:	46c0      	nop			; (mov r8, r8)
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	46c0      	nop			; (mov r8, r8)
 80085d0:	0800d8cc 	.word	0x0800d8cc

080085d4 <report_util_axis_values>:
// static void report_util_comment_line_feed() { serial_write(')'); report_util_line_feed(); }
static void report_util_axis_values(float *axis_value) {
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 80085dc:	230f      	movs	r3, #15
 80085de:	18fb      	adds	r3, r7, r3
 80085e0:	2200      	movs	r2, #0
 80085e2:	701a      	strb	r2, [r3, #0]
 80085e4:	e018      	b.n	8008618 <report_util_axis_values+0x44>
    printFloat_CoordValue(axis_value[idx]);
 80085e6:	230f      	movs	r3, #15
 80085e8:	18fb      	adds	r3, r7, r3
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	18d3      	adds	r3, r2, r3
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	1c18      	adds	r0, r3, #0
 80085f6:	f7ff f929 	bl	800784c <printFloat_CoordValue>
    if (idx < (N_AXIS-1)) { serial_write(','); }
 80085fa:	230f      	movs	r3, #15
 80085fc:	18fb      	adds	r3, r7, r3
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	2b02      	cmp	r3, #2
 8008602:	d802      	bhi.n	800860a <report_util_axis_values+0x36>
 8008604:	202c      	movs	r0, #44	; 0x2c
 8008606:	f000 fea7 	bl	8009358 <serial_write>
  for (idx=0; idx<N_AXIS; idx++) {
 800860a:	230f      	movs	r3, #15
 800860c:	18fb      	adds	r3, r7, r3
 800860e:	781a      	ldrb	r2, [r3, #0]
 8008610:	230f      	movs	r3, #15
 8008612:	18fb      	adds	r3, r7, r3
 8008614:	3201      	adds	r2, #1
 8008616:	701a      	strb	r2, [r3, #0]
 8008618:	230f      	movs	r3, #15
 800861a:	18fb      	adds	r3, r7, r3
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	2b03      	cmp	r3, #3
 8008620:	d9e1      	bls.n	80085e6 <report_util_axis_values+0x12>
  }
}
 8008622:	46c0      	nop			; (mov r8, r8)
 8008624:	46bd      	mov	sp, r7
 8008626:	b004      	add	sp, #16
 8008628:	bd80      	pop	{r7, pc}

0800862a <report_util_uint8_setting>:
  }
  report_util_comment_line_feed();
}
*/

static void report_util_uint8_setting(uint8_t n, int val) {
 800862a:	b580      	push	{r7, lr}
 800862c:	b082      	sub	sp, #8
 800862e:	af00      	add	r7, sp, #0
 8008630:	0002      	movs	r2, r0
 8008632:	6039      	str	r1, [r7, #0]
 8008634:	1dfb      	adds	r3, r7, #7
 8008636:	701a      	strb	r2, [r3, #0]
  report_util_setting_prefix(n);
 8008638:	1dfb      	adds	r3, r7, #7
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	0018      	movs	r0, r3
 800863e:	f7ff ff85 	bl	800854c <report_util_setting_prefix>
  print_uint8_base10(val);
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	b2db      	uxtb	r3, r3
 8008646:	0018      	movs	r0, r3
 8008648:	f7fe ffe6 	bl	8007618 <print_uint8_base10>
  report_util_line_feed(); // report_util_setting_string(n); 
 800864c:	f7ff ff94 	bl	8008578 <report_util_line_feed>
}
 8008650:	46c0      	nop			; (mov r8, r8)
 8008652:	46bd      	mov	sp, r7
 8008654:	b002      	add	sp, #8
 8008656:	bd80      	pop	{r7, pc}

08008658 <report_util_float_setting>:
static void report_util_float_setting(uint8_t n, float val, uint8_t n_decimal) {
 8008658:	b580      	push	{r7, lr}
 800865a:	b082      	sub	sp, #8
 800865c:	af00      	add	r7, sp, #0
 800865e:	6039      	str	r1, [r7, #0]
 8008660:	0011      	movs	r1, r2
 8008662:	1dfb      	adds	r3, r7, #7
 8008664:	1c02      	adds	r2, r0, #0
 8008666:	701a      	strb	r2, [r3, #0]
 8008668:	1dbb      	adds	r3, r7, #6
 800866a:	1c0a      	adds	r2, r1, #0
 800866c:	701a      	strb	r2, [r3, #0]
  report_util_setting_prefix(n);
 800866e:	1dfb      	adds	r3, r7, #7
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	0018      	movs	r0, r3
 8008674:	f7ff ff6a 	bl	800854c <report_util_setting_prefix>
  printFloat(val, n_decimal);
 8008678:	1dbb      	adds	r3, r7, #6
 800867a:	781a      	ldrb	r2, [r3, #0]
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	0011      	movs	r1, r2
 8008680:	1c18      	adds	r0, r3, #0
 8008682:	f7ff f82b 	bl	80076dc <printFloat>
  report_util_line_feed(); // report_util_setting_string(n);
 8008686:	f7ff ff77 	bl	8008578 <report_util_line_feed>
}
 800868a:	46c0      	nop			; (mov r8, r8)
 800868c:	46bd      	mov	sp, r7
 800868e:	b002      	add	sp, #8
 8008690:	bd80      	pop	{r7, pc}
	...

08008694 <report_status_message>:
// 'error:'  to indicate some error event with the line or some critical system error during
// operation. Errors events can originate from the g-code parser, settings module, or asynchronously
// from a critical error, such as a triggered hard limit. Interface should always monitor for these
// responses.
void report_status_message(uint8_t status_code)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	0002      	movs	r2, r0
 800869c:	1dfb      	adds	r3, r7, #7
 800869e:	701a      	strb	r2, [r3, #0]
  switch(status_code) {
 80086a0:	1dfb      	adds	r3, r7, #7
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d104      	bne.n	80086b2 <report_status_message+0x1e>
    case STATUS_OK: // STATUS_OK
      printPgmString(PSTR("ok\r\n")); break;
 80086a8:	4b09      	ldr	r3, [pc, #36]	; (80086d0 <report_status_message+0x3c>)
 80086aa:	0018      	movs	r0, r3
 80086ac:	f7fe ffa0 	bl	80075f0 <printString>
 80086b0:	e00a      	b.n	80086c8 <report_status_message+0x34>
    default:
      printPgmString(PSTR("error:"));
 80086b2:	4b08      	ldr	r3, [pc, #32]	; (80086d4 <report_status_message+0x40>)
 80086b4:	0018      	movs	r0, r3
 80086b6:	f7fe ff9b 	bl	80075f0 <printString>
      print_uint8_base10(status_code);
 80086ba:	1dfb      	adds	r3, r7, #7
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	0018      	movs	r0, r3
 80086c0:	f7fe ffaa 	bl	8007618 <print_uint8_base10>
      report_util_line_feed();
 80086c4:	f7ff ff58 	bl	8008578 <report_util_line_feed>
  }
}
 80086c8:	46c0      	nop			; (mov r8, r8)
 80086ca:	46bd      	mov	sp, r7
 80086cc:	b002      	add	sp, #8
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	0800d8d0 	.word	0x0800d8d0
 80086d4:	0800d8d8 	.word	0x0800d8d8

080086d8 <report_alarm_message>:

// Prints alarm messages.
void report_alarm_message(uint8_t alarm_code)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	0002      	movs	r2, r0
 80086e0:	1dfb      	adds	r3, r7, #7
 80086e2:	701a      	strb	r2, [r3, #0]
  printPgmString(PSTR("ALARM:"));
 80086e4:	4b09      	ldr	r3, [pc, #36]	; (800870c <report_alarm_message+0x34>)
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7fe ff82 	bl	80075f0 <printString>
  print_uint8_base10(alarm_code);
 80086ec:	1dfb      	adds	r3, r7, #7
 80086ee:	781b      	ldrb	r3, [r3, #0]
 80086f0:	0018      	movs	r0, r3
 80086f2:	f7fe ff91 	bl	8007618 <print_uint8_base10>
  report_util_line_feed();
 80086f6:	f7ff ff3f 	bl	8008578 <report_util_line_feed>
  delay_ms(500); // Force delay to ensure message clears serial write buffer.
 80086fa:	23fa      	movs	r3, #250	; 0xfa
 80086fc:	005b      	lsls	r3, r3, #1
 80086fe:	0018      	movs	r0, r3
 8008700:	f7fe f836 	bl	8006770 <delay_ms>
}
 8008704:	46c0      	nop			; (mov r8, r8)
 8008706:	46bd      	mov	sp, r7
 8008708:	b002      	add	sp, #8
 800870a:	bd80      	pop	{r7, pc}
 800870c:	0800d8e0 	.word	0x0800d8e0

08008710 <report_feedback_message>:
// user feedback for things that are not of the status/alarm message protocol. These are
// messages such as setup warnings, switch toggling, and how to exit alarms.
// NOTE: For interfaces, messages are always placed within brackets. And if silent mode
// is installed, the message number codes are less than zero.
void report_feedback_message(uint8_t message_code)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
 8008716:	0002      	movs	r2, r0
 8008718:	1dfb      	adds	r3, r7, #7
 800871a:	701a      	strb	r2, [r3, #0]
  printPgmString(PSTR("[MSG:"));
 800871c:	4b24      	ldr	r3, [pc, #144]	; (80087b0 <report_feedback_message+0xa0>)
 800871e:	0018      	movs	r0, r3
 8008720:	f7fe ff66 	bl	80075f0 <printString>
  switch(message_code) {
 8008724:	1dfb      	adds	r3, r7, #7
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	2b0b      	cmp	r3, #11
 800872a:	d83b      	bhi.n	80087a4 <report_feedback_message+0x94>
 800872c:	009a      	lsls	r2, r3, #2
 800872e:	4b21      	ldr	r3, [pc, #132]	; (80087b4 <report_feedback_message+0xa4>)
 8008730:	18d3      	adds	r3, r2, r3
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	469f      	mov	pc, r3
    case MESSAGE_CRITICAL_EVENT:
      printPgmString(PSTR("Reset to continue")); break;
 8008736:	4b20      	ldr	r3, [pc, #128]	; (80087b8 <report_feedback_message+0xa8>)
 8008738:	0018      	movs	r0, r3
 800873a:	f7fe ff59 	bl	80075f0 <printString>
 800873e:	e031      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_ALARM_LOCK:
      printPgmString(PSTR("'$H'|'$X' to unlock")); break;
 8008740:	4b1e      	ldr	r3, [pc, #120]	; (80087bc <report_feedback_message+0xac>)
 8008742:	0018      	movs	r0, r3
 8008744:	f7fe ff54 	bl	80075f0 <printString>
 8008748:	e02c      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_ALARM_UNLOCK:
      printPgmString(PSTR("Caution: Unlocked")); break;
 800874a:	4b1d      	ldr	r3, [pc, #116]	; (80087c0 <report_feedback_message+0xb0>)
 800874c:	0018      	movs	r0, r3
 800874e:	f7fe ff4f 	bl	80075f0 <printString>
 8008752:	e027      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_ENABLED:
      printPgmString(PSTR("Enabled")); break;
 8008754:	4b1b      	ldr	r3, [pc, #108]	; (80087c4 <report_feedback_message+0xb4>)
 8008756:	0018      	movs	r0, r3
 8008758:	f7fe ff4a 	bl	80075f0 <printString>
 800875c:	e022      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_DISABLED:
      printPgmString(PSTR("Disabled")); break;
 800875e:	4b1a      	ldr	r3, [pc, #104]	; (80087c8 <report_feedback_message+0xb8>)
 8008760:	0018      	movs	r0, r3
 8008762:	f7fe ff45 	bl	80075f0 <printString>
 8008766:	e01d      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_SAFETY_DOOR_AJAR:
      printPgmString(PSTR("Check Door")); break;
 8008768:	4b18      	ldr	r3, [pc, #96]	; (80087cc <report_feedback_message+0xbc>)
 800876a:	0018      	movs	r0, r3
 800876c:	f7fe ff40 	bl	80075f0 <printString>
 8008770:	e018      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_CHECK_LIMITS:
      printPgmString(PSTR("Check Limits")); break;
 8008772:	4b17      	ldr	r3, [pc, #92]	; (80087d0 <report_feedback_message+0xc0>)
 8008774:	0018      	movs	r0, r3
 8008776:	f7fe ff3b 	bl	80075f0 <printString>
 800877a:	e013      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_PROGRAM_END:
      printPgmString(PSTR("Pgm End")); break;
 800877c:	4b15      	ldr	r3, [pc, #84]	; (80087d4 <report_feedback_message+0xc4>)
 800877e:	0018      	movs	r0, r3
 8008780:	f7fe ff36 	bl	80075f0 <printString>
 8008784:	e00e      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_RESTORE_DEFAULTS:
      printPgmString(PSTR("Restoring defaults")); break;
 8008786:	4b14      	ldr	r3, [pc, #80]	; (80087d8 <report_feedback_message+0xc8>)
 8008788:	0018      	movs	r0, r3
 800878a:	f7fe ff31 	bl	80075f0 <printString>
 800878e:	e009      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_SPINDLE_RESTORE:
      printPgmString(PSTR("Restoring spindle")); break;
 8008790:	4b12      	ldr	r3, [pc, #72]	; (80087dc <report_feedback_message+0xcc>)
 8008792:	0018      	movs	r0, r3
 8008794:	f7fe ff2c 	bl	80075f0 <printString>
 8008798:	e004      	b.n	80087a4 <report_feedback_message+0x94>
    case MESSAGE_SLEEP_MODE:
      printPgmString(PSTR("Sleeping")); break;
 800879a:	4b11      	ldr	r3, [pc, #68]	; (80087e0 <report_feedback_message+0xd0>)
 800879c:	0018      	movs	r0, r3
 800879e:	f7fe ff27 	bl	80075f0 <printString>
 80087a2:	46c0      	nop			; (mov r8, r8)
  }
  report_util_feedback_line_feed();
 80087a4:	f7ff fef4 	bl	8008590 <report_util_feedback_line_feed>
}
 80087a8:	46c0      	nop			; (mov r8, r8)
 80087aa:	46bd      	mov	sp, r7
 80087ac:	b002      	add	sp, #8
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	0800d8e8 	.word	0x0800d8e8
 80087b4:	0800de44 	.word	0x0800de44
 80087b8:	0800d8f0 	.word	0x0800d8f0
 80087bc:	0800d904 	.word	0x0800d904
 80087c0:	0800d918 	.word	0x0800d918
 80087c4:	0800d92c 	.word	0x0800d92c
 80087c8:	0800d934 	.word	0x0800d934
 80087cc:	0800d940 	.word	0x0800d940
 80087d0:	0800d94c 	.word	0x0800d94c
 80087d4:	0800d95c 	.word	0x0800d95c
 80087d8:	0800d964 	.word	0x0800d964
 80087dc:	0800d978 	.word	0x0800d978
 80087e0:	0800d98c 	.word	0x0800d98c

080087e4 <report_init_message>:


// Welcome message
void report_init_message()
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	af00      	add	r7, sp, #0
  printPgmString(PSTR("\r\nGrbl " GRBL_VERSION " ['$' for help]\r\n"));
 80087e8:	4b03      	ldr	r3, [pc, #12]	; (80087f8 <report_init_message+0x14>)
 80087ea:	0018      	movs	r0, r3
 80087ec:	f7fe ff00 	bl	80075f0 <printString>
}
 80087f0:	46c0      	nop			; (mov r8, r8)
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	46c0      	nop			; (mov r8, r8)
 80087f8:	0800d998 	.word	0x0800d998

080087fc <report_grbl_help>:

// Grbl help message
void report_grbl_help() {
 80087fc:	b580      	push	{r7, lr}
 80087fe:	af00      	add	r7, sp, #0
  printPgmString(PSTR("[HLP:$$ $# $G $I $N $x=val $Nx=line $J=line $SLP $C $X $H ~ ! ? ctrl-x]\r\n"));    
 8008800:	4b03      	ldr	r3, [pc, #12]	; (8008810 <report_grbl_help+0x14>)
 8008802:	0018      	movs	r0, r3
 8008804:	f7fe fef4 	bl	80075f0 <printString>
}
 8008808:	46c0      	nop			; (mov r8, r8)
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	46c0      	nop			; (mov r8, r8)
 8008810:	0800d9b8 	.word	0x0800d9b8

08008814 <report_grbl_settings>:


// Grbl global settings print out.
// NOTE: The numbering scheme here must correlate to storing in settings.c
void report_grbl_settings() {
 8008814:	b590      	push	{r4, r7, lr}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
  // Print Grbl settings.
  report_util_uint8_setting(0,settings.pulse_microseconds);
 800881a:	4ba3      	ldr	r3, [pc, #652]	; (8008aa8 <report_grbl_settings+0x294>)
 800881c:	2240      	movs	r2, #64	; 0x40
 800881e:	5c9b      	ldrb	r3, [r3, r2]
 8008820:	0019      	movs	r1, r3
 8008822:	2000      	movs	r0, #0
 8008824:	f7ff ff01 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(1,settings.stepper_idle_lock_time);
 8008828:	4b9f      	ldr	r3, [pc, #636]	; (8008aa8 <report_grbl_settings+0x294>)
 800882a:	2243      	movs	r2, #67	; 0x43
 800882c:	5c9b      	ldrb	r3, [r3, r2]
 800882e:	0019      	movs	r1, r3
 8008830:	2001      	movs	r0, #1
 8008832:	f7ff fefa 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(2,settings.step_invert_mask);
 8008836:	4b9c      	ldr	r3, [pc, #624]	; (8008aa8 <report_grbl_settings+0x294>)
 8008838:	2241      	movs	r2, #65	; 0x41
 800883a:	5c9b      	ldrb	r3, [r3, r2]
 800883c:	0019      	movs	r1, r3
 800883e:	2002      	movs	r0, #2
 8008840:	f7ff fef3 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(3,settings.dir_invert_mask);
 8008844:	4b98      	ldr	r3, [pc, #608]	; (8008aa8 <report_grbl_settings+0x294>)
 8008846:	2242      	movs	r2, #66	; 0x42
 8008848:	5c9b      	ldrb	r3, [r3, r2]
 800884a:	0019      	movs	r1, r3
 800884c:	2003      	movs	r0, #3
 800884e:	f7ff feec 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(4,bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE));
 8008852:	4b95      	ldr	r3, [pc, #596]	; (8008aa8 <report_grbl_settings+0x294>)
 8008854:	2258      	movs	r2, #88	; 0x58
 8008856:	5c9b      	ldrb	r3, [r3, r2]
 8008858:	001a      	movs	r2, r3
 800885a:	2304      	movs	r3, #4
 800885c:	4013      	ands	r3, r2
 800885e:	1e5a      	subs	r2, r3, #1
 8008860:	4193      	sbcs	r3, r2
 8008862:	b2db      	uxtb	r3, r3
 8008864:	0019      	movs	r1, r3
 8008866:	2004      	movs	r0, #4
 8008868:	f7ff fedf 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(5,bit_istrue(settings.flags,BITFLAG_INVERT_LIMIT_PINS));
 800886c:	4b8e      	ldr	r3, [pc, #568]	; (8008aa8 <report_grbl_settings+0x294>)
 800886e:	2258      	movs	r2, #88	; 0x58
 8008870:	5c9b      	ldrb	r3, [r3, r2]
 8008872:	001a      	movs	r2, r3
 8008874:	2340      	movs	r3, #64	; 0x40
 8008876:	4013      	ands	r3, r2
 8008878:	1e5a      	subs	r2, r3, #1
 800887a:	4193      	sbcs	r3, r2
 800887c:	b2db      	uxtb	r3, r3
 800887e:	0019      	movs	r1, r3
 8008880:	2005      	movs	r0, #5
 8008882:	f7ff fed2 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(6,bit_istrue(settings.flags,BITFLAG_INVERT_PROBE_PIN));
 8008886:	4b88      	ldr	r3, [pc, #544]	; (8008aa8 <report_grbl_settings+0x294>)
 8008888:	2258      	movs	r2, #88	; 0x58
 800888a:	5c9b      	ldrb	r3, [r3, r2]
 800888c:	b25b      	sxtb	r3, r3
 800888e:	b2db      	uxtb	r3, r3
 8008890:	09db      	lsrs	r3, r3, #7
 8008892:	b2db      	uxtb	r3, r3
 8008894:	0019      	movs	r1, r3
 8008896:	2006      	movs	r0, #6
 8008898:	f7ff fec7 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(10,settings.status_report_mask);
 800889c:	4b82      	ldr	r3, [pc, #520]	; (8008aa8 <report_grbl_settings+0x294>)
 800889e:	2244      	movs	r2, #68	; 0x44
 80088a0:	5c9b      	ldrb	r3, [r3, r2]
 80088a2:	0019      	movs	r1, r3
 80088a4:	200a      	movs	r0, #10
 80088a6:	f7ff fec0 	bl	800862a <report_util_uint8_setting>
  report_util_float_setting(11,settings.junction_deviation,N_DECIMAL_SETTINGVALUE);
 80088aa:	4b7f      	ldr	r3, [pc, #508]	; (8008aa8 <report_grbl_settings+0x294>)
 80088ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088ae:	2203      	movs	r2, #3
 80088b0:	1c19      	adds	r1, r3, #0
 80088b2:	200b      	movs	r0, #11
 80088b4:	f7ff fed0 	bl	8008658 <report_util_float_setting>
  report_util_float_setting(12,settings.arc_tolerance,N_DECIMAL_SETTINGVALUE);
 80088b8:	4b7b      	ldr	r3, [pc, #492]	; (8008aa8 <report_grbl_settings+0x294>)
 80088ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088bc:	2203      	movs	r2, #3
 80088be:	1c19      	adds	r1, r3, #0
 80088c0:	200c      	movs	r0, #12
 80088c2:	f7ff fec9 	bl	8008658 <report_util_float_setting>
  report_util_uint8_setting(13,bit_istrue(settings.flags,BITFLAG_REPORT_INCHES));
 80088c6:	4b78      	ldr	r3, [pc, #480]	; (8008aa8 <report_grbl_settings+0x294>)
 80088c8:	2258      	movs	r2, #88	; 0x58
 80088ca:	5c9b      	ldrb	r3, [r3, r2]
 80088cc:	001a      	movs	r2, r3
 80088ce:	2301      	movs	r3, #1
 80088d0:	4013      	ands	r3, r2
 80088d2:	1e5a      	subs	r2, r3, #1
 80088d4:	4193      	sbcs	r3, r2
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	0019      	movs	r1, r3
 80088da:	200d      	movs	r0, #13
 80088dc:	f7ff fea5 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(20,bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE));
 80088e0:	4b71      	ldr	r3, [pc, #452]	; (8008aa8 <report_grbl_settings+0x294>)
 80088e2:	2258      	movs	r2, #88	; 0x58
 80088e4:	5c9b      	ldrb	r3, [r3, r2]
 80088e6:	001a      	movs	r2, r3
 80088e8:	2320      	movs	r3, #32
 80088ea:	4013      	ands	r3, r2
 80088ec:	1e5a      	subs	r2, r3, #1
 80088ee:	4193      	sbcs	r3, r2
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	0019      	movs	r1, r3
 80088f4:	2014      	movs	r0, #20
 80088f6:	f7ff fe98 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(21,bit_istrue(settings.flags,BITFLAG_HARD_LIMIT_ENABLE));
 80088fa:	4b6b      	ldr	r3, [pc, #428]	; (8008aa8 <report_grbl_settings+0x294>)
 80088fc:	2258      	movs	r2, #88	; 0x58
 80088fe:	5c9b      	ldrb	r3, [r3, r2]
 8008900:	001a      	movs	r2, r3
 8008902:	2308      	movs	r3, #8
 8008904:	4013      	ands	r3, r2
 8008906:	1e5a      	subs	r2, r3, #1
 8008908:	4193      	sbcs	r3, r2
 800890a:	b2db      	uxtb	r3, r3
 800890c:	0019      	movs	r1, r3
 800890e:	2015      	movs	r0, #21
 8008910:	f7ff fe8b 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(22,bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE));
 8008914:	4b64      	ldr	r3, [pc, #400]	; (8008aa8 <report_grbl_settings+0x294>)
 8008916:	2258      	movs	r2, #88	; 0x58
 8008918:	5c9b      	ldrb	r3, [r3, r2]
 800891a:	001a      	movs	r2, r3
 800891c:	2310      	movs	r3, #16
 800891e:	4013      	ands	r3, r2
 8008920:	1e5a      	subs	r2, r3, #1
 8008922:	4193      	sbcs	r3, r2
 8008924:	b2db      	uxtb	r3, r3
 8008926:	0019      	movs	r1, r3
 8008928:	2016      	movs	r0, #22
 800892a:	f7ff fe7e 	bl	800862a <report_util_uint8_setting>
  report_util_uint8_setting(23,settings.homing_dir_mask);
 800892e:	4b5e      	ldr	r3, [pc, #376]	; (8008aa8 <report_grbl_settings+0x294>)
 8008930:	2259      	movs	r2, #89	; 0x59
 8008932:	5c9b      	ldrb	r3, [r3, r2]
 8008934:	0019      	movs	r1, r3
 8008936:	2017      	movs	r0, #23
 8008938:	f7ff fe77 	bl	800862a <report_util_uint8_setting>
  report_util_float_setting(24,settings.homing_feed_rate,N_DECIMAL_SETTINGVALUE);
 800893c:	4b5a      	ldr	r3, [pc, #360]	; (8008aa8 <report_grbl_settings+0x294>)
 800893e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008940:	2203      	movs	r2, #3
 8008942:	1c19      	adds	r1, r3, #0
 8008944:	2018      	movs	r0, #24
 8008946:	f7ff fe87 	bl	8008658 <report_util_float_setting>
  report_util_float_setting(25,settings.homing_seek_rate,N_DECIMAL_SETTINGVALUE);
 800894a:	4b57      	ldr	r3, [pc, #348]	; (8008aa8 <report_grbl_settings+0x294>)
 800894c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800894e:	2203      	movs	r2, #3
 8008950:	1c19      	adds	r1, r3, #0
 8008952:	2019      	movs	r0, #25
 8008954:	f7ff fe80 	bl	8008658 <report_util_float_setting>
  report_util_uint8_setting(26,settings.homing_debounce_delay);
 8008958:	4b53      	ldr	r3, [pc, #332]	; (8008aa8 <report_grbl_settings+0x294>)
 800895a:	2264      	movs	r2, #100	; 0x64
 800895c:	5a9b      	ldrh	r3, [r3, r2]
 800895e:	0019      	movs	r1, r3
 8008960:	201a      	movs	r0, #26
 8008962:	f7ff fe62 	bl	800862a <report_util_uint8_setting>
  report_util_float_setting(27,settings.homing_pulloff,N_DECIMAL_SETTINGVALUE);
 8008966:	4b50      	ldr	r3, [pc, #320]	; (8008aa8 <report_grbl_settings+0x294>)
 8008968:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800896a:	2203      	movs	r2, #3
 800896c:	1c19      	adds	r1, r3, #0
 800896e:	201b      	movs	r0, #27
 8008970:	f7ff fe72 	bl	8008658 <report_util_float_setting>
  report_util_float_setting(30,settings.rpm_max,N_DECIMAL_RPMVALUE);
 8008974:	4b4c      	ldr	r3, [pc, #304]	; (8008aa8 <report_grbl_settings+0x294>)
 8008976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008978:	2200      	movs	r2, #0
 800897a:	1c19      	adds	r1, r3, #0
 800897c:	201e      	movs	r0, #30
 800897e:	f7ff fe6b 	bl	8008658 <report_util_float_setting>
  report_util_float_setting(31,settings.rpm_min,N_DECIMAL_RPMVALUE);
 8008982:	4b49      	ldr	r3, [pc, #292]	; (8008aa8 <report_grbl_settings+0x294>)
 8008984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008986:	2200      	movs	r2, #0
 8008988:	1c19      	adds	r1, r3, #0
 800898a:	201f      	movs	r0, #31
 800898c:	f7ff fe64 	bl	8008658 <report_util_float_setting>
  #ifdef VARIABLE_SPINDLE
    report_util_uint8_setting(32,bit_istrue(settings.flags,BITFLAG_LASER_MODE));
 8008990:	4b45      	ldr	r3, [pc, #276]	; (8008aa8 <report_grbl_settings+0x294>)
 8008992:	2258      	movs	r2, #88	; 0x58
 8008994:	5c9b      	ldrb	r3, [r3, r2]
 8008996:	001a      	movs	r2, r3
 8008998:	2302      	movs	r3, #2
 800899a:	4013      	ands	r3, r2
 800899c:	1e5a      	subs	r2, r3, #1
 800899e:	4193      	sbcs	r3, r2
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	0019      	movs	r1, r3
 80089a4:	2020      	movs	r0, #32
 80089a6:	f7ff fe40 	bl	800862a <report_util_uint8_setting>
  #else
    report_util_uint8_setting(32,0);
  #endif
  // Print axis settings
  uint8_t idx, set_idx;
  uint8_t val = AXIS_SETTINGS_START_VAL;
 80089aa:	1d7b      	adds	r3, r7, #5
 80089ac:	2264      	movs	r2, #100	; 0x64
 80089ae:	701a      	strb	r2, [r3, #0]
  for (set_idx=0; set_idx<AXIS_N_SETTINGS; set_idx++) {
 80089b0:	1dbb      	adds	r3, r7, #6
 80089b2:	2200      	movs	r2, #0
 80089b4:	701a      	strb	r2, [r3, #0]
 80089b6:	e06f      	b.n	8008a98 <report_grbl_settings+0x284>
    for (idx=0; idx<N_AXIS; idx++) {
 80089b8:	1dfb      	adds	r3, r7, #7
 80089ba:	2200      	movs	r2, #0
 80089bc:	701a      	strb	r2, [r3, #0]
 80089be:	e05d      	b.n	8008a7c <report_grbl_settings+0x268>
      switch (set_idx) {
 80089c0:	1dbb      	adds	r3, r7, #6
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d018      	beq.n	80089fa <report_grbl_settings+0x1e6>
 80089c8:	dc02      	bgt.n	80089d0 <report_grbl_settings+0x1bc>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d005      	beq.n	80089da <report_grbl_settings+0x1c6>
 80089ce:	e050      	b.n	8008a72 <report_grbl_settings+0x25e>
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d023      	beq.n	8008a1c <report_grbl_settings+0x208>
 80089d4:	2b03      	cmp	r3, #3
 80089d6:	d038      	beq.n	8008a4a <report_grbl_settings+0x236>
 80089d8:	e04b      	b.n	8008a72 <report_grbl_settings+0x25e>
        case 0: report_util_float_setting(val+idx,settings.steps_per_mm[idx],N_DECIMAL_SETTINGVALUE); break;
 80089da:	1d7a      	adds	r2, r7, #5
 80089dc:	1dfb      	adds	r3, r7, #7
 80089de:	7812      	ldrb	r2, [r2, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	18d3      	adds	r3, r2, r3
 80089e4:	b2d8      	uxtb	r0, r3
 80089e6:	1dfb      	adds	r3, r7, #7
 80089e8:	781a      	ldrb	r2, [r3, #0]
 80089ea:	4b2f      	ldr	r3, [pc, #188]	; (8008aa8 <report_grbl_settings+0x294>)
 80089ec:	0092      	lsls	r2, r2, #2
 80089ee:	58d3      	ldr	r3, [r2, r3]
 80089f0:	2203      	movs	r2, #3
 80089f2:	1c19      	adds	r1, r3, #0
 80089f4:	f7ff fe30 	bl	8008658 <report_util_float_setting>
 80089f8:	e03b      	b.n	8008a72 <report_grbl_settings+0x25e>
        case 1: report_util_float_setting(val+idx,settings.max_rate[idx],N_DECIMAL_SETTINGVALUE); break;
 80089fa:	1d7a      	adds	r2, r7, #5
 80089fc:	1dfb      	adds	r3, r7, #7
 80089fe:	7812      	ldrb	r2, [r2, #0]
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	18d3      	adds	r3, r2, r3
 8008a04:	b2d8      	uxtb	r0, r3
 8008a06:	1dfb      	adds	r3, r7, #7
 8008a08:	781a      	ldrb	r2, [r3, #0]
 8008a0a:	4b27      	ldr	r3, [pc, #156]	; (8008aa8 <report_grbl_settings+0x294>)
 8008a0c:	3204      	adds	r2, #4
 8008a0e:	0092      	lsls	r2, r2, #2
 8008a10:	58d3      	ldr	r3, [r2, r3]
 8008a12:	2203      	movs	r2, #3
 8008a14:	1c19      	adds	r1, r3, #0
 8008a16:	f7ff fe1f 	bl	8008658 <report_util_float_setting>
 8008a1a:	e02a      	b.n	8008a72 <report_grbl_settings+0x25e>
        case 2: report_util_float_setting(val+idx,settings.acceleration[idx]/(60*60),N_DECIMAL_SETTINGVALUE); break;
 8008a1c:	1d7a      	adds	r2, r7, #5
 8008a1e:	1dfb      	adds	r3, r7, #7
 8008a20:	7812      	ldrb	r2, [r2, #0]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	18d3      	adds	r3, r2, r3
 8008a26:	b2dc      	uxtb	r4, r3
 8008a28:	1dfb      	adds	r3, r7, #7
 8008a2a:	781a      	ldrb	r2, [r3, #0]
 8008a2c:	4b1e      	ldr	r3, [pc, #120]	; (8008aa8 <report_grbl_settings+0x294>)
 8008a2e:	3208      	adds	r2, #8
 8008a30:	0092      	lsls	r2, r2, #2
 8008a32:	58d3      	ldr	r3, [r2, r3]
 8008a34:	491d      	ldr	r1, [pc, #116]	; (8008aac <report_grbl_settings+0x298>)
 8008a36:	1c18      	adds	r0, r3, #0
 8008a38:	f7f7 fe3c 	bl	80006b4 <__aeabi_fdiv>
 8008a3c:	1c03      	adds	r3, r0, #0
 8008a3e:	2203      	movs	r2, #3
 8008a40:	1c19      	adds	r1, r3, #0
 8008a42:	0020      	movs	r0, r4
 8008a44:	f7ff fe08 	bl	8008658 <report_util_float_setting>
 8008a48:	e013      	b.n	8008a72 <report_grbl_settings+0x25e>
        case 3: report_util_float_setting(val+idx,-settings.max_travel[idx],N_DECIMAL_SETTINGVALUE); break;
 8008a4a:	1d7a      	adds	r2, r7, #5
 8008a4c:	1dfb      	adds	r3, r7, #7
 8008a4e:	7812      	ldrb	r2, [r2, #0]
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	18d3      	adds	r3, r2, r3
 8008a54:	b2d8      	uxtb	r0, r3
 8008a56:	1dfb      	adds	r3, r7, #7
 8008a58:	781a      	ldrb	r2, [r3, #0]
 8008a5a:	4b13      	ldr	r3, [pc, #76]	; (8008aa8 <report_grbl_settings+0x294>)
 8008a5c:	320c      	adds	r2, #12
 8008a5e:	0092      	lsls	r2, r2, #2
 8008a60:	58d3      	ldr	r3, [r2, r3]
 8008a62:	2280      	movs	r2, #128	; 0x80
 8008a64:	0612      	lsls	r2, r2, #24
 8008a66:	4053      	eors	r3, r2
 8008a68:	2203      	movs	r2, #3
 8008a6a:	1c19      	adds	r1, r3, #0
 8008a6c:	f7ff fdf4 	bl	8008658 <report_util_float_setting>
 8008a70:	46c0      	nop			; (mov r8, r8)
    for (idx=0; idx<N_AXIS; idx++) {
 8008a72:	1dfb      	adds	r3, r7, #7
 8008a74:	781a      	ldrb	r2, [r3, #0]
 8008a76:	1dfb      	adds	r3, r7, #7
 8008a78:	3201      	adds	r2, #1
 8008a7a:	701a      	strb	r2, [r3, #0]
 8008a7c:	1dfb      	adds	r3, r7, #7
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	2b03      	cmp	r3, #3
 8008a82:	d99d      	bls.n	80089c0 <report_grbl_settings+0x1ac>
      }
    }
    val += AXIS_SETTINGS_INCREMENT;
 8008a84:	1d7b      	adds	r3, r7, #5
 8008a86:	1d7a      	adds	r2, r7, #5
 8008a88:	7812      	ldrb	r2, [r2, #0]
 8008a8a:	320a      	adds	r2, #10
 8008a8c:	701a      	strb	r2, [r3, #0]
  for (set_idx=0; set_idx<AXIS_N_SETTINGS; set_idx++) {
 8008a8e:	1dbb      	adds	r3, r7, #6
 8008a90:	781a      	ldrb	r2, [r3, #0]
 8008a92:	1dbb      	adds	r3, r7, #6
 8008a94:	3201      	adds	r2, #1
 8008a96:	701a      	strb	r2, [r3, #0]
 8008a98:	1dbb      	adds	r3, r7, #6
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	2b03      	cmp	r3, #3
 8008a9e:	d98b      	bls.n	80089b8 <report_grbl_settings+0x1a4>
  }
}
 8008aa0:	46c0      	nop			; (mov r8, r8)
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	b003      	add	sp, #12
 8008aa6:	bd90      	pop	{r4, r7, pc}
 8008aa8:	20000b44 	.word	0x20000b44
 8008aac:	45610000 	.word	0x45610000

08008ab0 <report_probe_parameters>:

// Prints current probe parameters. Upon a probe command, these parameters are updated upon a
// successful probe or upon a failed probe with the G38.3 without errors command (if supported).
// These values are retained until Grbl is power-cycled, whereby they will be re-zeroed.
void report_probe_parameters()
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
  // Report in terms of machine position.
  printPgmString(PSTR("[PRB:"));
 8008ab6:	4b0e      	ldr	r3, [pc, #56]	; (8008af0 <report_probe_parameters+0x40>)
 8008ab8:	0018      	movs	r0, r3
 8008aba:	f7fe fd99 	bl	80075f0 <printString>
  float print_position[N_AXIS];
  system_convert_array_steps_to_mpos(print_position,sys_probe_position);
 8008abe:	4a0d      	ldr	r2, [pc, #52]	; (8008af4 <report_probe_parameters+0x44>)
 8008ac0:	003b      	movs	r3, r7
 8008ac2:	0011      	movs	r1, r2
 8008ac4:	0018      	movs	r0, r3
 8008ac6:	f003 f9c1 	bl	800be4c <system_convert_array_steps_to_mpos>
  report_util_axis_values(print_position);
 8008aca:	003b      	movs	r3, r7
 8008acc:	0018      	movs	r0, r3
 8008ace:	f7ff fd81 	bl	80085d4 <report_util_axis_values>
  serial_write(':');
 8008ad2:	203a      	movs	r0, #58	; 0x3a
 8008ad4:	f000 fc40 	bl	8009358 <serial_write>
  print_uint8_base10(sys.probe_succeeded);
 8008ad8:	4b07      	ldr	r3, [pc, #28]	; (8008af8 <report_probe_parameters+0x48>)
 8008ada:	795b      	ldrb	r3, [r3, #5]
 8008adc:	0018      	movs	r0, r3
 8008ade:	f7fe fd9b 	bl	8007618 <print_uint8_base10>
  report_util_feedback_line_feed();
 8008ae2:	f7ff fd55 	bl	8008590 <report_util_feedback_line_feed>
}
 8008ae6:	46c0      	nop			; (mov r8, r8)
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	b004      	add	sp, #16
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	46c0      	nop			; (mov r8, r8)
 8008af0:	0800da04 	.word	0x0800da04
 8008af4:	20000bcc 	.word	0x20000bcc
 8008af8:	20000bb4 	.word	0x20000bb4

08008afc <report_ngc_parameters>:


// Prints Grbl NGC parameters (coordinate offsets, probing)
void report_ngc_parameters()
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b086      	sub	sp, #24
 8008b00:	af00      	add	r7, sp, #0
  float coord_data[N_AXIS];
  uint8_t coord_select;
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
 8008b02:	2317      	movs	r3, #23
 8008b04:	18fb      	adds	r3, r7, r3
 8008b06:	2200      	movs	r2, #0
 8008b08:	701a      	strb	r2, [r3, #0]
 8008b0a:	e03c      	b.n	8008b86 <report_ngc_parameters+0x8a>
    if (!(settings_read_coord_data(coord_select,coord_data))) {
 8008b0c:	1d3a      	adds	r2, r7, #4
 8008b0e:	2317      	movs	r3, #23
 8008b10:	18fb      	adds	r3, r7, r3
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	0011      	movs	r1, r2
 8008b16:	0018      	movs	r0, r3
 8008b18:	f000 fed4 	bl	80098c4 <settings_read_coord_data>
 8008b1c:	1e03      	subs	r3, r0, #0
 8008b1e:	d103      	bne.n	8008b28 <report_ngc_parameters+0x2c>
      report_status_message(STATUS_SETTING_READ_FAIL);
 8008b20:	2007      	movs	r0, #7
 8008b22:	f7ff fdb7 	bl	8008694 <report_status_message>
 8008b26:	e04a      	b.n	8008bbe <report_ngc_parameters+0xc2>
      return;
    }
    printPgmString(PSTR("[G"));
 8008b28:	4b26      	ldr	r3, [pc, #152]	; (8008bc4 <report_ngc_parameters+0xc8>)
 8008b2a:	0018      	movs	r0, r3
 8008b2c:	f7fe fd60 	bl	80075f0 <printString>
    switch (coord_select) {
 8008b30:	2317      	movs	r3, #23
 8008b32:	18fb      	adds	r3, r7, r3
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	2b06      	cmp	r3, #6
 8008b38:	d002      	beq.n	8008b40 <report_ngc_parameters+0x44>
 8008b3a:	2b07      	cmp	r3, #7
 8008b3c:	d005      	beq.n	8008b4a <report_ngc_parameters+0x4e>
 8008b3e:	e009      	b.n	8008b54 <report_ngc_parameters+0x58>
      case 6: printPgmString(PSTR("28")); break;
 8008b40:	4b21      	ldr	r3, [pc, #132]	; (8008bc8 <report_ngc_parameters+0xcc>)
 8008b42:	0018      	movs	r0, r3
 8008b44:	f7fe fd54 	bl	80075f0 <printString>
 8008b48:	e00d      	b.n	8008b66 <report_ngc_parameters+0x6a>
      case 7: printPgmString(PSTR("30")); break;
 8008b4a:	4b20      	ldr	r3, [pc, #128]	; (8008bcc <report_ngc_parameters+0xd0>)
 8008b4c:	0018      	movs	r0, r3
 8008b4e:	f7fe fd4f 	bl	80075f0 <printString>
 8008b52:	e008      	b.n	8008b66 <report_ngc_parameters+0x6a>
      default: print_uint8_base10(coord_select+54); break; // G54-G59
 8008b54:	2317      	movs	r3, #23
 8008b56:	18fb      	adds	r3, r7, r3
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	3336      	adds	r3, #54	; 0x36
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	0018      	movs	r0, r3
 8008b60:	f7fe fd5a 	bl	8007618 <print_uint8_base10>
 8008b64:	46c0      	nop			; (mov r8, r8)
    }
    serial_write(':');
 8008b66:	203a      	movs	r0, #58	; 0x3a
 8008b68:	f000 fbf6 	bl	8009358 <serial_write>
    report_util_axis_values(coord_data);
 8008b6c:	1d3b      	adds	r3, r7, #4
 8008b6e:	0018      	movs	r0, r3
 8008b70:	f7ff fd30 	bl	80085d4 <report_util_axis_values>
    report_util_feedback_line_feed();
 8008b74:	f7ff fd0c 	bl	8008590 <report_util_feedback_line_feed>
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
 8008b78:	2317      	movs	r3, #23
 8008b7a:	18fb      	adds	r3, r7, r3
 8008b7c:	781a      	ldrb	r2, [r3, #0]
 8008b7e:	2317      	movs	r3, #23
 8008b80:	18fb      	adds	r3, r7, r3
 8008b82:	3201      	adds	r2, #1
 8008b84:	701a      	strb	r2, [r3, #0]
 8008b86:	2317      	movs	r3, #23
 8008b88:	18fb      	adds	r3, r7, r3
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	2b07      	cmp	r3, #7
 8008b8e:	d9bd      	bls.n	8008b0c <report_ngc_parameters+0x10>
  }
  printPgmString(PSTR("[G92:")); // Print G92,G92.1 which are not persistent in memory
 8008b90:	4b0f      	ldr	r3, [pc, #60]	; (8008bd0 <report_ngc_parameters+0xd4>)
 8008b92:	0018      	movs	r0, r3
 8008b94:	f7fe fd2c 	bl	80075f0 <printString>
  report_util_axis_values(gc_state.coord_offset);
 8008b98:	4b0e      	ldr	r3, [pc, #56]	; (8008bd4 <report_ngc_parameters+0xd8>)
 8008b9a:	0018      	movs	r0, r3
 8008b9c:	f7ff fd1a 	bl	80085d4 <report_util_axis_values>
  report_util_feedback_line_feed();
 8008ba0:	f7ff fcf6 	bl	8008590 <report_util_feedback_line_feed>
  printPgmString(PSTR("[TLO:")); // Print tool length offset value
 8008ba4:	4b0c      	ldr	r3, [pc, #48]	; (8008bd8 <report_ngc_parameters+0xdc>)
 8008ba6:	0018      	movs	r0, r3
 8008ba8:	f7fe fd22 	bl	80075f0 <printString>
  printFloat_CoordValue(gc_state.tool_length_offset);
 8008bac:	4b0b      	ldr	r3, [pc, #44]	; (8008bdc <report_ngc_parameters+0xe0>)
 8008bae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bb0:	1c18      	adds	r0, r3, #0
 8008bb2:	f7fe fe4b 	bl	800784c <printFloat_CoordValue>
  report_util_feedback_line_feed();
 8008bb6:	f7ff fceb 	bl	8008590 <report_util_feedback_line_feed>
  report_probe_parameters(); // Print probe parameters. Not persistent in memory.
 8008bba:	f7ff ff79 	bl	8008ab0 <report_probe_parameters>
}
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	b006      	add	sp, #24
 8008bc2:	bd80      	pop	{r7, pc}
 8008bc4:	0800da0c 	.word	0x0800da0c
 8008bc8:	0800da10 	.word	0x0800da10
 8008bcc:	0800da14 	.word	0x0800da14
 8008bd0:	0800da18 	.word	0x0800da18
 8008bd4:	20000a00 	.word	0x20000a00
 8008bd8:	0800da20 	.word	0x0800da20
 8008bdc:	200009c4 	.word	0x200009c4

08008be0 <report_gcode_modes>:


// Print current gcode parser mode state
void report_gcode_modes()
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	af00      	add	r7, sp, #0
  printPgmString(PSTR("[GC:G"));
 8008be4:	4b52      	ldr	r3, [pc, #328]	; (8008d30 <report_gcode_modes+0x150>)
 8008be6:	0018      	movs	r0, r3
 8008be8:	f7fe fd02 	bl	80075f0 <printString>
  if (gc_state.modal.motion >= MOTION_MODE_PROBE_TOWARD) {
 8008bec:	4b51      	ldr	r3, [pc, #324]	; (8008d34 <report_gcode_modes+0x154>)
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	2b8b      	cmp	r3, #139	; 0x8b
 8008bf2:	d90b      	bls.n	8008c0c <report_gcode_modes+0x2c>
    printPgmString(PSTR("38."));
 8008bf4:	4b50      	ldr	r3, [pc, #320]	; (8008d38 <report_gcode_modes+0x158>)
 8008bf6:	0018      	movs	r0, r3
 8008bf8:	f7fe fcfa 	bl	80075f0 <printString>
    print_uint8_base10(gc_state.modal.motion - (MOTION_MODE_PROBE_TOWARD-2));
 8008bfc:	4b4d      	ldr	r3, [pc, #308]	; (8008d34 <report_gcode_modes+0x154>)
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	3376      	adds	r3, #118	; 0x76
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	0018      	movs	r0, r3
 8008c06:	f7fe fd07 	bl	8007618 <print_uint8_base10>
 8008c0a:	e004      	b.n	8008c16 <report_gcode_modes+0x36>
  } else {
    print_uint8_base10(gc_state.modal.motion);
 8008c0c:	4b49      	ldr	r3, [pc, #292]	; (8008d34 <report_gcode_modes+0x154>)
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	0018      	movs	r0, r3
 8008c12:	f7fe fd01 	bl	8007618 <print_uint8_base10>
  }

  report_util_gcode_modes_G();
 8008c16:	f7ff fcc5 	bl	80085a4 <report_util_gcode_modes_G>
  print_uint8_base10(gc_state.modal.coord_select+54);
 8008c1a:	4b46      	ldr	r3, [pc, #280]	; (8008d34 <report_gcode_modes+0x154>)
 8008c1c:	799b      	ldrb	r3, [r3, #6]
 8008c1e:	3336      	adds	r3, #54	; 0x36
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	0018      	movs	r0, r3
 8008c24:	f7fe fcf8 	bl	8007618 <print_uint8_base10>

  report_util_gcode_modes_G();
 8008c28:	f7ff fcbc 	bl	80085a4 <report_util_gcode_modes_G>
  print_uint8_base10(gc_state.modal.plane_select+17);
 8008c2c:	4b41      	ldr	r3, [pc, #260]	; (8008d34 <report_gcode_modes+0x154>)
 8008c2e:	791b      	ldrb	r3, [r3, #4]
 8008c30:	3311      	adds	r3, #17
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	0018      	movs	r0, r3
 8008c36:	f7fe fcef 	bl	8007618 <print_uint8_base10>

  report_util_gcode_modes_G();
 8008c3a:	f7ff fcb3 	bl	80085a4 <report_util_gcode_modes_G>
  print_uint8_base10(21-gc_state.modal.units);
 8008c3e:	4b3d      	ldr	r3, [pc, #244]	; (8008d34 <report_gcode_modes+0x154>)
 8008c40:	789b      	ldrb	r3, [r3, #2]
 8008c42:	2215      	movs	r2, #21
 8008c44:	1ad3      	subs	r3, r2, r3
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	0018      	movs	r0, r3
 8008c4a:	f7fe fce5 	bl	8007618 <print_uint8_base10>

  report_util_gcode_modes_G();
 8008c4e:	f7ff fca9 	bl	80085a4 <report_util_gcode_modes_G>
  print_uint8_base10(gc_state.modal.distance+90);
 8008c52:	4b38      	ldr	r3, [pc, #224]	; (8008d34 <report_gcode_modes+0x154>)
 8008c54:	78db      	ldrb	r3, [r3, #3]
 8008c56:	335a      	adds	r3, #90	; 0x5a
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	0018      	movs	r0, r3
 8008c5c:	f7fe fcdc 	bl	8007618 <print_uint8_base10>

  report_util_gcode_modes_G();
 8008c60:	f7ff fca0 	bl	80085a4 <report_util_gcode_modes_G>
  print_uint8_base10(94-gc_state.modal.feed_rate);
 8008c64:	4b33      	ldr	r3, [pc, #204]	; (8008d34 <report_gcode_modes+0x154>)
 8008c66:	785b      	ldrb	r3, [r3, #1]
 8008c68:	225e      	movs	r2, #94	; 0x5e
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	0018      	movs	r0, r3
 8008c70:	f7fe fcd2 	bl	8007618 <print_uint8_base10>

  if (gc_state.modal.program_flow) {
 8008c74:	4b2f      	ldr	r3, [pc, #188]	; (8008d34 <report_gcode_modes+0x154>)
 8008c76:	79db      	ldrb	r3, [r3, #7]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d014      	beq.n	8008ca6 <report_gcode_modes+0xc6>
    report_util_gcode_modes_M();
 8008c7c:	f7ff fc9e 	bl	80085bc <report_util_gcode_modes_M>
    switch (gc_state.modal.program_flow) {
 8008c80:	4b2c      	ldr	r3, [pc, #176]	; (8008d34 <report_gcode_modes+0x154>)
 8008c82:	79db      	ldrb	r3, [r3, #7]
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	d004      	beq.n	8008c92 <report_gcode_modes+0xb2>
 8008c88:	2b1e      	cmp	r3, #30
 8008c8a:	d006      	beq.n	8008c9a <report_gcode_modes+0xba>
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	d004      	beq.n	8008c9a <report_gcode_modes+0xba>
 8008c90:	e009      	b.n	8008ca6 <report_gcode_modes+0xc6>
      case PROGRAM_FLOW_PAUSED : serial_write('0'); break;
 8008c92:	2030      	movs	r0, #48	; 0x30
 8008c94:	f000 fb60 	bl	8009358 <serial_write>
 8008c98:	e005      	b.n	8008ca6 <report_gcode_modes+0xc6>
      // case PROGRAM_FLOW_OPTIONAL_STOP : serial_write('1'); break; // M1 is ignored and not supported.
      case PROGRAM_FLOW_COMPLETED_M2 : 
      case PROGRAM_FLOW_COMPLETED_M30 : 
        print_uint8_base10(gc_state.modal.program_flow);
 8008c9a:	4b26      	ldr	r3, [pc, #152]	; (8008d34 <report_gcode_modes+0x154>)
 8008c9c:	79db      	ldrb	r3, [r3, #7]
 8008c9e:	0018      	movs	r0, r3
 8008ca0:	f7fe fcba 	bl	8007618 <print_uint8_base10>
        break;
 8008ca4:	46c0      	nop			; (mov r8, r8)
    }
  }

  report_util_gcode_modes_M();
 8008ca6:	f7ff fc89 	bl	80085bc <report_util_gcode_modes_M>
  switch (gc_state.modal.spindle) {
 8008caa:	4b22      	ldr	r3, [pc, #136]	; (8008d34 <report_gcode_modes+0x154>)
 8008cac:	7a5b      	ldrb	r3, [r3, #9]
 8008cae:	2b10      	cmp	r3, #16
 8008cb0:	d004      	beq.n	8008cbc <report_gcode_modes+0xdc>
 8008cb2:	2b20      	cmp	r3, #32
 8008cb4:	d006      	beq.n	8008cc4 <report_gcode_modes+0xe4>
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d008      	beq.n	8008ccc <report_gcode_modes+0xec>
 8008cba:	e00b      	b.n	8008cd4 <report_gcode_modes+0xf4>
    case SPINDLE_ENABLE_CW : serial_write('3'); break;
 8008cbc:	2033      	movs	r0, #51	; 0x33
 8008cbe:	f000 fb4b 	bl	8009358 <serial_write>
 8008cc2:	e007      	b.n	8008cd4 <report_gcode_modes+0xf4>
    case SPINDLE_ENABLE_CCW : serial_write('4'); break;
 8008cc4:	2034      	movs	r0, #52	; 0x34
 8008cc6:	f000 fb47 	bl	8009358 <serial_write>
 8008cca:	e003      	b.n	8008cd4 <report_gcode_modes+0xf4>
    case SPINDLE_DISABLE : serial_write('5'); break;
 8008ccc:	2035      	movs	r0, #53	; 0x35
 8008cce:	f000 fb43 	bl	8009358 <serial_write>
 8008cd2:	46c0      	nop			; (mov r8, r8)
  }

  report_util_gcode_modes_M();
 8008cd4:	f7ff fc72 	bl	80085bc <report_util_gcode_modes_M>
    if (gc_state.modal.coolant) { // Note: Multiple coolant states may be active at the same time.
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_MIST) { serial_write('7'); }
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_FLOOD) { serial_write('8'); }
    } else { serial_write('9'); }
  #else
    if (gc_state.modal.coolant) { serial_write('8'); }
 8008cd8:	4b16      	ldr	r3, [pc, #88]	; (8008d34 <report_gcode_modes+0x154>)
 8008cda:	7a1b      	ldrb	r3, [r3, #8]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d003      	beq.n	8008ce8 <report_gcode_modes+0x108>
 8008ce0:	2038      	movs	r0, #56	; 0x38
 8008ce2:	f000 fb39 	bl	8009358 <serial_write>
 8008ce6:	e002      	b.n	8008cee <report_gcode_modes+0x10e>
    else { serial_write('9'); }
 8008ce8:	2039      	movs	r0, #57	; 0x39
 8008cea:	f000 fb35 	bl	8009358 <serial_write>
			report_util_gcode_modes_M();
			print_uint8_base10(56);
		}
	#endif

  printPgmString(PSTR(" T"));
 8008cee:	4b13      	ldr	r3, [pc, #76]	; (8008d3c <report_gcode_modes+0x15c>)
 8008cf0:	0018      	movs	r0, r3
 8008cf2:	f7fe fc7d 	bl	80075f0 <printString>
  print_uint8_base10(gc_state.tool);
 8008cf6:	4b0f      	ldr	r3, [pc, #60]	; (8008d34 <report_gcode_modes+0x154>)
 8008cf8:	7d1b      	ldrb	r3, [r3, #20]
 8008cfa:	0018      	movs	r0, r3
 8008cfc:	f7fe fc8c 	bl	8007618 <print_uint8_base10>

  printPgmString(PSTR(" F"));
 8008d00:	4b0f      	ldr	r3, [pc, #60]	; (8008d40 <report_gcode_modes+0x160>)
 8008d02:	0018      	movs	r0, r3
 8008d04:	f7fe fc74 	bl	80075f0 <printString>
  printFloat_RateValue(gc_state.feed_rate);
 8008d08:	4b0a      	ldr	r3, [pc, #40]	; (8008d34 <report_gcode_modes+0x154>)
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	1c18      	adds	r0, r3, #0
 8008d0e:	f7fe fdbf 	bl	8007890 <printFloat_RateValue>

  #ifdef VARIABLE_SPINDLE
    printPgmString(PSTR(" S"));
 8008d12:	4b0c      	ldr	r3, [pc, #48]	; (8008d44 <report_gcode_modes+0x164>)
 8008d14:	0018      	movs	r0, r3
 8008d16:	f7fe fc6b 	bl	80075f0 <printString>
    printFloat(gc_state.spindle_speed,N_DECIMAL_RPMVALUE);
 8008d1a:	4b06      	ldr	r3, [pc, #24]	; (8008d34 <report_gcode_modes+0x154>)
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	2100      	movs	r1, #0
 8008d20:	1c18      	adds	r0, r3, #0
 8008d22:	f7fe fcdb 	bl	80076dc <printFloat>
  #endif

  report_util_feedback_line_feed();
 8008d26:	f7ff fc33 	bl	8008590 <report_util_feedback_line_feed>
}
 8008d2a:	46c0      	nop			; (mov r8, r8)
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	0800da28 	.word	0x0800da28
 8008d34:	200009c4 	.word	0x200009c4
 8008d38:	0800da30 	.word	0x0800da30
 8008d3c:	0800da34 	.word	0x0800da34
 8008d40:	0800da38 	.word	0x0800da38
 8008d44:	0800da3c 	.word	0x0800da3c

08008d48 <report_startup_line>:

// Prints specified startup line
void report_startup_line(uint8_t n, char *line)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	0002      	movs	r2, r0
 8008d50:	6039      	str	r1, [r7, #0]
 8008d52:	1dfb      	adds	r3, r7, #7
 8008d54:	701a      	strb	r2, [r3, #0]
  printPgmString(PSTR("$N"));
 8008d56:	4b0b      	ldr	r3, [pc, #44]	; (8008d84 <report_startup_line+0x3c>)
 8008d58:	0018      	movs	r0, r3
 8008d5a:	f7fe fc49 	bl	80075f0 <printString>
  print_uint8_base10(n);
 8008d5e:	1dfb      	adds	r3, r7, #7
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	0018      	movs	r0, r3
 8008d64:	f7fe fc58 	bl	8007618 <print_uint8_base10>
  serial_write('=');
 8008d68:	203d      	movs	r0, #61	; 0x3d
 8008d6a:	f000 faf5 	bl	8009358 <serial_write>
  printString(line);
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	0018      	movs	r0, r3
 8008d72:	f7fe fc3d 	bl	80075f0 <printString>
  report_util_line_feed();
 8008d76:	f7ff fbff 	bl	8008578 <report_util_line_feed>
}
 8008d7a:	46c0      	nop			; (mov r8, r8)
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	b002      	add	sp, #8
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	46c0      	nop			; (mov r8, r8)
 8008d84:	0800da40 	.word	0x0800da40

08008d88 <report_execute_startup_message>:

void report_execute_startup_message(char *line, uint8_t status_code)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	000a      	movs	r2, r1
 8008d92:	1cfb      	adds	r3, r7, #3
 8008d94:	701a      	strb	r2, [r3, #0]
  serial_write('>');
 8008d96:	203e      	movs	r0, #62	; 0x3e
 8008d98:	f000 fade 	bl	8009358 <serial_write>
  printString(line);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	0018      	movs	r0, r3
 8008da0:	f7fe fc26 	bl	80075f0 <printString>
  serial_write(':');
 8008da4:	203a      	movs	r0, #58	; 0x3a
 8008da6:	f000 fad7 	bl	8009358 <serial_write>
  report_status_message(status_code);
 8008daa:	1cfb      	adds	r3, r7, #3
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	0018      	movs	r0, r3
 8008db0:	f7ff fc70 	bl	8008694 <report_status_message>
}
 8008db4:	46c0      	nop			; (mov r8, r8)
 8008db6:	46bd      	mov	sp, r7
 8008db8:	b002      	add	sp, #8
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <report_build_info>:

// Prints build info line
void report_build_info(char *line)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  printPgmString(PSTR("[VER:" GRBL_VERSION "." GRBL_VERSION_BUILD ":"));
 8008dc4:	4b12      	ldr	r3, [pc, #72]	; (8008e10 <report_build_info+0x54>)
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	f7fe fc12 	bl	80075f0 <printString>
  printString(line);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	0018      	movs	r0, r3
 8008dd0:	f7fe fc0e 	bl	80075f0 <printString>
  report_util_feedback_line_feed();
 8008dd4:	f7ff fbdc 	bl	8008590 <report_util_feedback_line_feed>
  printPgmString(PSTR("[OPT:")); // Generate compile-time build option list
 8008dd8:	4b0e      	ldr	r3, [pc, #56]	; (8008e14 <report_build_info+0x58>)
 8008dda:	0018      	movs	r0, r3
 8008ddc:	f7fe fc08 	bl	80075f0 <printString>
  #ifdef VARIABLE_SPINDLE
    serial_write('V');
 8008de0:	2056      	movs	r0, #86	; 0x56
 8008de2:	f000 fab9 	bl	8009358 <serial_write>
  #endif
  #ifdef ENABLE_M7
    serial_write('M');
  #endif
  #ifdef COREXY
    serial_write('C');
 8008de6:	2043      	movs	r0, #67	; 0x43
 8008de8:	f000 fab6 	bl	8009358 <serial_write>
	#ifndef HOMING_INIT_LOCK
		serial_write('L');
	#endif

  // NOTE: Compiled values, like override increments/max/min values, may be added at some point later.
	serial_write(',');
 8008dec:	202c      	movs	r0, #44	; 0x2c
 8008dee:	f000 fab3 	bl	8009358 <serial_write>
	print_uint8_base10(BLOCK_BUFFER_SIZE - 1);
 8008df2:	200f      	movs	r0, #15
 8008df4:	f7fe fc10 	bl	8007618 <print_uint8_base10>
	serial_write(',');
 8008df8:	202c      	movs	r0, #44	; 0x2c
 8008dfa:	f000 faad 	bl	8009358 <serial_write>
	print_uint8_base10(RX_BUFFER_SIZE);
 8008dfe:	2080      	movs	r0, #128	; 0x80
 8008e00:	f7fe fc0a 	bl	8007618 <print_uint8_base10>

	report_util_feedback_line_feed();
 8008e04:	f7ff fbc4 	bl	8008590 <report_util_feedback_line_feed>
}
 8008e08:	46c0      	nop			; (mov r8, r8)
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	b002      	add	sp, #8
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	0800da44 	.word	0x0800da44
 8008e14:	0800da58 	.word	0x0800da58

08008e18 <report_realtime_status>:
 // and the actual location of the CNC machine. Users may change the following function to their
 // specific needs, but the desired real-time data report must be as short as possible. This is
 // requires as it minimizes the computational overhead and allows grbl to keep running smoothly,
 // especially during g-code programs with fast, short line segments and high frequency reports (5-20Hz).
void report_realtime_status()
{
 8008e18:	b590      	push	{r4, r7, lr}
 8008e1a:	b08f      	sub	sp, #60	; 0x3c
 8008e1c:	af00      	add	r7, sp, #0
  uint8_t idx;
  int32_t current_position[N_AXIS]; // Copy current state of the system position variable
  memcpy(current_position, sys_position, sizeof(sys_position));
 8008e1e:	2320      	movs	r3, #32
 8008e20:	18fb      	adds	r3, r7, r3
 8008e22:	4a84      	ldr	r2, [pc, #528]	; (8009034 <report_realtime_status+0x21c>)
 8008e24:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008e26:	c313      	stmia	r3!, {r0, r1, r4}
 8008e28:	6812      	ldr	r2, [r2, #0]
 8008e2a:	601a      	str	r2, [r3, #0]
  float print_position[N_AXIS];
  system_convert_array_steps_to_mpos(print_position, current_position);
 8008e2c:	2320      	movs	r3, #32
 8008e2e:	18fa      	adds	r2, r7, r3
 8008e30:	2310      	movs	r3, #16
 8008e32:	18fb      	adds	r3, r7, r3
 8008e34:	0011      	movs	r1, r2
 8008e36:	0018      	movs	r0, r3
 8008e38:	f003 f808 	bl	800be4c <system_convert_array_steps_to_mpos>

  // Report current machine state and sub-states
  serial_write('<');
 8008e3c:	203c      	movs	r0, #60	; 0x3c
 8008e3e:	f000 fa8b 	bl	8009358 <serial_write>
  switch (sys.state) {
 8008e42:	4b7d      	ldr	r3, [pc, #500]	; (8009038 <report_realtime_status+0x220>)
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	2b08      	cmp	r3, #8
 8008e48:	d01b      	beq.n	8008e82 <report_realtime_status+0x6a>
 8008e4a:	dc0a      	bgt.n	8008e62 <report_realtime_status+0x4a>
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d03e      	beq.n	8008ece <report_realtime_status+0xb6>
 8008e50:	dc02      	bgt.n	8008e58 <report_realtime_status+0x40>
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d010      	beq.n	8008e78 <report_realtime_status+0x60>
 8008e56:	e06f      	b.n	8008f38 <report_realtime_status+0x120>
 8008e58:	2b02      	cmp	r3, #2
 8008e5a:	d03d      	beq.n	8008ed8 <report_realtime_status+0xc0>
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	d031      	beq.n	8008ec4 <report_realtime_status+0xac>
 8008e60:	e06a      	b.n	8008f38 <report_realtime_status+0x120>
 8008e62:	2b20      	cmp	r3, #32
 8008e64:	d029      	beq.n	8008eba <report_realtime_status+0xa2>
 8008e66:	dc02      	bgt.n	8008e6e <report_realtime_status+0x56>
 8008e68:	2b10      	cmp	r3, #16
 8008e6a:	d00f      	beq.n	8008e8c <report_realtime_status+0x74>
 8008e6c:	e064      	b.n	8008f38 <report_realtime_status+0x120>
 8008e6e:	2b40      	cmp	r3, #64	; 0x40
 8008e70:	d037      	beq.n	8008ee2 <report_realtime_status+0xca>
 8008e72:	2b80      	cmp	r3, #128	; 0x80
 8008e74:	d05b      	beq.n	8008f2e <report_realtime_status+0x116>
 8008e76:	e05f      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_IDLE: printPgmString(PSTR("Idle")); break;
 8008e78:	4b70      	ldr	r3, [pc, #448]	; (800903c <report_realtime_status+0x224>)
 8008e7a:	0018      	movs	r0, r3
 8008e7c:	f7fe fbb8 	bl	80075f0 <printString>
 8008e80:	e05a      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_CYCLE: printPgmString(PSTR("Run")); break;
 8008e82:	4b6f      	ldr	r3, [pc, #444]	; (8009040 <report_realtime_status+0x228>)
 8008e84:	0018      	movs	r0, r3
 8008e86:	f7fe fbb3 	bl	80075f0 <printString>
 8008e8a:	e055      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_HOLD:
    if (!(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8008e8c:	4b6a      	ldr	r3, [pc, #424]	; (8009038 <report_realtime_status+0x220>)
 8008e8e:	789b      	ldrb	r3, [r3, #2]
 8008e90:	b25b      	sxtb	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	db11      	blt.n	8008eba <report_realtime_status+0xa2>
      printPgmString(PSTR("Hold:"));
 8008e96:	4b6b      	ldr	r3, [pc, #428]	; (8009044 <report_realtime_status+0x22c>)
 8008e98:	0018      	movs	r0, r3
 8008e9a:	f7fe fba9 	bl	80075f0 <printString>
      if (sys.suspend & SUSPEND_HOLD_COMPLETE) { serial_write('0'); } // Ready to resume
 8008e9e:	4b66      	ldr	r3, [pc, #408]	; (8009038 <report_realtime_status+0x220>)
 8008ea0:	789b      	ldrb	r3, [r3, #2]
 8008ea2:	001a      	movs	r2, r3
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	d003      	beq.n	8008eb2 <report_realtime_status+0x9a>
 8008eaa:	2030      	movs	r0, #48	; 0x30
 8008eac:	f000 fa54 	bl	8009358 <serial_write>
      else { serial_write('1'); } // Actively holding
      break;
 8008eb0:	e042      	b.n	8008f38 <report_realtime_status+0x120>
      else { serial_write('1'); } // Actively holding
 8008eb2:	2031      	movs	r0, #49	; 0x31
 8008eb4:	f000 fa50 	bl	8009358 <serial_write>
      break;
 8008eb8:	e03e      	b.n	8008f38 <report_realtime_status+0x120>
    } // Continues to print jog state during jog cancel.
  case STATE_JOG: printPgmString(PSTR("Jog")); break;
 8008eba:	4b63      	ldr	r3, [pc, #396]	; (8009048 <report_realtime_status+0x230>)
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f7fe fb97 	bl	80075f0 <printString>
 8008ec2:	e039      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_HOMING: printPgmString(PSTR("Home")); break;
 8008ec4:	4b61      	ldr	r3, [pc, #388]	; (800904c <report_realtime_status+0x234>)
 8008ec6:	0018      	movs	r0, r3
 8008ec8:	f7fe fb92 	bl	80075f0 <printString>
 8008ecc:	e034      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_ALARM: printPgmString(PSTR("Alarm")); break;
 8008ece:	4b60      	ldr	r3, [pc, #384]	; (8009050 <report_realtime_status+0x238>)
 8008ed0:	0018      	movs	r0, r3
 8008ed2:	f7fe fb8d 	bl	80075f0 <printString>
 8008ed6:	e02f      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_CHECK_MODE: printPgmString(PSTR("Check")); break;
 8008ed8:	4b5e      	ldr	r3, [pc, #376]	; (8009054 <report_realtime_status+0x23c>)
 8008eda:	0018      	movs	r0, r3
 8008edc:	f7fe fb88 	bl	80075f0 <printString>
 8008ee0:	e02a      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_SAFETY_DOOR:
    printPgmString(PSTR("Door:"));
 8008ee2:	4b5d      	ldr	r3, [pc, #372]	; (8009058 <report_realtime_status+0x240>)
 8008ee4:	0018      	movs	r0, r3
 8008ee6:	f7fe fb83 	bl	80075f0 <printString>
    if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 8008eea:	4b53      	ldr	r3, [pc, #332]	; (8009038 <report_realtime_status+0x220>)
 8008eec:	789b      	ldrb	r3, [r3, #2]
 8008eee:	001a      	movs	r2, r3
 8008ef0:	2308      	movs	r3, #8
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	d003      	beq.n	8008efe <report_realtime_status+0xe6>
      serial_write('3'); // Restoring
 8008ef6:	2033      	movs	r0, #51	; 0x33
 8008ef8:	f000 fa2e 	bl	8009358 <serial_write>
      }
      else {
        serial_write('2'); // Retracting
      }
    }
    break;
 8008efc:	e01c      	b.n	8008f38 <report_realtime_status+0x120>
      if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 8008efe:	4b4e      	ldr	r3, [pc, #312]	; (8009038 <report_realtime_status+0x220>)
 8008f00:	789b      	ldrb	r3, [r3, #2]
 8008f02:	001a      	movs	r2, r3
 8008f04:	2304      	movs	r3, #4
 8008f06:	4013      	ands	r3, r2
 8008f08:	d00d      	beq.n	8008f26 <report_realtime_status+0x10e>
        if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) {
 8008f0a:	4b4b      	ldr	r3, [pc, #300]	; (8009038 <report_realtime_status+0x220>)
 8008f0c:	789b      	ldrb	r3, [r3, #2]
 8008f0e:	001a      	movs	r2, r3
 8008f10:	2320      	movs	r3, #32
 8008f12:	4013      	ands	r3, r2
 8008f14:	d003      	beq.n	8008f1e <report_realtime_status+0x106>
          serial_write('1'); // Door ajar
 8008f16:	2031      	movs	r0, #49	; 0x31
 8008f18:	f000 fa1e 	bl	8009358 <serial_write>
    break;
 8008f1c:	e00c      	b.n	8008f38 <report_realtime_status+0x120>
          serial_write('0');
 8008f1e:	2030      	movs	r0, #48	; 0x30
 8008f20:	f000 fa1a 	bl	8009358 <serial_write>
    break;
 8008f24:	e008      	b.n	8008f38 <report_realtime_status+0x120>
        serial_write('2'); // Retracting
 8008f26:	2032      	movs	r0, #50	; 0x32
 8008f28:	f000 fa16 	bl	8009358 <serial_write>
    break;
 8008f2c:	e004      	b.n	8008f38 <report_realtime_status+0x120>
  case STATE_SLEEP: printPgmString(PSTR("Sleep")); break;
 8008f2e:	4b4b      	ldr	r3, [pc, #300]	; (800905c <report_realtime_status+0x244>)
 8008f30:	0018      	movs	r0, r3
 8008f32:	f7fe fb5d 	bl	80075f0 <printString>
 8008f36:	46c0      	nop			; (mov r8, r8)
  }

  float wco[N_AXIS];
  if (bit_isfalse(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE) ||
 8008f38:	4b49      	ldr	r3, [pc, #292]	; (8009060 <report_realtime_status+0x248>)
 8008f3a:	2244      	movs	r2, #68	; 0x44
 8008f3c:	5c9b      	ldrb	r3, [r3, r2]
 8008f3e:	001a      	movs	r2, r3
 8008f40:	2301      	movs	r3, #1
 8008f42:	4013      	ands	r3, r2
 8008f44:	d003      	beq.n	8008f4e <report_realtime_status+0x136>
    (sys.report_wco_counter == 0)) {
 8008f46:	4b3c      	ldr	r3, [pc, #240]	; (8009038 <report_realtime_status+0x220>)
 8008f48:	7b1b      	ldrb	r3, [r3, #12]
  if (bit_isfalse(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE) ||
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d166      	bne.n	800901c <report_realtime_status+0x204>
    for (idx = 0; idx< N_AXIS; idx++) {
 8008f4e:	2337      	movs	r3, #55	; 0x37
 8008f50:	18fb      	adds	r3, r7, r3
 8008f52:	2200      	movs	r2, #0
 8008f54:	701a      	strb	r2, [r3, #0]
 8008f56:	e05c      	b.n	8009012 <report_realtime_status+0x1fa>
      // Apply work coordinate offsets and tool length offset to current position.
      wco[idx] = gc_state.coord_system[idx] + gc_state.coord_offset[idx];
 8008f58:	2337      	movs	r3, #55	; 0x37
 8008f5a:	18fb      	adds	r3, r7, r3
 8008f5c:	781c      	ldrb	r4, [r3, #0]
 8008f5e:	2337      	movs	r3, #55	; 0x37
 8008f60:	18fb      	adds	r3, r7, r3
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	4a3f      	ldr	r2, [pc, #252]	; (8009064 <report_realtime_status+0x24c>)
 8008f66:	330a      	adds	r3, #10
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	18d3      	adds	r3, r2, r3
 8008f6c:	3304      	adds	r3, #4
 8008f6e:	6818      	ldr	r0, [r3, #0]
 8008f70:	2337      	movs	r3, #55	; 0x37
 8008f72:	18fb      	adds	r3, r7, r3
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	4a3b      	ldr	r2, [pc, #236]	; (8009064 <report_realtime_status+0x24c>)
 8008f78:	330e      	adds	r3, #14
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	18d3      	adds	r3, r2, r3
 8008f7e:	3304      	adds	r3, #4
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	1c19      	adds	r1, r3, #0
 8008f84:	f7f7 fa04 	bl	8000390 <__aeabi_fadd>
 8008f88:	1c03      	adds	r3, r0, #0
 8008f8a:	1c19      	adds	r1, r3, #0
 8008f8c:	003b      	movs	r3, r7
 8008f8e:	00a2      	lsls	r2, r4, #2
 8008f90:	50d1      	str	r1, [r2, r3]
      if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8008f92:	2337      	movs	r3, #55	; 0x37
 8008f94:	18fb      	adds	r3, r7, r3
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d113      	bne.n	8008fc4 <report_realtime_status+0x1ac>
 8008f9c:	2337      	movs	r3, #55	; 0x37
 8008f9e:	18fb      	adds	r3, r7, r3
 8008fa0:	781c      	ldrb	r4, [r3, #0]
 8008fa2:	2337      	movs	r3, #55	; 0x37
 8008fa4:	18fb      	adds	r3, r7, r3
 8008fa6:	781a      	ldrb	r2, [r3, #0]
 8008fa8:	003b      	movs	r3, r7
 8008faa:	0092      	lsls	r2, r2, #2
 8008fac:	58d2      	ldr	r2, [r2, r3]
 8008fae:	4b2d      	ldr	r3, [pc, #180]	; (8009064 <report_realtime_status+0x24c>)
 8008fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fb2:	1c19      	adds	r1, r3, #0
 8008fb4:	1c10      	adds	r0, r2, #0
 8008fb6:	f7f7 f9eb 	bl	8000390 <__aeabi_fadd>
 8008fba:	1c03      	adds	r3, r0, #0
 8008fbc:	1c19      	adds	r1, r3, #0
 8008fbe:	003b      	movs	r3, r7
 8008fc0:	00a2      	lsls	r2, r4, #2
 8008fc2:	50d1      	str	r1, [r2, r3]
      if (bit_isfalse(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE)) {
 8008fc4:	4b26      	ldr	r3, [pc, #152]	; (8009060 <report_realtime_status+0x248>)
 8008fc6:	2244      	movs	r2, #68	; 0x44
 8008fc8:	5c9b      	ldrb	r3, [r3, r2]
 8008fca:	001a      	movs	r2, r3
 8008fcc:	2301      	movs	r3, #1
 8008fce:	4013      	ands	r3, r2
 8008fd0:	d118      	bne.n	8009004 <report_realtime_status+0x1ec>
        print_position[idx] -= wco[idx];
 8008fd2:	2337      	movs	r3, #55	; 0x37
 8008fd4:	18fb      	adds	r3, r7, r3
 8008fd6:	781c      	ldrb	r4, [r3, #0]
 8008fd8:	2337      	movs	r3, #55	; 0x37
 8008fda:	18fb      	adds	r3, r7, r3
 8008fdc:	781a      	ldrb	r2, [r3, #0]
 8008fde:	2310      	movs	r3, #16
 8008fe0:	18fb      	adds	r3, r7, r3
 8008fe2:	0092      	lsls	r2, r2, #2
 8008fe4:	58d0      	ldr	r0, [r2, r3]
 8008fe6:	2337      	movs	r3, #55	; 0x37
 8008fe8:	18fb      	adds	r3, r7, r3
 8008fea:	781a      	ldrb	r2, [r3, #0]
 8008fec:	003b      	movs	r3, r7
 8008fee:	0092      	lsls	r2, r2, #2
 8008ff0:	58d3      	ldr	r3, [r2, r3]
 8008ff2:	1c19      	adds	r1, r3, #0
 8008ff4:	f7f7 fe6e 	bl	8000cd4 <__aeabi_fsub>
 8008ff8:	1c03      	adds	r3, r0, #0
 8008ffa:	1c19      	adds	r1, r3, #0
 8008ffc:	2310      	movs	r3, #16
 8008ffe:	18fb      	adds	r3, r7, r3
 8009000:	00a2      	lsls	r2, r4, #2
 8009002:	50d1      	str	r1, [r2, r3]
    for (idx = 0; idx< N_AXIS; idx++) {
 8009004:	2337      	movs	r3, #55	; 0x37
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	781a      	ldrb	r2, [r3, #0]
 800900a:	2337      	movs	r3, #55	; 0x37
 800900c:	18fb      	adds	r3, r7, r3
 800900e:	3201      	adds	r2, #1
 8009010:	701a      	strb	r2, [r3, #0]
 8009012:	2337      	movs	r3, #55	; 0x37
 8009014:	18fb      	adds	r3, r7, r3
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	2b03      	cmp	r3, #3
 800901a:	d99d      	bls.n	8008f58 <report_realtime_status+0x140>
      }
    }
  }

  // Report machine position
  if (bit_istrue(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE)) {
 800901c:	4b10      	ldr	r3, [pc, #64]	; (8009060 <report_realtime_status+0x248>)
 800901e:	2244      	movs	r2, #68	; 0x44
 8009020:	5c9b      	ldrb	r3, [r3, r2]
 8009022:	001a      	movs	r2, r3
 8009024:	2301      	movs	r3, #1
 8009026:	4013      	ands	r3, r2
 8009028:	d020      	beq.n	800906c <report_realtime_status+0x254>
    printPgmString(PSTR("|MPos:"));
 800902a:	4b0f      	ldr	r3, [pc, #60]	; (8009068 <report_realtime_status+0x250>)
 800902c:	0018      	movs	r0, r3
 800902e:	f7fe fadf 	bl	80075f0 <printString>
 8009032:	e01f      	b.n	8009074 <report_realtime_status+0x25c>
 8009034:	20000bdc 	.word	0x20000bdc
 8009038:	20000bb4 	.word	0x20000bb4
 800903c:	0800da68 	.word	0x0800da68
 8009040:	0800da70 	.word	0x0800da70
 8009044:	0800da74 	.word	0x0800da74
 8009048:	0800da7c 	.word	0x0800da7c
 800904c:	0800da80 	.word	0x0800da80
 8009050:	0800da88 	.word	0x0800da88
 8009054:	0800da90 	.word	0x0800da90
 8009058:	0800da98 	.word	0x0800da98
 800905c:	0800daa0 	.word	0x0800daa0
 8009060:	20000b44 	.word	0x20000b44
 8009064:	200009c4 	.word	0x200009c4
 8009068:	0800daa8 	.word	0x0800daa8
  }
  else {
    printPgmString(PSTR("|WPos:"));
 800906c:	4b9b      	ldr	r3, [pc, #620]	; (80092dc <report_realtime_status+0x4c4>)
 800906e:	0018      	movs	r0, r3
 8009070:	f7fe fabe 	bl	80075f0 <printString>
  }
  report_util_axis_values(print_position);
 8009074:	2310      	movs	r3, #16
 8009076:	18fb      	adds	r3, r7, r3
 8009078:	0018      	movs	r0, r3
 800907a:	f7ff faab 	bl	80085d4 <report_util_axis_values>

  // Returns planner and serial read buffer states.
#ifdef REPORT_FIELD_BUFFER_STATE
  if (bit_istrue(settings.status_report_mask, BITFLAG_RT_STATUS_BUFFER_STATE)) {
 800907e:	4b98      	ldr	r3, [pc, #608]	; (80092e0 <report_realtime_status+0x4c8>)
 8009080:	2244      	movs	r2, #68	; 0x44
 8009082:	5c9b      	ldrb	r3, [r3, r2]
 8009084:	001a      	movs	r2, r3
 8009086:	2302      	movs	r3, #2
 8009088:	4013      	ands	r3, r2
 800908a:	d012      	beq.n	80090b2 <report_realtime_status+0x29a>
    printPgmString(PSTR("|Bf:"));
 800908c:	4b95      	ldr	r3, [pc, #596]	; (80092e4 <report_realtime_status+0x4cc>)
 800908e:	0018      	movs	r0, r3
 8009090:	f7fe faae 	bl	80075f0 <printString>
    print_uint8_base10(plan_get_block_buffer_available());
 8009094:	f7fe fa7a 	bl	800758c <plan_get_block_buffer_available>
 8009098:	0003      	movs	r3, r0
 800909a:	0018      	movs	r0, r3
 800909c:	f7fe fabc 	bl	8007618 <print_uint8_base10>
    serial_write(',');
 80090a0:	202c      	movs	r0, #44	; 0x2c
 80090a2:	f000 f959 	bl	8009358 <serial_write>
    print_uint8_base10(serial_get_rx_buffer_available());
 80090a6:	f000 f92b 	bl	8009300 <serial_get_rx_buffer_available>
 80090aa:	0003      	movs	r3, r0
 80090ac:	0018      	movs	r0, r3
 80090ae:	f7fe fab3 	bl	8007618 <print_uint8_base10>
#endif

  // Report realtime feed speed
#ifdef REPORT_FIELD_CURRENT_FEED_SPEED
#ifdef VARIABLE_SPINDLE
  printPgmString(PSTR("|FS:"));
 80090b2:	4b8d      	ldr	r3, [pc, #564]	; (80092e8 <report_realtime_status+0x4d0>)
 80090b4:	0018      	movs	r0, r3
 80090b6:	f7fe fa9b 	bl	80075f0 <printString>
  printFloat_RateValue(st_get_realtime_rate());
 80090ba:	f002 fa99 	bl	800b5f0 <st_get_realtime_rate>
 80090be:	1c03      	adds	r3, r0, #0
 80090c0:	1c18      	adds	r0, r3, #0
 80090c2:	f7fe fbe5 	bl	8007890 <printFloat_RateValue>
  serial_write(',');
 80090c6:	202c      	movs	r0, #44	; 0x2c
 80090c8:	f000 f946 	bl	8009358 <serial_write>
  printFloat(sys.spindle_speed, N_DECIMAL_RPMVALUE);
 80090cc:	4b87      	ldr	r3, [pc, #540]	; (80092ec <report_realtime_status+0x4d4>)
 80090ce:	691b      	ldr	r3, [r3, #16]
 80090d0:	2100      	movs	r1, #0
 80090d2:	1c18      	adds	r0, r3, #0
 80090d4:	f7fe fb02 	bl	80076dc <printFloat>
  printFloat_RateValue(st_get_realtime_rate());
#endif      
#endif

#ifdef REPORT_FIELD_PIN_STATE
  uint8_t lim_pin_state = limits_get_state();
 80090d8:	2336      	movs	r3, #54	; 0x36
 80090da:	18fc      	adds	r4, r7, r3
 80090dc:	f7fc faac 	bl	8005638 <limits_get_state>
 80090e0:	0003      	movs	r3, r0
 80090e2:	7023      	strb	r3, [r4, #0]
  uint8_t ctrl_pin_state = system_control_get_state();
 80090e4:	2335      	movs	r3, #53	; 0x35
 80090e6:	18fc      	adds	r4, r7, r3
 80090e8:	f002 fb66 	bl	800b7b8 <system_control_get_state>
 80090ec:	0003      	movs	r3, r0
 80090ee:	7023      	strb	r3, [r4, #0]
  uint8_t prb_pin_state = probe_get_state();
 80090f0:	2334      	movs	r3, #52	; 0x34
 80090f2:	18fc      	adds	r4, r7, r3
 80090f4:	f7fe fc36 	bl	8007964 <probe_get_state>
 80090f8:	0003      	movs	r3, r0
 80090fa:	7023      	strb	r3, [r4, #0]
  if (lim_pin_state | ctrl_pin_state | prb_pin_state) {
 80090fc:	2336      	movs	r3, #54	; 0x36
 80090fe:	18fa      	adds	r2, r7, r3
 8009100:	2335      	movs	r3, #53	; 0x35
 8009102:	18fb      	adds	r3, r7, r3
 8009104:	7812      	ldrb	r2, [r2, #0]
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	4313      	orrs	r3, r2
 800910a:	b2da      	uxtb	r2, r3
 800910c:	2334      	movs	r3, #52	; 0x34
 800910e:	18fb      	adds	r3, r7, r3
 8009110:	781b      	ldrb	r3, [r3, #0]
 8009112:	4313      	orrs	r3, r2
 8009114:	b2db      	uxtb	r3, r3
 8009116:	2b00      	cmp	r3, #0
 8009118:	d04b      	beq.n	80091b2 <report_realtime_status+0x39a>
    printPgmString(PSTR("|Pn:"));
 800911a:	4b75      	ldr	r3, [pc, #468]	; (80092f0 <report_realtime_status+0x4d8>)
 800911c:	0018      	movs	r0, r3
 800911e:	f7fe fa67 	bl	80075f0 <printString>
    if (prb_pin_state) { serial_write('P'); }
 8009122:	2334      	movs	r3, #52	; 0x34
 8009124:	18fb      	adds	r3, r7, r3
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <report_realtime_status+0x31a>
 800912c:	2050      	movs	r0, #80	; 0x50
 800912e:	f000 f913 	bl	8009358 <serial_write>
    if (lim_pin_state) {
 8009132:	2336      	movs	r3, #54	; 0x36
 8009134:	18fb      	adds	r3, r7, r3
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d01a      	beq.n	8009172 <report_realtime_status+0x35a>
      if (bit_istrue(lim_pin_state, bit(X_AXIS))) { serial_write('X'); }
 800913c:	2336      	movs	r3, #54	; 0x36
 800913e:	18fb      	adds	r3, r7, r3
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	2201      	movs	r2, #1
 8009144:	4013      	ands	r3, r2
 8009146:	d002      	beq.n	800914e <report_realtime_status+0x336>
 8009148:	2058      	movs	r0, #88	; 0x58
 800914a:	f000 f905 	bl	8009358 <serial_write>
      if (bit_istrue(lim_pin_state, bit(Y_AXIS))) { serial_write('Y'); }
 800914e:	2336      	movs	r3, #54	; 0x36
 8009150:	18fb      	adds	r3, r7, r3
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	2202      	movs	r2, #2
 8009156:	4013      	ands	r3, r2
 8009158:	d002      	beq.n	8009160 <report_realtime_status+0x348>
 800915a:	2059      	movs	r0, #89	; 0x59
 800915c:	f000 f8fc 	bl	8009358 <serial_write>
      if (bit_istrue(lim_pin_state, bit(Z_AXIS))) { serial_write('Z'); }
 8009160:	2336      	movs	r3, #54	; 0x36
 8009162:	18fb      	adds	r3, r7, r3
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	2204      	movs	r2, #4
 8009168:	4013      	ands	r3, r2
 800916a:	d002      	beq.n	8009172 <report_realtime_status+0x35a>
 800916c:	205a      	movs	r0, #90	; 0x5a
 800916e:	f000 f8f3 	bl	8009358 <serial_write>
    }
    if (ctrl_pin_state) {
 8009172:	2335      	movs	r3, #53	; 0x35
 8009174:	18fb      	adds	r3, r7, r3
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d01a      	beq.n	80091b2 <report_realtime_status+0x39a>
#ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_SAFETY_DOOR)) { serial_write('D'); }
#endif
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_RESET)) { serial_write('R'); }
 800917c:	2335      	movs	r3, #53	; 0x35
 800917e:	18fb      	adds	r3, r7, r3
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	2201      	movs	r2, #1
 8009184:	4013      	ands	r3, r2
 8009186:	d002      	beq.n	800918e <report_realtime_status+0x376>
 8009188:	2052      	movs	r0, #82	; 0x52
 800918a:	f000 f8e5 	bl	8009358 <serial_write>
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_FEED_HOLD)) { serial_write('H'); }
 800918e:	2335      	movs	r3, #53	; 0x35
 8009190:	18fb      	adds	r3, r7, r3
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	2202      	movs	r2, #2
 8009196:	4013      	ands	r3, r2
 8009198:	d002      	beq.n	80091a0 <report_realtime_status+0x388>
 800919a:	2048      	movs	r0, #72	; 0x48
 800919c:	f000 f8dc 	bl	8009358 <serial_write>
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_CYCLE_START)) { serial_write('S'); }
 80091a0:	2335      	movs	r3, #53	; 0x35
 80091a2:	18fb      	adds	r3, r7, r3
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	2204      	movs	r2, #4
 80091a8:	4013      	ands	r3, r2
 80091aa:	d002      	beq.n	80091b2 <report_realtime_status+0x39a>
 80091ac:	2053      	movs	r0, #83	; 0x53
 80091ae:	f000 f8d3 	bl	8009358 <serial_write>
    }
  }
#endif

#ifdef REPORT_FIELD_WORK_COORD_OFFSET
  if (sys.report_wco_counter > 0) { sys.report_wco_counter--; }
 80091b2:	4b4e      	ldr	r3, [pc, #312]	; (80092ec <report_realtime_status+0x4d4>)
 80091b4:	7b1b      	ldrb	r3, [r3, #12]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d006      	beq.n	80091c8 <report_realtime_status+0x3b0>
 80091ba:	4b4c      	ldr	r3, [pc, #304]	; (80092ec <report_realtime_status+0x4d4>)
 80091bc:	7b1b      	ldrb	r3, [r3, #12]
 80091be:	3b01      	subs	r3, #1
 80091c0:	b2da      	uxtb	r2, r3
 80091c2:	4b4a      	ldr	r3, [pc, #296]	; (80092ec <report_realtime_status+0x4d4>)
 80091c4:	731a      	strb	r2, [r3, #12]
 80091c6:	e01b      	b.n	8009200 <report_realtime_status+0x3e8>
  else {
    if (sys.state & (STATE_HOMING | STATE_CYCLE | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)) {
 80091c8:	4b48      	ldr	r3, [pc, #288]	; (80092ec <report_realtime_status+0x4d4>)
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	001a      	movs	r2, r3
 80091ce:	237c      	movs	r3, #124	; 0x7c
 80091d0:	4013      	ands	r3, r2
 80091d2:	d003      	beq.n	80091dc <report_realtime_status+0x3c4>
      sys.report_wco_counter = (REPORT_WCO_REFRESH_BUSY_COUNT - 1); // Reset counter for slow refresh
 80091d4:	4b45      	ldr	r3, [pc, #276]	; (80092ec <report_realtime_status+0x4d4>)
 80091d6:	221d      	movs	r2, #29
 80091d8:	731a      	strb	r2, [r3, #12]
 80091da:	e002      	b.n	80091e2 <report_realtime_status+0x3ca>
    }
    else { sys.report_wco_counter = (REPORT_WCO_REFRESH_IDLE_COUNT - 1); }
 80091dc:	4b43      	ldr	r3, [pc, #268]	; (80092ec <report_realtime_status+0x4d4>)
 80091de:	2209      	movs	r2, #9
 80091e0:	731a      	strb	r2, [r3, #12]
    if (sys.report_ovr_counter == 0) { sys.report_ovr_counter = 1; } // Set override on next report.
 80091e2:	4b42      	ldr	r3, [pc, #264]	; (80092ec <report_realtime_status+0x4d4>)
 80091e4:	7adb      	ldrb	r3, [r3, #11]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d102      	bne.n	80091f0 <report_realtime_status+0x3d8>
 80091ea:	4b40      	ldr	r3, [pc, #256]	; (80092ec <report_realtime_status+0x4d4>)
 80091ec:	2201      	movs	r2, #1
 80091ee:	72da      	strb	r2, [r3, #11]
    printPgmString(PSTR("|WCO:"));
 80091f0:	4b40      	ldr	r3, [pc, #256]	; (80092f4 <report_realtime_status+0x4dc>)
 80091f2:	0018      	movs	r0, r3
 80091f4:	f7fe f9fc 	bl	80075f0 <printString>
    report_util_axis_values(wco);
 80091f8:	003b      	movs	r3, r7
 80091fa:	0018      	movs	r0, r3
 80091fc:	f7ff f9ea 	bl	80085d4 <report_util_axis_values>
  }
#endif

  #ifdef REPORT_FIELD_OVERRIDES
    if (sys.report_ovr_counter > 0) { sys.report_ovr_counter--; }
 8009200:	4b3a      	ldr	r3, [pc, #232]	; (80092ec <report_realtime_status+0x4d4>)
 8009202:	7adb      	ldrb	r3, [r3, #11]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d006      	beq.n	8009216 <report_realtime_status+0x3fe>
 8009208:	4b38      	ldr	r3, [pc, #224]	; (80092ec <report_realtime_status+0x4d4>)
 800920a:	7adb      	ldrb	r3, [r3, #11]
 800920c:	3b01      	subs	r3, #1
 800920e:	b2da      	uxtb	r2, r3
 8009210:	4b36      	ldr	r3, [pc, #216]	; (80092ec <report_realtime_status+0x4d4>)
 8009212:	72da      	strb	r2, [r3, #11]
 8009214:	e059      	b.n	80092ca <report_realtime_status+0x4b2>
    else {
      if (sys.state & (STATE_HOMING | STATE_CYCLE | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)) {
 8009216:	4b35      	ldr	r3, [pc, #212]	; (80092ec <report_realtime_status+0x4d4>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	001a      	movs	r2, r3
 800921c:	237c      	movs	r3, #124	; 0x7c
 800921e:	4013      	ands	r3, r2
 8009220:	d003      	beq.n	800922a <report_realtime_status+0x412>
        sys.report_ovr_counter = (REPORT_OVR_REFRESH_BUSY_COUNT - 1); // Reset counter for slow refresh
 8009222:	4b32      	ldr	r3, [pc, #200]	; (80092ec <report_realtime_status+0x4d4>)
 8009224:	2213      	movs	r2, #19
 8009226:	72da      	strb	r2, [r3, #11]
 8009228:	e002      	b.n	8009230 <report_realtime_status+0x418>
      }
      else { sys.report_ovr_counter = (REPORT_OVR_REFRESH_IDLE_COUNT - 1); }
 800922a:	4b30      	ldr	r3, [pc, #192]	; (80092ec <report_realtime_status+0x4d4>)
 800922c:	2209      	movs	r2, #9
 800922e:	72da      	strb	r2, [r3, #11]
      printPgmString(PSTR("|Ov:"));
 8009230:	4b31      	ldr	r3, [pc, #196]	; (80092f8 <report_realtime_status+0x4e0>)
 8009232:	0018      	movs	r0, r3
 8009234:	f7fe f9dc 	bl	80075f0 <printString>
      print_uint8_base10(sys.f_override);
 8009238:	4b2c      	ldr	r3, [pc, #176]	; (80092ec <report_realtime_status+0x4d4>)
 800923a:	79db      	ldrb	r3, [r3, #7]
 800923c:	0018      	movs	r0, r3
 800923e:	f7fe f9eb 	bl	8007618 <print_uint8_base10>
      serial_write(',');
 8009242:	202c      	movs	r0, #44	; 0x2c
 8009244:	f000 f888 	bl	8009358 <serial_write>
      print_uint8_base10(sys.r_override);
 8009248:	4b28      	ldr	r3, [pc, #160]	; (80092ec <report_realtime_status+0x4d4>)
 800924a:	7a1b      	ldrb	r3, [r3, #8]
 800924c:	0018      	movs	r0, r3
 800924e:	f7fe f9e3 	bl	8007618 <print_uint8_base10>
      serial_write(',');
 8009252:	202c      	movs	r0, #44	; 0x2c
 8009254:	f000 f880 	bl	8009358 <serial_write>
      print_uint8_base10(sys.spindle_speed_ovr);
 8009258:	4b24      	ldr	r3, [pc, #144]	; (80092ec <report_realtime_status+0x4d4>)
 800925a:	7a5b      	ldrb	r3, [r3, #9]
 800925c:	0018      	movs	r0, r3
 800925e:	f7fe f9db 	bl	8007618 <print_uint8_base10>

      uint8_t sp_state = spindle_get_state();
 8009262:	2333      	movs	r3, #51	; 0x33
 8009264:	18fc      	adds	r4, r7, r3
 8009266:	f000 fe31 	bl	8009ecc <spindle_get_state>
 800926a:	0003      	movs	r3, r0
 800926c:	7023      	strb	r3, [r4, #0]
      uint8_t cl_state = coolant_get_state();
 800926e:	2332      	movs	r3, #50	; 0x32
 8009270:	18fc      	adds	r4, r7, r3
 8009272:	f7fa fa94 	bl	800379e <coolant_get_state>
 8009276:	0003      	movs	r3, r0
 8009278:	7023      	strb	r3, [r4, #0]
      if (sp_state || cl_state) {
 800927a:	2333      	movs	r3, #51	; 0x33
 800927c:	18fb      	adds	r3, r7, r3
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d104      	bne.n	800928e <report_realtime_status+0x476>
 8009284:	2332      	movs	r3, #50	; 0x32
 8009286:	18fb      	adds	r3, r7, r3
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d01d      	beq.n	80092ca <report_realtime_status+0x4b2>
        printPgmString(PSTR("|A:"));
 800928e:	4b1b      	ldr	r3, [pc, #108]	; (80092fc <report_realtime_status+0x4e4>)
 8009290:	0018      	movs	r0, r3
 8009292:	f7fe f9ad 	bl	80075f0 <printString>
        if (sp_state) { // != SPINDLE_STATE_DISABLE
 8009296:	2333      	movs	r3, #51	; 0x33
 8009298:	18fb      	adds	r3, r7, r3
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d00b      	beq.n	80092b8 <report_realtime_status+0x4a0>
          #ifdef VARIABLE_SPINDLE 
            #ifdef USE_SPINDLE_DIR_AS_ENABLE_PIN
              serial_write('S'); // CW
            #else
              if (sp_state == SPINDLE_STATE_CW) { serial_write('S'); } // CW
 80092a0:	2333      	movs	r3, #51	; 0x33
 80092a2:	18fb      	adds	r3, r7, r3
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d103      	bne.n	80092b2 <report_realtime_status+0x49a>
 80092aa:	2053      	movs	r0, #83	; 0x53
 80092ac:	f000 f854 	bl	8009358 <serial_write>
 80092b0:	e002      	b.n	80092b8 <report_realtime_status+0x4a0>
              else { serial_write('C'); } // CCW
 80092b2:	2043      	movs	r0, #67	; 0x43
 80092b4:	f000 f850 	bl	8009358 <serial_write>
          #else
            if (sp_state & SPINDLE_STATE_CW) { serial_write('S'); } // CW
            else { serial_write('C'); } // CCW
          #endif
        }
        if (cl_state & COOLANT_STATE_FLOOD) { serial_write('F'); }
 80092b8:	2332      	movs	r3, #50	; 0x32
 80092ba:	18fb      	adds	r3, r7, r3
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	2201      	movs	r2, #1
 80092c0:	4013      	ands	r3, r2
 80092c2:	d002      	beq.n	80092ca <report_realtime_status+0x4b2>
 80092c4:	2046      	movs	r0, #70	; 0x46
 80092c6:	f000 f847 	bl	8009358 <serial_write>
        #endif
      }
    }
  #endif

  serial_write('>');
 80092ca:	203e      	movs	r0, #62	; 0x3e
 80092cc:	f000 f844 	bl	8009358 <serial_write>
  report_util_line_feed();
 80092d0:	f7ff f952 	bl	8008578 <report_util_line_feed>
}
 80092d4:	46c0      	nop			; (mov r8, r8)
 80092d6:	46bd      	mov	sp, r7
 80092d8:	b00f      	add	sp, #60	; 0x3c
 80092da:	bd90      	pop	{r4, r7, pc}
 80092dc:	0800dab0 	.word	0x0800dab0
 80092e0:	20000b44 	.word	0x20000b44
 80092e4:	0800dab8 	.word	0x0800dab8
 80092e8:	0800dac0 	.word	0x0800dac0
 80092ec:	20000bb4 	.word	0x20000bb4
 80092f0:	0800dac8 	.word	0x0800dac8
 80092f4:	0800dad0 	.word	0x0800dad0
 80092f8:	0800dad8 	.word	0x0800dad8
 80092fc:	0800dae0 	.word	0x0800dae0

08009300 <serial_get_rx_buffer_available>:
volatile uint8_t serial_tx_buffer_tail = 0;


// Returns the number of bytes available in the RX serial buffer.
uint8_t serial_get_rx_buffer_available()
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af00      	add	r7, sp, #0
  uint8_t rtail = serial_rx_buffer_tail; // Copy to limit multiple calls to volatile
 8009306:	1dfb      	adds	r3, r7, #7
 8009308:	4a0e      	ldr	r2, [pc, #56]	; (8009344 <serial_get_rx_buffer_available+0x44>)
 800930a:	7812      	ldrb	r2, [r2, #0]
 800930c:	701a      	strb	r2, [r3, #0]
  if (serial_rx_buffer_head >= rtail) { return(RX_BUFFER_SIZE - (serial_rx_buffer_head-rtail)); }
 800930e:	4b0e      	ldr	r3, [pc, #56]	; (8009348 <serial_get_rx_buffer_available+0x48>)
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	1dfa      	adds	r2, r7, #7
 8009314:	7812      	ldrb	r2, [r2, #0]
 8009316:	429a      	cmp	r2, r3
 8009318:	d808      	bhi.n	800932c <serial_get_rx_buffer_available+0x2c>
 800931a:	4b0b      	ldr	r3, [pc, #44]	; (8009348 <serial_get_rx_buffer_available+0x48>)
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	1dfa      	adds	r2, r7, #7
 8009320:	7812      	ldrb	r2, [r2, #0]
 8009322:	1ad3      	subs	r3, r2, r3
 8009324:	b2db      	uxtb	r3, r3
 8009326:	3b80      	subs	r3, #128	; 0x80
 8009328:	b2db      	uxtb	r3, r3
 800932a:	e007      	b.n	800933c <serial_get_rx_buffer_available+0x3c>
  return((rtail-serial_rx_buffer_head-1));
 800932c:	4b06      	ldr	r3, [pc, #24]	; (8009348 <serial_get_rx_buffer_available+0x48>)
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	1dfa      	adds	r2, r7, #7
 8009332:	7812      	ldrb	r2, [r2, #0]
 8009334:	1ad3      	subs	r3, r2, r3
 8009336:	b2db      	uxtb	r3, r3
 8009338:	3b01      	subs	r3, #1
 800933a:	b2db      	uxtb	r3, r3
}
 800933c:	0018      	movs	r0, r3
 800933e:	46bd      	mov	sp, r7
 8009340:	b002      	add	sp, #8
 8009342:	bd80      	pop	{r7, pc}
 8009344:	20000491 	.word	0x20000491
 8009348:	20000490 	.word	0x20000490

0800934c <serial_init>:
  return (TX_RING_BUFFER - (ttail-serial_tx_buffer_head));
}


void serial_init()
{
 800934c:	b580      	push	{r7, lr}
 800934e:	af00      	add	r7, sp, #0
  // defaults to 8-bit, no parity, 1 stop bit
#endif
#ifdef WIN32
  InitializeCriticalSectionAndSpinCount(&CriticalSection,0x00000400);
#endif
}
 8009350:	46c0      	nop			; (mov r8, r8)
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
	...

08009358 <serial_write>:
}
#endif


// Writes one byte to the TX serial buffer. Called by main program.
void serial_write(uint8_t data) {
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	0002      	movs	r2, r0
 8009360:	1dfb      	adds	r3, r7, #7
 8009362:	701a      	strb	r2, [r3, #0]
  // Calculate next head
  uint8_t next_head = serial_tx_buffer_head + 1;
 8009364:	4b0b      	ldr	r3, [pc, #44]	; (8009394 <serial_write+0x3c>)
 8009366:	781a      	ldrb	r2, [r3, #0]
 8009368:	230f      	movs	r3, #15
 800936a:	18fb      	adds	r3, r7, r3
 800936c:	3201      	adds	r2, #1
 800936e:	701a      	strb	r2, [r3, #0]
    return;
#endif
#endif
#ifdef STM32F0DISCOVERY
#ifndef USEUSB
	USART_SendData(USART1, data);
 8009370:	1dfb      	adds	r3, r7, #7
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	b29b      	uxth	r3, r3
 8009376:	4a08      	ldr	r2, [pc, #32]	; (8009398 <serial_write+0x40>)
 8009378:	0019      	movs	r1, r3
 800937a:	0010      	movs	r0, r2
 800937c:	f7fa f9bb 	bl	80036f6 <USART_SendData>
	while (!(USART1->ISR & USART_ISR_TXE));		 //
 8009380:	46c0      	nop			; (mov r8, r8)
 8009382:	4b05      	ldr	r3, [pc, #20]	; (8009398 <serial_write+0x40>)
 8009384:	69db      	ldr	r3, [r3, #28]
 8009386:	2280      	movs	r2, #128	; 0x80
 8009388:	4013      	ands	r3, r2
 800938a:	d0fa      	beq.n	8009382 <serial_write+0x2a>
  return;
 800938c:	46c0      	nop			; (mov r8, r8)

#ifdef AVRTARGET
  // Enable Data Register Empty Interrupt to make sure tx-streaming is running
  UCSR0B |=  (1 << UDRIE0);
#endif
}
 800938e:	46bd      	mov	sp, r7
 8009390:	b004      	add	sp, #16
 8009392:	bd80      	pop	{r7, pc}
 8009394:	20000492 	.word	0x20000492
 8009398:	40013800 	.word	0x40013800

0800939c <serial_read>:
}
#endif

// Fetches the first byte in the serial read buffer. Called by main program.
uint8_t serial_read()
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
  uint8_t tail = serial_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 80093a2:	1dfb      	adds	r3, r7, #7
 80093a4:	4a13      	ldr	r2, [pc, #76]	; (80093f4 <serial_read+0x58>)
 80093a6:	7812      	ldrb	r2, [r2, #0]
 80093a8:	701a      	strb	r2, [r3, #0]
  if (serial_rx_buffer_head == tail) {
 80093aa:	4b13      	ldr	r3, [pc, #76]	; (80093f8 <serial_read+0x5c>)
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	1dfa      	adds	r2, r7, #7
 80093b0:	7812      	ldrb	r2, [r2, #0]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d101      	bne.n	80093ba <serial_read+0x1e>
    return SERIAL_NO_DATA;
 80093b6:	23ff      	movs	r3, #255	; 0xff
 80093b8:	e017      	b.n	80093ea <serial_read+0x4e>
  } else {
    uint8_t data = serial_rx_buffer[tail];
 80093ba:	1dfb      	adds	r3, r7, #7
 80093bc:	781a      	ldrb	r2, [r3, #0]
 80093be:	1dbb      	adds	r3, r7, #6
 80093c0:	490e      	ldr	r1, [pc, #56]	; (80093fc <serial_read+0x60>)
 80093c2:	5c8a      	ldrb	r2, [r1, r2]
 80093c4:	701a      	strb	r2, [r3, #0]

    tail++;
 80093c6:	1dfb      	adds	r3, r7, #7
 80093c8:	781a      	ldrb	r2, [r3, #0]
 80093ca:	1dfb      	adds	r3, r7, #7
 80093cc:	3201      	adds	r2, #1
 80093ce:	701a      	strb	r2, [r3, #0]
    if (tail == RX_RING_BUFFER) { tail = 0; }
 80093d0:	1dfb      	adds	r3, r7, #7
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	2b80      	cmp	r3, #128	; 0x80
 80093d6:	d102      	bne.n	80093de <serial_read+0x42>
 80093d8:	1dfb      	adds	r3, r7, #7
 80093da:	2200      	movs	r2, #0
 80093dc:	701a      	strb	r2, [r3, #0]
    serial_rx_buffer_tail = tail;
 80093de:	4b05      	ldr	r3, [pc, #20]	; (80093f4 <serial_read+0x58>)
 80093e0:	1dfa      	adds	r2, r7, #7
 80093e2:	7812      	ldrb	r2, [r2, #0]
 80093e4:	701a      	strb	r2, [r3, #0]

    return data;
 80093e6:	1dbb      	adds	r3, r7, #6
 80093e8:	781b      	ldrb	r3, [r3, #0]
  }
}
 80093ea:	0018      	movs	r0, r3
 80093ec:	46bd      	mov	sp, r7
 80093ee:	b002      	add	sp, #8
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	46c0      	nop			; (mov r8, r8)
 80093f4:	20000491 	.word	0x20000491
 80093f8:	20000490 	.word	0x20000490
 80093fc:	20000ac4 	.word	0x20000ac4

08009400 <USART1_IRQHandler>:
/*----------------------------------------------------------------------------
  USART1_IRQHandler
  Handles USART1 global interrupt request.
 *----------------------------------------------------------------------------*/
void USART1_IRQHandler (void)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b082      	sub	sp, #8
 8009404:	af00      	add	r7, sp, #0
    volatile unsigned int IIR;
    uint8_t data;
    uint8_t next_head;

    IIR = USART1->ISR;
 8009406:	4b57      	ldr	r3, [pc, #348]	; (8009564 <USART1_IRQHandler+0x164>)
 8009408:	69db      	ldr	r3, [r3, #28]
 800940a:	603b      	str	r3, [r7, #0]
    if (IIR & USART_ISR_RXNE)
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	2220      	movs	r2, #32
 8009410:	4013      	ands	r3, r2
 8009412:	d100      	bne.n	8009416 <USART1_IRQHandler+0x16>
 8009414:	e0a1      	b.n	800955a <USART1_IRQHandler+0x15a>
    {                  // read interrupt
        data = USART1->RDR & 0x1FF;
 8009416:	4b53      	ldr	r3, [pc, #332]	; (8009564 <USART1_IRQHandler+0x164>)
 8009418:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800941a:	b29a      	uxth	r2, r3
 800941c:	1dbb      	adds	r3, r7, #6
 800941e:	701a      	strb	r2, [r3, #0]
#endif
#endif
  // Pick off realtime command characters directly from the serial stream. These characters are
  // not passed into the main buffer, but these set system state flag bits for realtime execution.
  switch (data) {
 8009420:	1dbb      	adds	r3, r7, #6
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	2b21      	cmp	r3, #33	; 0x21
 8009426:	d013      	beq.n	8009450 <USART1_IRQHandler+0x50>
 8009428:	dc02      	bgt.n	8009430 <USART1_IRQHandler+0x30>
 800942a:	2b18      	cmp	r3, #24
 800942c:	d005      	beq.n	800943a <USART1_IRQHandler+0x3a>
 800942e:	e013      	b.n	8009458 <USART1_IRQHandler+0x58>
 8009430:	2b3f      	cmp	r3, #63	; 0x3f
 8009432:	d005      	beq.n	8009440 <USART1_IRQHandler+0x40>
 8009434:	2b7e      	cmp	r3, #126	; 0x7e
 8009436:	d007      	beq.n	8009448 <USART1_IRQHandler+0x48>
 8009438:	e00e      	b.n	8009458 <USART1_IRQHandler+0x58>
    case CMD_RESET:         mc_reset(); break; // Call motion control reset routine.
 800943a:	f7fd f825 	bl	8006488 <mc_reset>
 800943e:	e086      	b.n	800954e <USART1_IRQHandler+0x14e>
    case CMD_STATUS_REPORT: system_set_exec_state_flag(EXEC_STATUS_REPORT); break; // Set as true
 8009440:	2001      	movs	r0, #1
 8009442:	f002 fd8f 	bl	800bf64 <system_set_exec_state_flag>
 8009446:	e082      	b.n	800954e <USART1_IRQHandler+0x14e>
    case CMD_CYCLE_START:   system_set_exec_state_flag(EXEC_CYCLE_START); break; // Set as true
 8009448:	2002      	movs	r0, #2
 800944a:	f002 fd8b 	bl	800bf64 <system_set_exec_state_flag>
 800944e:	e07e      	b.n	800954e <USART1_IRQHandler+0x14e>
    case CMD_FEED_HOLD:     system_set_exec_state_flag(EXEC_FEED_HOLD); break; // Set as true
 8009450:	2008      	movs	r0, #8
 8009452:	f002 fd87 	bl	800bf64 <system_set_exec_state_flag>
 8009456:	e07a      	b.n	800954e <USART1_IRQHandler+0x14e>
    default :
      if (data > 0x7F) { // Real-time control characters are extended ACSII only.
 8009458:	1dbb      	adds	r3, r7, #6
 800945a:	781b      	ldrb	r3, [r3, #0]
 800945c:	b25b      	sxtb	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	da55      	bge.n	800950e <USART1_IRQHandler+0x10e>
        switch(data) {
 8009462:	1dbb      	adds	r3, r7, #6
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	3b84      	subs	r3, #132	; 0x84
 8009468:	2b1c      	cmp	r3, #28
 800946a:	d900      	bls.n	800946e <USART1_IRQHandler+0x6e>
 800946c:	e06f      	b.n	800954e <USART1_IRQHandler+0x14e>
 800946e:	009a      	lsls	r2, r3, #2
 8009470:	4b3d      	ldr	r3, [pc, #244]	; (8009568 <USART1_IRQHandler+0x168>)
 8009472:	18d3      	adds	r3, r2, r3
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	469f      	mov	pc, r3
          case CMD_SAFETY_DOOR:   system_set_exec_state_flag(EXEC_SAFETY_DOOR); break; // Set as true
 8009478:	2020      	movs	r0, #32
 800947a:	f002 fd73 	bl	800bf64 <system_set_exec_state_flag>
 800947e:	e066      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_JOG_CANCEL:   
            if (sys.state & STATE_JOG) { // Block all other states from invoking motion cancel.
 8009480:	4b3a      	ldr	r3, [pc, #232]	; (800956c <USART1_IRQHandler+0x16c>)
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	001a      	movs	r2, r3
 8009486:	2320      	movs	r3, #32
 8009488:	4013      	ands	r3, r2
 800948a:	d05f      	beq.n	800954c <USART1_IRQHandler+0x14c>
              system_set_exec_state_flag(EXEC_MOTION_CANCEL); 
 800948c:	2040      	movs	r0, #64	; 0x40
 800948e:	f002 fd69 	bl	800bf64 <system_set_exec_state_flag>
            }
            break; 
 8009492:	e05b      	b.n	800954c <USART1_IRQHandler+0x14c>
          #ifdef DEBUG
            case CMD_DEBUG_REPORT: {uint8_t sreg = SREG; cli(); bit_true(sys_rt_exec_debug,EXEC_DEBUG_REPORT); SREG = sreg;} break;
          #endif
          case CMD_FEED_OVR_RESET: system_set_exec_motion_override_flag(EXEC_FEED_OVR_RESET); break;
 8009494:	2001      	movs	r0, #1
 8009496:	f002 fdbd 	bl	800c014 <system_set_exec_motion_override_flag>
 800949a:	e058      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_COARSE_PLUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_PLUS); break;
 800949c:	2002      	movs	r0, #2
 800949e:	f002 fdb9 	bl	800c014 <system_set_exec_motion_override_flag>
 80094a2:	e054      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_COARSE_MINUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_MINUS); break;
 80094a4:	2004      	movs	r0, #4
 80094a6:	f002 fdb5 	bl	800c014 <system_set_exec_motion_override_flag>
 80094aa:	e050      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_FINE_PLUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_PLUS); break;
 80094ac:	2008      	movs	r0, #8
 80094ae:	f002 fdb1 	bl	800c014 <system_set_exec_motion_override_flag>
 80094b2:	e04c      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_FINE_MINUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_MINUS); break;
 80094b4:	2010      	movs	r0, #16
 80094b6:	f002 fdad 	bl	800c014 <system_set_exec_motion_override_flag>
 80094ba:	e048      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_RAPID_OVR_RESET: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_RESET); break;
 80094bc:	2020      	movs	r0, #32
 80094be:	f002 fda9 	bl	800c014 <system_set_exec_motion_override_flag>
 80094c2:	e044      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_RAPID_OVR_MEDIUM: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_MEDIUM); break;
 80094c4:	2040      	movs	r0, #64	; 0x40
 80094c6:	f002 fda5 	bl	800c014 <system_set_exec_motion_override_flag>
 80094ca:	e040      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_RAPID_OVR_LOW: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_LOW); break;
 80094cc:	2080      	movs	r0, #128	; 0x80
 80094ce:	f002 fda1 	bl	800c014 <system_set_exec_motion_override_flag>
 80094d2:	e03c      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_RESET: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_RESET); break;
 80094d4:	2001      	movs	r0, #1
 80094d6:	f002 fdb5 	bl	800c044 <system_set_exec_accessory_override_flag>
 80094da:	e038      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_COARSE_PLUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_PLUS); break;
 80094dc:	2002      	movs	r0, #2
 80094de:	f002 fdb1 	bl	800c044 <system_set_exec_accessory_override_flag>
 80094e2:	e034      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_COARSE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_MINUS); break;
 80094e4:	2004      	movs	r0, #4
 80094e6:	f002 fdad 	bl	800c044 <system_set_exec_accessory_override_flag>
 80094ea:	e030      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_FINE_PLUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_PLUS); break;
 80094ec:	2008      	movs	r0, #8
 80094ee:	f002 fda9 	bl	800c044 <system_set_exec_accessory_override_flag>
 80094f2:	e02c      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_FINE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_MINUS); break;
 80094f4:	2010      	movs	r0, #16
 80094f6:	f002 fda5 	bl	800c044 <system_set_exec_accessory_override_flag>
 80094fa:	e028      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_STOP: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP); break;
 80094fc:	2020      	movs	r0, #32
 80094fe:	f002 fda1 	bl	800c044 <system_set_exec_accessory_override_flag>
 8009502:	e024      	b.n	800954e <USART1_IRQHandler+0x14e>
          case CMD_COOLANT_FLOOD_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_FLOOD_OVR_TOGGLE); break;
 8009504:	2040      	movs	r0, #64	; 0x40
 8009506:	f002 fd9d 	bl	800c044 <system_set_exec_accessory_override_flag>
 800950a:	46c0      	nop			; (mov r8, r8)
 800950c:	e01f      	b.n	800954e <USART1_IRQHandler+0x14e>
            case CMD_COOLANT_MIST_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_MIST_OVR_TOGGLE); break;
          #endif
        }
        // Throw away any unfound extended-ASCII character by not passing it to the serial buffer.
      } else { // Write character to buffer
        next_head = serial_rx_buffer_head + 1;
 800950e:	4b18      	ldr	r3, [pc, #96]	; (8009570 <USART1_IRQHandler+0x170>)
 8009510:	781a      	ldrb	r2, [r3, #0]
 8009512:	1dfb      	adds	r3, r7, #7
 8009514:	3201      	adds	r2, #1
 8009516:	701a      	strb	r2, [r3, #0]
        if (next_head == RX_RING_BUFFER) { next_head = 0; }
 8009518:	1dfb      	adds	r3, r7, #7
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	2b80      	cmp	r3, #128	; 0x80
 800951e:	d102      	bne.n	8009526 <USART1_IRQHandler+0x126>
 8009520:	1dfb      	adds	r3, r7, #7
 8009522:	2200      	movs	r2, #0
 8009524:	701a      	strb	r2, [r3, #0]

        // Write data to buffer unless it is full.
        if (next_head != serial_rx_buffer_tail) {
 8009526:	4b13      	ldr	r3, [pc, #76]	; (8009574 <USART1_IRQHandler+0x174>)
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	b2db      	uxtb	r3, r3
 800952c:	1dfa      	adds	r2, r7, #7
 800952e:	7812      	ldrb	r2, [r2, #0]
 8009530:	429a      	cmp	r2, r3
 8009532:	d00c      	beq.n	800954e <USART1_IRQHandler+0x14e>
          serial_rx_buffer[serial_rx_buffer_head] = data;
 8009534:	4b0e      	ldr	r3, [pc, #56]	; (8009570 <USART1_IRQHandler+0x170>)
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	0019      	movs	r1, r3
 800953a:	4b0f      	ldr	r3, [pc, #60]	; (8009578 <USART1_IRQHandler+0x178>)
 800953c:	1dba      	adds	r2, r7, #6
 800953e:	7812      	ldrb	r2, [r2, #0]
 8009540:	545a      	strb	r2, [r3, r1]
          serial_rx_buffer_head = next_head;
 8009542:	4b0b      	ldr	r3, [pc, #44]	; (8009570 <USART1_IRQHandler+0x170>)
 8009544:	1dfa      	adds	r2, r7, #7
 8009546:	7812      	ldrb	r2, [r2, #0]
 8009548:	701a      	strb	r2, [r3, #0]
 800954a:	e000      	b.n	800954e <USART1_IRQHandler+0x14e>
            break; 
 800954c:	46c0      	nop			; (mov r8, r8)
#endif
   }
#endif
#ifdef STM32F0DISCOVERY
#ifndef USEUSB
        USART1->ISR &= ~USART_ISR_RXNE;	          // clear interrupt
 800954e:	4b05      	ldr	r3, [pc, #20]	; (8009564 <USART1_IRQHandler+0x164>)
 8009550:	4a04      	ldr	r2, [pc, #16]	; (8009564 <USART1_IRQHandler+0x164>)
 8009552:	69d2      	ldr	r2, [r2, #28]
 8009554:	2120      	movs	r1, #32
 8009556:	438a      	bics	r2, r1
 8009558:	61da      	str	r2, [r3, #28]
#else
    length--;
#endif
   }
#endif
}
 800955a:	46c0      	nop			; (mov r8, r8)
 800955c:	46bd      	mov	sp, r7
 800955e:	b002      	add	sp, #8
 8009560:	bd80      	pop	{r7, pc}
 8009562:	46c0      	nop			; (mov r8, r8)
 8009564:	40013800 	.word	0x40013800
 8009568:	0800de74 	.word	0x0800de74
 800956c:	20000bb4 	.word	0x20000bb4
 8009570:	20000490 	.word	0x20000490
 8009574:	20000491 	.word	0x20000491
 8009578:	20000ac4 	.word	0x20000ac4

0800957c <serial_reset_read_buffer>:

void serial_reset_read_buffer()
{
 800957c:	b580      	push	{r7, lr}
 800957e:	af00      	add	r7, sp, #0
  serial_rx_buffer_tail = serial_rx_buffer_head;
 8009580:	4b03      	ldr	r3, [pc, #12]	; (8009590 <serial_reset_read_buffer+0x14>)
 8009582:	781a      	ldrb	r2, [r3, #0]
 8009584:	4b03      	ldr	r3, [pc, #12]	; (8009594 <serial_reset_read_buffer+0x18>)
 8009586:	701a      	strb	r2, [r3, #0]
}
 8009588:	46c0      	nop			; (mov r8, r8)
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	46c0      	nop			; (mov r8, r8)
 8009590:	20000490 	.word	0x20000490
 8009594:	20000491 	.word	0x20000491

08009598 <settings_store_startup_line>:
settings_t settings;


// Method to store startup lines into EEPROM
void settings_store_startup_line(uint8_t n, char *line)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	0002      	movs	r2, r0
 80095a0:	6039      	str	r1, [r7, #0]
 80095a2:	1dfb      	adds	r3, r7, #7
 80095a4:	701a      	strb	r2, [r3, #0]
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize(); // A startup line may contain a motion and be executing. 
 80095a6:	f7fe fb45 	bl	8007c34 <protocol_buffer_synchronize>
  #endif
  uint32_t addr = n*(LINE_BUFFER_SIZE+1)+EEPROM_ADDR_STARTUP_BLOCK;
 80095aa:	1dfb      	adds	r3, r7, #7
 80095ac:	781a      	ldrb	r2, [r3, #0]
 80095ae:	0013      	movs	r3, r2
 80095b0:	00db      	lsls	r3, r3, #3
 80095b2:	189b      	adds	r3, r3, r2
 80095b4:	00da      	lsls	r2, r3, #3
 80095b6:	189b      	adds	r3, r3, r2
 80095b8:	22c0      	movs	r2, #192	; 0xc0
 80095ba:	0092      	lsls	r2, r2, #2
 80095bc:	4694      	mov	ip, r2
 80095be:	4463      	add	r3, ip
 80095c0:	60fb      	str	r3, [r7, #12]
  memcpy_to_eeprom_with_checksum(addr,(char*)line, LINE_BUFFER_SIZE);
 80095c2:	6839      	ldr	r1, [r7, #0]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2250      	movs	r2, #80	; 0x50
 80095c8:	0018      	movs	r0, r3
 80095ca:	f7fa f94d 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 80095ce:	46c0      	nop			; (mov r8, r8)
 80095d0:	46bd      	mov	sp, r7
 80095d2:	b004      	add	sp, #16
 80095d4:	bd80      	pop	{r7, pc}
	...

080095d8 <settings_store_build_info>:


// Method to store build info into EEPROM
// NOTE: This function can only be called in IDLE state.
void settings_store_build_info(char *line)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  // Build info can only be stored when state is IDLE.
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_BUILD_INFO,(char*)line, LINE_BUFFER_SIZE);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4804      	ldr	r0, [pc, #16]	; (80095f4 <settings_store_build_info+0x1c>)
 80095e4:	2250      	movs	r2, #80	; 0x50
 80095e6:	0019      	movs	r1, r3
 80095e8:	f7fa f93e 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 80095ec:	46c0      	nop			; (mov r8, r8)
 80095ee:	46bd      	mov	sp, r7
 80095f0:	b002      	add	sp, #8
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	000003ae 	.word	0x000003ae

080095f8 <settings_write_coord_data>:


// Method to store coord data parameters into EEPROM
void settings_write_coord_data(uint8_t coord_select, float *coord_data)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	0002      	movs	r2, r0
 8009600:	6039      	str	r1, [r7, #0]
 8009602:	1dfb      	adds	r3, r7, #7
 8009604:	701a      	strb	r2, [r3, #0]
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize();
 8009606:	f7fe fb15 	bl	8007c34 <protocol_buffer_synchronize>
  #endif
  uint32_t addr = coord_select*(sizeof(float)*N_AXIS+1) + EEPROM_ADDR_PARAMETERS;
 800960a:	1dfb      	adds	r3, r7, #7
 800960c:	781a      	ldrb	r2, [r3, #0]
 800960e:	0013      	movs	r3, r2
 8009610:	011b      	lsls	r3, r3, #4
 8009612:	189b      	adds	r3, r3, r2
 8009614:	2280      	movs	r2, #128	; 0x80
 8009616:	0092      	lsls	r2, r2, #2
 8009618:	4694      	mov	ip, r2
 800961a:	4463      	add	r3, ip
 800961c:	60fb      	str	r3, [r7, #12]
  memcpy_to_eeprom_with_checksum(addr,(char*)coord_data, sizeof(float)*N_AXIS);
 800961e:	6839      	ldr	r1, [r7, #0]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2210      	movs	r2, #16
 8009624:	0018      	movs	r0, r3
 8009626:	f7fa f91f 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 800962a:	46c0      	nop			; (mov r8, r8)
 800962c:	46bd      	mov	sp, r7
 800962e:	b004      	add	sp, #16
 8009630:	bd80      	pop	{r7, pc}
	...

08009634 <write_global_settings>:


// Method to store Grbl global settings struct and version number into EEPROM
// NOTE: This function can only be called in IDLE state.
void write_global_settings()
{
 8009634:	b580      	push	{r7, lr}
 8009636:	af00      	add	r7, sp, #0
  eeprom_put_char(0, SETTINGS_VERSION);
 8009638:	210a      	movs	r1, #10
 800963a:	2000      	movs	r0, #0
 800963c:	f7fa f900 	bl	8003840 <eeprom_put_char>
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_GLOBAL, (char*)&settings, sizeof(settings_t));
 8009640:	4b04      	ldr	r3, [pc, #16]	; (8009654 <write_global_settings+0x20>)
 8009642:	226c      	movs	r2, #108	; 0x6c
 8009644:	0019      	movs	r1, r3
 8009646:	2001      	movs	r0, #1
 8009648:	f7fa f90e 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 800964c:	46c0      	nop			; (mov r8, r8)
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	46c0      	nop			; (mov r8, r8)
 8009654:	20000b44 	.word	0x20000b44

08009658 <settings_restore>:


// Method to restore EEPROM-saved Grbl global settings back to defaults.
void settings_restore(uint8_t restore_flag) {
 8009658:	b580      	push	{r7, lr}
 800965a:	b088      	sub	sp, #32
 800965c:	af00      	add	r7, sp, #0
 800965e:	0002      	movs	r2, r0
 8009660:	1dfb      	adds	r3, r7, #7
 8009662:	701a      	strb	r2, [r3, #0]
  if (restore_flag & SETTINGS_RESTORE_DEFAULTS) {
 8009664:	1dfb      	adds	r3, r7, #7
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	2201      	movs	r2, #1
 800966a:	4013      	ands	r3, r2
 800966c:	d067      	beq.n	800973e <settings_restore+0xe6>
    settings.pulse_microseconds = DEFAULT_STEP_PULSE_MICROSECONDS;
 800966e:	4b5d      	ldr	r3, [pc, #372]	; (80097e4 <settings_restore+0x18c>)
 8009670:	2240      	movs	r2, #64	; 0x40
 8009672:	210a      	movs	r1, #10
 8009674:	5499      	strb	r1, [r3, r2]
    settings.stepper_idle_lock_time = DEFAULT_STEPPER_IDLE_LOCK_TIME;
 8009676:	4b5b      	ldr	r3, [pc, #364]	; (80097e4 <settings_restore+0x18c>)
 8009678:	2243      	movs	r2, #67	; 0x43
 800967a:	2100      	movs	r1, #0
 800967c:	5499      	strb	r1, [r3, r2]
    settings.step_invert_mask = DEFAULT_STEPPING_INVERT_MASK;
 800967e:	4b59      	ldr	r3, [pc, #356]	; (80097e4 <settings_restore+0x18c>)
 8009680:	2241      	movs	r2, #65	; 0x41
 8009682:	2107      	movs	r1, #7
 8009684:	5499      	strb	r1, [r3, r2]
    settings.dir_invert_mask = DEFAULT_DIRECTION_INVERT_MASK;
 8009686:	4b57      	ldr	r3, [pc, #348]	; (80097e4 <settings_restore+0x18c>)
 8009688:	2242      	movs	r2, #66	; 0x42
 800968a:	2107      	movs	r1, #7
 800968c:	5499      	strb	r1, [r3, r2]
    settings.status_report_mask = DEFAULT_STATUS_REPORT_MASK;
 800968e:	4b55      	ldr	r3, [pc, #340]	; (80097e4 <settings_restore+0x18c>)
 8009690:	2244      	movs	r2, #68	; 0x44
 8009692:	2101      	movs	r1, #1
 8009694:	5499      	strb	r1, [r3, r2]
    settings.junction_deviation = DEFAULT_JUNCTION_DEVIATION;
 8009696:	4b53      	ldr	r3, [pc, #332]	; (80097e4 <settings_restore+0x18c>)
 8009698:	4a53      	ldr	r2, [pc, #332]	; (80097e8 <settings_restore+0x190>)
 800969a:	649a      	str	r2, [r3, #72]	; 0x48
    settings.arc_tolerance = DEFAULT_ARC_TOLERANCE;
 800969c:	4b51      	ldr	r3, [pc, #324]	; (80097e4 <settings_restore+0x18c>)
 800969e:	4a53      	ldr	r2, [pc, #332]	; (80097ec <settings_restore+0x194>)
 80096a0:	64da      	str	r2, [r3, #76]	; 0x4c

    settings.rpm_max = DEFAULT_SPINDLE_RPM_MAX;
 80096a2:	4b50      	ldr	r3, [pc, #320]	; (80097e4 <settings_restore+0x18c>)
 80096a4:	4a52      	ldr	r2, [pc, #328]	; (80097f0 <settings_restore+0x198>)
 80096a6:	651a      	str	r2, [r3, #80]	; 0x50
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;
 80096a8:	4b4e      	ldr	r3, [pc, #312]	; (80097e4 <settings_restore+0x18c>)
 80096aa:	2200      	movs	r2, #0
 80096ac:	655a      	str	r2, [r3, #84]	; 0x54

    settings.homing_dir_mask = DEFAULT_HOMING_DIR_MASK;
 80096ae:	4b4d      	ldr	r3, [pc, #308]	; (80097e4 <settings_restore+0x18c>)
 80096b0:	2259      	movs	r2, #89	; 0x59
 80096b2:	2100      	movs	r1, #0
 80096b4:	5499      	strb	r1, [r3, r2]
    settings.homing_feed_rate = DEFAULT_HOMING_FEED_RATE;
 80096b6:	4b4b      	ldr	r3, [pc, #300]	; (80097e4 <settings_restore+0x18c>)
 80096b8:	4a4e      	ldr	r2, [pc, #312]	; (80097f4 <settings_restore+0x19c>)
 80096ba:	65da      	str	r2, [r3, #92]	; 0x5c
    settings.homing_seek_rate = DEFAULT_HOMING_SEEK_RATE;
 80096bc:	4b49      	ldr	r3, [pc, #292]	; (80097e4 <settings_restore+0x18c>)
 80096be:	4a4e      	ldr	r2, [pc, #312]	; (80097f8 <settings_restore+0x1a0>)
 80096c0:	661a      	str	r2, [r3, #96]	; 0x60
    settings.homing_debounce_delay = DEFAULT_HOMING_DEBOUNCE_DELAY;
 80096c2:	4b48      	ldr	r3, [pc, #288]	; (80097e4 <settings_restore+0x18c>)
 80096c4:	2264      	movs	r2, #100	; 0x64
 80096c6:	21fa      	movs	r1, #250	; 0xfa
 80096c8:	5299      	strh	r1, [r3, r2]
    settings.homing_pulloff = DEFAULT_HOMING_PULLOFF;
 80096ca:	4b46      	ldr	r3, [pc, #280]	; (80097e4 <settings_restore+0x18c>)
 80096cc:	22fe      	movs	r2, #254	; 0xfe
 80096ce:	0592      	lsls	r2, r2, #22
 80096d0:	669a      	str	r2, [r3, #104]	; 0x68

    settings.flags = 0;
 80096d2:	4b44      	ldr	r3, [pc, #272]	; (80097e4 <settings_restore+0x18c>)
 80096d4:	2258      	movs	r2, #88	; 0x58
 80096d6:	2100      	movs	r1, #0
 80096d8:	5499      	strb	r1, [r3, r2]
    if (DEFAULT_HOMING_ENABLE) { settings.flags |= BITFLAG_HOMING_ENABLE; }
    if (DEFAULT_SOFT_LIMIT_ENABLE) { settings.flags |= BITFLAG_SOFT_LIMIT_ENABLE; }
    if (DEFAULT_INVERT_LIMIT_PINS) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
    if (DEFAULT_INVERT_PROBE_PIN) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }

    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
 80096da:	4b42      	ldr	r3, [pc, #264]	; (80097e4 <settings_restore+0x18c>)
 80096dc:	4a47      	ldr	r2, [pc, #284]	; (80097fc <settings_restore+0x1a4>)
 80096de:	601a      	str	r2, [r3, #0]
    settings.steps_per_mm[Y_AXIS] = DEFAULT_Y_STEPS_PER_MM;
 80096e0:	4b40      	ldr	r3, [pc, #256]	; (80097e4 <settings_restore+0x18c>)
 80096e2:	4a46      	ldr	r2, [pc, #280]	; (80097fc <settings_restore+0x1a4>)
 80096e4:	605a      	str	r2, [r3, #4]
    settings.steps_per_mm[Z_AXIS] = DEFAULT_Z_STEPS_PER_MM;
 80096e6:	4b3f      	ldr	r3, [pc, #252]	; (80097e4 <settings_restore+0x18c>)
 80096e8:	4a45      	ldr	r2, [pc, #276]	; (8009800 <settings_restore+0x1a8>)
 80096ea:	609a      	str	r2, [r3, #8]
    settings.max_rate[X_AXIS] = DEFAULT_X_MAX_RATE;
 80096ec:	4b3d      	ldr	r3, [pc, #244]	; (80097e4 <settings_restore+0x18c>)
 80096ee:	4a45      	ldr	r2, [pc, #276]	; (8009804 <settings_restore+0x1ac>)
 80096f0:	611a      	str	r2, [r3, #16]
    settings.max_rate[Y_AXIS] = DEFAULT_Y_MAX_RATE;
 80096f2:	4b3c      	ldr	r3, [pc, #240]	; (80097e4 <settings_restore+0x18c>)
 80096f4:	4a43      	ldr	r2, [pc, #268]	; (8009804 <settings_restore+0x1ac>)
 80096f6:	615a      	str	r2, [r3, #20]
    settings.max_rate[Z_AXIS] = DEFAULT_Z_MAX_RATE;
 80096f8:	4b3a      	ldr	r3, [pc, #232]	; (80097e4 <settings_restore+0x18c>)
 80096fa:	4a42      	ldr	r2, [pc, #264]	; (8009804 <settings_restore+0x1ac>)
 80096fc:	619a      	str	r2, [r3, #24]
    settings.acceleration[X_AXIS] = DEFAULT_X_ACCELERATION;
 80096fe:	4b39      	ldr	r3, [pc, #228]	; (80097e4 <settings_restore+0x18c>)
 8009700:	4a41      	ldr	r2, [pc, #260]	; (8009808 <settings_restore+0x1b0>)
 8009702:	621a      	str	r2, [r3, #32]
    settings.acceleration[Y_AXIS] = DEFAULT_Y_ACCELERATION;
 8009704:	4b37      	ldr	r3, [pc, #220]	; (80097e4 <settings_restore+0x18c>)
 8009706:	4a40      	ldr	r2, [pc, #256]	; (8009808 <settings_restore+0x1b0>)
 8009708:	625a      	str	r2, [r3, #36]	; 0x24
    settings.acceleration[Z_AXIS] = DEFAULT_Z_ACCELERATION;
 800970a:	4b36      	ldr	r3, [pc, #216]	; (80097e4 <settings_restore+0x18c>)
 800970c:	4a3e      	ldr	r2, [pc, #248]	; (8009808 <settings_restore+0x1b0>)
 800970e:	629a      	str	r2, [r3, #40]	; 0x28
    settings.max_travel[X_AXIS] = (-DEFAULT_X_MAX_TRAVEL);
 8009710:	4b34      	ldr	r3, [pc, #208]	; (80097e4 <settings_restore+0x18c>)
 8009712:	4a3e      	ldr	r2, [pc, #248]	; (800980c <settings_restore+0x1b4>)
 8009714:	631a      	str	r2, [r3, #48]	; 0x30
    settings.max_travel[Y_AXIS] = (-DEFAULT_Y_MAX_TRAVEL);
 8009716:	4b33      	ldr	r3, [pc, #204]	; (80097e4 <settings_restore+0x18c>)
 8009718:	4a3d      	ldr	r2, [pc, #244]	; (8009810 <settings_restore+0x1b8>)
 800971a:	635a      	str	r2, [r3, #52]	; 0x34
    settings.max_travel[Z_AXIS] = (-DEFAULT_Z_MAX_TRAVEL);
 800971c:	4b31      	ldr	r3, [pc, #196]	; (80097e4 <settings_restore+0x18c>)
 800971e:	4a3d      	ldr	r2, [pc, #244]	; (8009814 <settings_restore+0x1bc>)
 8009720:	639a      	str	r2, [r3, #56]	; 0x38

#ifdef A_AXIS
    settings.steps_per_mm[A_AXIS] = DEFAULT_A_STEPS_PER_MM;
 8009722:	4b30      	ldr	r3, [pc, #192]	; (80097e4 <settings_restore+0x18c>)
 8009724:	4a3c      	ldr	r2, [pc, #240]	; (8009818 <settings_restore+0x1c0>)
 8009726:	60da      	str	r2, [r3, #12]
    settings.max_rate[A_AXIS] = DEFAULT_A_MAX_RATE;
 8009728:	4b2e      	ldr	r3, [pc, #184]	; (80097e4 <settings_restore+0x18c>)
 800972a:	4a36      	ldr	r2, [pc, #216]	; (8009804 <settings_restore+0x1ac>)
 800972c:	61da      	str	r2, [r3, #28]
    settings.acceleration[A_AXIS] = DEFAULT_A_ACCELERATION;
 800972e:	4b2d      	ldr	r3, [pc, #180]	; (80097e4 <settings_restore+0x18c>)
 8009730:	4a35      	ldr	r2, [pc, #212]	; (8009808 <settings_restore+0x1b0>)
 8009732:	62da      	str	r2, [r3, #44]	; 0x2c
    settings.max_travel[A_AXIS] = (-DEFAULT_A_MAX_TRAVEL);
 8009734:	4b2b      	ldr	r3, [pc, #172]	; (80097e4 <settings_restore+0x18c>)
 8009736:	4a39      	ldr	r2, [pc, #228]	; (800981c <settings_restore+0x1c4>)
 8009738:	63da      	str	r2, [r3, #60]	; 0x3c
#endif

    write_global_settings();
 800973a:	f7ff ff7b 	bl	8009634 <write_global_settings>
  }

  if (restore_flag & SETTINGS_RESTORE_PARAMETERS) {
 800973e:	1dfb      	adds	r3, r7, #7
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	2202      	movs	r2, #2
 8009744:	4013      	ands	r3, r2
 8009746:	d020      	beq.n	800978a <settings_restore+0x132>
    uint8_t idx;
    float coord_data[N_AXIS];
    memset(&coord_data, 0, sizeof(coord_data));
 8009748:	230c      	movs	r3, #12
 800974a:	18fb      	adds	r3, r7, r3
 800974c:	2210      	movs	r2, #16
 800974e:	2100      	movs	r1, #0
 8009750:	0018      	movs	r0, r3
 8009752:	f002 ff37 	bl	800c5c4 <memset>
    for (idx=0; idx <= SETTING_INDEX_NCOORD; idx++) { settings_write_coord_data(idx, coord_data); }
 8009756:	231f      	movs	r3, #31
 8009758:	18fb      	adds	r3, r7, r3
 800975a:	2200      	movs	r2, #0
 800975c:	701a      	strb	r2, [r3, #0]
 800975e:	e00f      	b.n	8009780 <settings_restore+0x128>
 8009760:	230c      	movs	r3, #12
 8009762:	18fa      	adds	r2, r7, r3
 8009764:	231f      	movs	r3, #31
 8009766:	18fb      	adds	r3, r7, r3
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	0011      	movs	r1, r2
 800976c:	0018      	movs	r0, r3
 800976e:	f7ff ff43 	bl	80095f8 <settings_write_coord_data>
 8009772:	231f      	movs	r3, #31
 8009774:	18fb      	adds	r3, r7, r3
 8009776:	781a      	ldrb	r2, [r3, #0]
 8009778:	231f      	movs	r3, #31
 800977a:	18fb      	adds	r3, r7, r3
 800977c:	3201      	adds	r2, #1
 800977e:	701a      	strb	r2, [r3, #0]
 8009780:	231f      	movs	r3, #31
 8009782:	18fb      	adds	r3, r7, r3
 8009784:	781b      	ldrb	r3, [r3, #0]
 8009786:	2b07      	cmp	r3, #7
 8009788:	d9ea      	bls.n	8009760 <settings_restore+0x108>
  }

  if (restore_flag & SETTINGS_RESTORE_STARTUP_LINES) {
 800978a:	1dfb      	adds	r3, r7, #7
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	2204      	movs	r2, #4
 8009790:	4013      	ands	r3, r2
 8009792:	d014      	beq.n	80097be <settings_restore+0x166>
    #if N_STARTUP_LINE > 0
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK, 0);
 8009794:	23c0      	movs	r3, #192	; 0xc0
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	2100      	movs	r1, #0
 800979a:	0018      	movs	r0, r3
 800979c:	f7fa f850 	bl	8003840 <eeprom_put_char>
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+1, 0); // Checksum
 80097a0:	4b1f      	ldr	r3, [pc, #124]	; (8009820 <settings_restore+0x1c8>)
 80097a2:	2100      	movs	r1, #0
 80097a4:	0018      	movs	r0, r3
 80097a6:	f7fa f84b 	bl	8003840 <eeprom_put_char>
    #endif
    #if N_STARTUP_LINE > 1
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+(LINE_BUFFER_SIZE+1), 0);
 80097aa:	4b1e      	ldr	r3, [pc, #120]	; (8009824 <settings_restore+0x1cc>)
 80097ac:	2100      	movs	r1, #0
 80097ae:	0018      	movs	r0, r3
 80097b0:	f7fa f846 	bl	8003840 <eeprom_put_char>
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+(LINE_BUFFER_SIZE+2), 0); // Checksum
 80097b4:	4b1c      	ldr	r3, [pc, #112]	; (8009828 <settings_restore+0x1d0>)
 80097b6:	2100      	movs	r1, #0
 80097b8:	0018      	movs	r0, r3
 80097ba:	f7fa f841 	bl	8003840 <eeprom_put_char>
    #endif
  }

  if (restore_flag & SETTINGS_RESTORE_BUILD_INFO) {
 80097be:	1dfb      	adds	r3, r7, #7
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	2208      	movs	r2, #8
 80097c4:	4013      	ands	r3, r2
 80097c6:	d009      	beq.n	80097dc <settings_restore+0x184>
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO , 0);
 80097c8:	4b18      	ldr	r3, [pc, #96]	; (800982c <settings_restore+0x1d4>)
 80097ca:	2100      	movs	r1, #0
 80097cc:	0018      	movs	r0, r3
 80097ce:	f7fa f837 	bl	8003840 <eeprom_put_char>
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO+1 , 0); // Checksum
 80097d2:	4b17      	ldr	r3, [pc, #92]	; (8009830 <settings_restore+0x1d8>)
 80097d4:	2100      	movs	r1, #0
 80097d6:	0018      	movs	r0, r3
 80097d8:	f7fa f832 	bl	8003840 <eeprom_put_char>
  }
}
 80097dc:	46c0      	nop			; (mov r8, r8)
 80097de:	46bd      	mov	sp, r7
 80097e0:	b008      	add	sp, #32
 80097e2:	bd80      	pop	{r7, pc}
 80097e4:	20000b44 	.word	0x20000b44
 80097e8:	3c23d70a 	.word	0x3c23d70a
 80097ec:	3b03126f 	.word	0x3b03126f
 80097f0:	447a0000 	.word	0x447a0000
 80097f4:	41c80000 	.word	0x41c80000
 80097f8:	43fa0000 	.word	0x43fa0000
 80097fc:	42a00000 	.word	0x42a00000
 8009800:	40b1c77a 	.word	0x40b1c77a
 8009804:	44160000 	.word	0x44160000
 8009808:	481e3400 	.word	0x481e3400
 800980c:	c3480000 	.word	0xc3480000
 8009810:	c3960000 	.word	0xc3960000
 8009814:	c2480000 	.word	0xc2480000
 8009818:	41366666 	.word	0x41366666
 800981c:	c3b3f333 	.word	0xc3b3f333
 8009820:	00000301 	.word	0x00000301
 8009824:	00000351 	.word	0x00000351
 8009828:	00000352 	.word	0x00000352
 800982c:	000003ae 	.word	0x000003ae
 8009830:	000003af 	.word	0x000003af

08009834 <settings_read_startup_line>:


// Reads startup line from EEPROM. Updated pointed line string data.
uint8_t settings_read_startup_line(uint8_t n, char *line)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	0002      	movs	r2, r0
 800983c:	6039      	str	r1, [r7, #0]
 800983e:	1dfb      	adds	r3, r7, #7
 8009840:	701a      	strb	r2, [r3, #0]
  uint32_t addr = n*(LINE_BUFFER_SIZE+1)+EEPROM_ADDR_STARTUP_BLOCK;
 8009842:	1dfb      	adds	r3, r7, #7
 8009844:	781a      	ldrb	r2, [r3, #0]
 8009846:	0013      	movs	r3, r2
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	189b      	adds	r3, r3, r2
 800984c:	00da      	lsls	r2, r3, #3
 800984e:	189b      	adds	r3, r3, r2
 8009850:	22c0      	movs	r2, #192	; 0xc0
 8009852:	0092      	lsls	r2, r2, #2
 8009854:	4694      	mov	ip, r2
 8009856:	4463      	add	r3, ip
 8009858:	60fb      	str	r3, [r7, #12]
  if (!(memcpy_from_eeprom_with_checksum((char*)line, addr, LINE_BUFFER_SIZE))) {
 800985a:	68f9      	ldr	r1, [r7, #12]
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	2250      	movs	r2, #80	; 0x50
 8009860:	0018      	movs	r0, r3
 8009862:	f7fa f843 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 8009866:	1e03      	subs	r3, r0, #0
 8009868:	d10b      	bne.n	8009882 <settings_read_startup_line+0x4e>
    // Reset line with default value
    line[0] = 0; // Empty line
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	2200      	movs	r2, #0
 800986e:	701a      	strb	r2, [r3, #0]
    settings_store_startup_line(n, line);
 8009870:	683a      	ldr	r2, [r7, #0]
 8009872:	1dfb      	adds	r3, r7, #7
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	0011      	movs	r1, r2
 8009878:	0018      	movs	r0, r3
 800987a:	f7ff fe8d 	bl	8009598 <settings_store_startup_line>
    return(false);
 800987e:	2300      	movs	r3, #0
 8009880:	e000      	b.n	8009884 <settings_read_startup_line+0x50>
  }
  return(true);
 8009882:	2301      	movs	r3, #1
}
 8009884:	0018      	movs	r0, r3
 8009886:	46bd      	mov	sp, r7
 8009888:	b004      	add	sp, #16
 800988a:	bd80      	pop	{r7, pc}

0800988c <settings_read_build_info>:


// Reads startup line from EEPROM. Updated pointed line string data.
uint8_t settings_read_build_info(char *line)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  if (!(memcpy_from_eeprom_with_checksum((char*)line, EEPROM_ADDR_BUILD_INFO, LINE_BUFFER_SIZE))) {
 8009894:	490a      	ldr	r1, [pc, #40]	; (80098c0 <settings_read_build_info+0x34>)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2250      	movs	r2, #80	; 0x50
 800989a:	0018      	movs	r0, r3
 800989c:	f7fa f826 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 80098a0:	1e03      	subs	r3, r0, #0
 80098a2:	d108      	bne.n	80098b6 <settings_read_build_info+0x2a>
    // Reset line with default value
    line[0] = 0; // Empty line
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2200      	movs	r2, #0
 80098a8:	701a      	strb	r2, [r3, #0]
    settings_store_build_info(line);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	0018      	movs	r0, r3
 80098ae:	f7ff fe93 	bl	80095d8 <settings_store_build_info>
    return(false);
 80098b2:	2300      	movs	r3, #0
 80098b4:	e000      	b.n	80098b8 <settings_read_build_info+0x2c>
  }
  return(true);
 80098b6:	2301      	movs	r3, #1
}
 80098b8:	0018      	movs	r0, r3
 80098ba:	46bd      	mov	sp, r7
 80098bc:	b002      	add	sp, #8
 80098be:	bd80      	pop	{r7, pc}
 80098c0:	000003ae 	.word	0x000003ae

080098c4 <settings_read_coord_data>:


// Read selected coordinate data from EEPROM. Updates pointed coord_data value.
uint8_t settings_read_coord_data(uint8_t coord_select, float *coord_data)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	0002      	movs	r2, r0
 80098cc:	6039      	str	r1, [r7, #0]
 80098ce:	1dfb      	adds	r3, r7, #7
 80098d0:	701a      	strb	r2, [r3, #0]
  uint32_t addr = coord_select*(sizeof(float)*N_AXIS+1) + EEPROM_ADDR_PARAMETERS;
 80098d2:	1dfb      	adds	r3, r7, #7
 80098d4:	781a      	ldrb	r2, [r3, #0]
 80098d6:	0013      	movs	r3, r2
 80098d8:	011b      	lsls	r3, r3, #4
 80098da:	189b      	adds	r3, r3, r2
 80098dc:	2280      	movs	r2, #128	; 0x80
 80098de:	0092      	lsls	r2, r2, #2
 80098e0:	4694      	mov	ip, r2
 80098e2:	4463      	add	r3, ip
 80098e4:	60fb      	str	r3, [r7, #12]
  if (!(memcpy_from_eeprom_with_checksum((char*)coord_data, addr, sizeof(float)*N_AXIS))) {
 80098e6:	68f9      	ldr	r1, [r7, #12]
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	2210      	movs	r2, #16
 80098ec:	0018      	movs	r0, r3
 80098ee:	f7f9 fffd 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 80098f2:	1e03      	subs	r3, r0, #0
 80098f4:	d10e      	bne.n	8009914 <settings_read_coord_data+0x50>
    // Reset with default zero vector
    clear_vector_float(coord_data);
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	2210      	movs	r2, #16
 80098fa:	2100      	movs	r1, #0
 80098fc:	0018      	movs	r0, r3
 80098fe:	f002 fe61 	bl	800c5c4 <memset>
    settings_write_coord_data(coord_select,coord_data);
 8009902:	683a      	ldr	r2, [r7, #0]
 8009904:	1dfb      	adds	r3, r7, #7
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	0011      	movs	r1, r2
 800990a:	0018      	movs	r0, r3
 800990c:	f7ff fe74 	bl	80095f8 <settings_write_coord_data>
    return(false);
 8009910:	2300      	movs	r3, #0
 8009912:	e000      	b.n	8009916 <settings_read_coord_data+0x52>
  }
  return(true);
 8009914:	2301      	movs	r3, #1
}
 8009916:	0018      	movs	r0, r3
 8009918:	46bd      	mov	sp, r7
 800991a:	b004      	add	sp, #16
 800991c:	bd80      	pop	{r7, pc}
	...

08009920 <read_global_settings>:


// Reads Grbl global settings struct from EEPROM.
uint8_t read_global_settings() {
 8009920:	b590      	push	{r4, r7, lr}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
  // Check version-byte of eeprom
  uint8_t version = eeprom_get_char(0);
 8009926:	1dfc      	adds	r4, r7, #7
 8009928:	2000      	movs	r0, #0
 800992a:	f7f9 ff7b 	bl	8003824 <eeprom_get_char>
 800992e:	0003      	movs	r3, r0
 8009930:	7023      	strb	r3, [r4, #0]
  if (version == SETTINGS_VERSION) {
 8009932:	1dfb      	adds	r3, r7, #7
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	2b0a      	cmp	r3, #10
 8009938:	d109      	bne.n	800994e <read_global_settings+0x2e>
    // Read settings-record and check checksum
    if (!(memcpy_from_eeprom_with_checksum((char*)&settings, EEPROM_ADDR_GLOBAL, sizeof(settings_t)))) {
 800993a:	4b08      	ldr	r3, [pc, #32]	; (800995c <read_global_settings+0x3c>)
 800993c:	226c      	movs	r2, #108	; 0x6c
 800993e:	2101      	movs	r1, #1
 8009940:	0018      	movs	r0, r3
 8009942:	f7f9 ffd3 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 8009946:	1e03      	subs	r3, r0, #0
 8009948:	d103      	bne.n	8009952 <read_global_settings+0x32>
      return(false);
 800994a:	2300      	movs	r3, #0
 800994c:	e002      	b.n	8009954 <read_global_settings+0x34>
    }
  } else {
    return(false);
 800994e:	2300      	movs	r3, #0
 8009950:	e000      	b.n	8009954 <read_global_settings+0x34>
  }
  return(true);
 8009952:	2301      	movs	r3, #1
}
 8009954:	0018      	movs	r0, r3
 8009956:	46bd      	mov	sp, r7
 8009958:	b003      	add	sp, #12
 800995a:	bd90      	pop	{r4, r7, pc}
 800995c:	20000b44 	.word	0x20000b44

08009960 <settings_store_global_setting>:


// A helper method to set settings from command line
uint8_t settings_store_global_setting(uint8_t parameter, float value) {
 8009960:	b590      	push	{r4, r7, lr}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	0002      	movs	r2, r0
 8009968:	6039      	str	r1, [r7, #0]
 800996a:	1dfb      	adds	r3, r7, #7
 800996c:	701a      	strb	r2, [r3, #0]
  if (value < 0.0f) { return(STATUS_NEGATIVE_VALUE); }
 800996e:	2100      	movs	r1, #0
 8009970:	6838      	ldr	r0, [r7, #0]
 8009972:	f7f6 fcaf 	bl	80002d4 <__aeabi_fcmplt>
 8009976:	1e03      	subs	r3, r0, #0
 8009978:	d001      	beq.n	800997e <settings_store_global_setting+0x1e>
 800997a:	2304      	movs	r3, #4
 800997c:	e1d3      	b.n	8009d26 <settings_store_global_setting+0x3c6>
  if (parameter >= AXIS_SETTINGS_START_VAL) {
 800997e:	1dfb      	adds	r3, r7, #7
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	2b63      	cmp	r3, #99	; 0x63
 8009984:	d800      	bhi.n	8009988 <settings_store_global_setting+0x28>
 8009986:	e066      	b.n	8009a56 <settings_store_global_setting+0xf6>
    // Store axis configuration. Axis numbering sequence set by AXIS_SETTING defines.
    // NOTE: Ensure the setting index corresponds to the report.c settings printout.
    parameter -= AXIS_SETTINGS_START_VAL;
 8009988:	1dfb      	adds	r3, r7, #7
 800998a:	1dfa      	adds	r2, r7, #7
 800998c:	7812      	ldrb	r2, [r2, #0]
 800998e:	3a64      	subs	r2, #100	; 0x64
 8009990:	701a      	strb	r2, [r3, #0]
    uint8_t set_idx = 0;
 8009992:	230f      	movs	r3, #15
 8009994:	18fb      	adds	r3, r7, r3
 8009996:	2200      	movs	r2, #0
 8009998:	701a      	strb	r2, [r3, #0]
    while (set_idx < AXIS_N_SETTINGS) {
 800999a:	e056      	b.n	8009a4a <settings_store_global_setting+0xea>
      if (parameter < N_AXIS) {
 800999c:	1dfb      	adds	r3, r7, #7
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	2b03      	cmp	r3, #3
 80099a2:	d83b      	bhi.n	8009a1c <settings_store_global_setting+0xbc>
        // Valid axis setting found.
        switch (set_idx) {
 80099a4:	230f      	movs	r3, #15
 80099a6:	18fb      	adds	r3, r7, r3
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	d00f      	beq.n	80099ce <settings_store_global_setting+0x6e>
 80099ae:	dc02      	bgt.n	80099b6 <settings_store_global_setting+0x56>
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d005      	beq.n	80099c0 <settings_store_global_setting+0x60>
            settings.max_rate[parameter] = value;
            break;
          case 2: settings.acceleration[parameter] = value*60*60; break; // Convert to mm/min^2 for grbl internal use.
          case 3: settings.max_travel[parameter] = -value; break;  // Store as negative for grbl internal use.
        }
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
 80099b4:	e1b4      	b.n	8009d20 <settings_store_global_setting+0x3c0>
        switch (set_idx) {
 80099b6:	2b02      	cmp	r3, #2
 80099b8:	d011      	beq.n	80099de <settings_store_global_setting+0x7e>
 80099ba:	2b03      	cmp	r3, #3
 80099bc:	d022      	beq.n	8009a04 <settings_store_global_setting+0xa4>
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
 80099be:	e1af      	b.n	8009d20 <settings_store_global_setting+0x3c0>
            settings.steps_per_mm[parameter] = value;
 80099c0:	1dfb      	adds	r3, r7, #7
 80099c2:	781a      	ldrb	r2, [r3, #0]
 80099c4:	4bd3      	ldr	r3, [pc, #844]	; (8009d14 <settings_store_global_setting+0x3b4>)
 80099c6:	0092      	lsls	r2, r2, #2
 80099c8:	6839      	ldr	r1, [r7, #0]
 80099ca:	50d1      	str	r1, [r2, r3]
            break;
 80099cc:	e025      	b.n	8009a1a <settings_store_global_setting+0xba>
            settings.max_rate[parameter] = value;
 80099ce:	1dfb      	adds	r3, r7, #7
 80099d0:	781a      	ldrb	r2, [r3, #0]
 80099d2:	4bd0      	ldr	r3, [pc, #832]	; (8009d14 <settings_store_global_setting+0x3b4>)
 80099d4:	3204      	adds	r2, #4
 80099d6:	0092      	lsls	r2, r2, #2
 80099d8:	6839      	ldr	r1, [r7, #0]
 80099da:	50d1      	str	r1, [r2, r3]
            break;
 80099dc:	e01d      	b.n	8009a1a <settings_store_global_setting+0xba>
          case 2: settings.acceleration[parameter] = value*60*60; break; // Convert to mm/min^2 for grbl internal use.
 80099de:	1dfb      	adds	r3, r7, #7
 80099e0:	781c      	ldrb	r4, [r3, #0]
 80099e2:	49cd      	ldr	r1, [pc, #820]	; (8009d18 <settings_store_global_setting+0x3b8>)
 80099e4:	6838      	ldr	r0, [r7, #0]
 80099e6:	f7f7 f855 	bl	8000a94 <__aeabi_fmul>
 80099ea:	1c03      	adds	r3, r0, #0
 80099ec:	49ca      	ldr	r1, [pc, #808]	; (8009d18 <settings_store_global_setting+0x3b8>)
 80099ee:	1c18      	adds	r0, r3, #0
 80099f0:	f7f7 f850 	bl	8000a94 <__aeabi_fmul>
 80099f4:	1c03      	adds	r3, r0, #0
 80099f6:	1c19      	adds	r1, r3, #0
 80099f8:	4bc6      	ldr	r3, [pc, #792]	; (8009d14 <settings_store_global_setting+0x3b4>)
 80099fa:	0022      	movs	r2, r4
 80099fc:	3208      	adds	r2, #8
 80099fe:	0092      	lsls	r2, r2, #2
 8009a00:	50d1      	str	r1, [r2, r3]
 8009a02:	e00a      	b.n	8009a1a <settings_store_global_setting+0xba>
          case 3: settings.max_travel[parameter] = -value; break;  // Store as negative for grbl internal use.
 8009a04:	1dfb      	adds	r3, r7, #7
 8009a06:	781a      	ldrb	r2, [r3, #0]
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	2180      	movs	r1, #128	; 0x80
 8009a0c:	0609      	lsls	r1, r1, #24
 8009a0e:	4059      	eors	r1, r3
 8009a10:	4bc0      	ldr	r3, [pc, #768]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009a12:	320c      	adds	r2, #12
 8009a14:	0092      	lsls	r2, r2, #2
 8009a16:	50d1      	str	r1, [r2, r3]
 8009a18:	46c0      	nop			; (mov r8, r8)
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
 8009a1a:	e181      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      } else {
        set_idx++;
 8009a1c:	230f      	movs	r3, #15
 8009a1e:	18fb      	adds	r3, r7, r3
 8009a20:	781a      	ldrb	r2, [r3, #0]
 8009a22:	230f      	movs	r3, #15
 8009a24:	18fb      	adds	r3, r7, r3
 8009a26:	3201      	adds	r2, #1
 8009a28:	701a      	strb	r2, [r3, #0]
        // If axis index greater than N_AXIS or setting index greater than number of axis settings, error out.
        if ((parameter < AXIS_SETTINGS_INCREMENT) || (set_idx == AXIS_N_SETTINGS)) { return(STATUS_INVALID_STATEMENT); }
 8009a2a:	1dfb      	adds	r3, r7, #7
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	2b09      	cmp	r3, #9
 8009a30:	d904      	bls.n	8009a3c <settings_store_global_setting+0xdc>
 8009a32:	230f      	movs	r3, #15
 8009a34:	18fb      	adds	r3, r7, r3
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	2b04      	cmp	r3, #4
 8009a3a:	d101      	bne.n	8009a40 <settings_store_global_setting+0xe0>
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	e172      	b.n	8009d26 <settings_store_global_setting+0x3c6>
        parameter -= AXIS_SETTINGS_INCREMENT;
 8009a40:	1dfb      	adds	r3, r7, #7
 8009a42:	1dfa      	adds	r2, r7, #7
 8009a44:	7812      	ldrb	r2, [r2, #0]
 8009a46:	3a0a      	subs	r2, #10
 8009a48:	701a      	strb	r2, [r3, #0]
    while (set_idx < AXIS_N_SETTINGS) {
 8009a4a:	230f      	movs	r3, #15
 8009a4c:	18fb      	adds	r3, r7, r3
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	2b03      	cmp	r3, #3
 8009a52:	d9a3      	bls.n	800999c <settings_store_global_setting+0x3c>
 8009a54:	e164      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      }
    }
  } else {
    // Store non-axis Grbl settings
    uint8_t int_value = trunc(value);
 8009a56:	6838      	ldr	r0, [r7, #0]
 8009a58:	f7f8 fe34 	bl	80026c4 <__aeabi_f2d>
 8009a5c:	0003      	movs	r3, r0
 8009a5e:	000c      	movs	r4, r1
 8009a60:	0018      	movs	r0, r3
 8009a62:	0021      	movs	r1, r4
 8009a64:	f002 fe04 	bl	800c670 <trunc>
 8009a68:	0002      	movs	r2, r0
 8009a6a:	000b      	movs	r3, r1
 8009a6c:	210e      	movs	r1, #14
 8009a6e:	187c      	adds	r4, r7, r1
 8009a70:	0010      	movs	r0, r2
 8009a72:	0019      	movs	r1, r3
 8009a74:	f7f6 fc6e 	bl	8000354 <__aeabi_d2uiz>
 8009a78:	0003      	movs	r3, r0
 8009a7a:	7023      	strb	r3, [r4, #0]
    switch(parameter) {
 8009a7c:	1dfb      	adds	r3, r7, #7
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	2b20      	cmp	r3, #32
 8009a82:	d900      	bls.n	8009a86 <settings_store_global_setting+0x126>
 8009a84:	e143      	b.n	8009d0e <settings_store_global_setting+0x3ae>
 8009a86:	009a      	lsls	r2, r3, #2
 8009a88:	4ba4      	ldr	r3, [pc, #656]	; (8009d1c <settings_store_global_setting+0x3bc>)
 8009a8a:	18d3      	adds	r3, r2, r3
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	469f      	mov	pc, r3
      case 0:
        if (int_value < 3) { return(STATUS_SETTING_STEP_PULSE_MIN); }
 8009a90:	230e      	movs	r3, #14
 8009a92:	18fb      	adds	r3, r7, r3
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	d801      	bhi.n	8009a9e <settings_store_global_setting+0x13e>
 8009a9a:	2306      	movs	r3, #6
 8009a9c:	e143      	b.n	8009d26 <settings_store_global_setting+0x3c6>
        settings.pulse_microseconds = int_value; break;
 8009a9e:	4b9d      	ldr	r3, [pc, #628]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009aa0:	220e      	movs	r2, #14
 8009aa2:	18ba      	adds	r2, r7, r2
 8009aa4:	2140      	movs	r1, #64	; 0x40
 8009aa6:	7812      	ldrb	r2, [r2, #0]
 8009aa8:	545a      	strb	r2, [r3, r1]
 8009aaa:	e139      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 1: settings.stepper_idle_lock_time = int_value; break;
 8009aac:	4b99      	ldr	r3, [pc, #612]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009aae:	220e      	movs	r2, #14
 8009ab0:	18ba      	adds	r2, r7, r2
 8009ab2:	2143      	movs	r1, #67	; 0x43
 8009ab4:	7812      	ldrb	r2, [r2, #0]
 8009ab6:	545a      	strb	r2, [r3, r1]
 8009ab8:	e132      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 2:
        settings.step_invert_mask = int_value;
 8009aba:	4b96      	ldr	r3, [pc, #600]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009abc:	220e      	movs	r2, #14
 8009abe:	18ba      	adds	r2, r7, r2
 8009ac0:	2141      	movs	r1, #65	; 0x41
 8009ac2:	7812      	ldrb	r2, [r2, #0]
 8009ac4:	545a      	strb	r2, [r3, r1]
        st_generate_step_dir_invert_masks(); // Regenerate step and direction port invert masks.
 8009ac6:	f000 fe6b 	bl	800a7a0 <st_generate_step_dir_invert_masks>
        break;
 8009aca:	e129      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 3:
        settings.dir_invert_mask = int_value;
 8009acc:	4b91      	ldr	r3, [pc, #580]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009ace:	220e      	movs	r2, #14
 8009ad0:	18ba      	adds	r2, r7, r2
 8009ad2:	2142      	movs	r1, #66	; 0x42
 8009ad4:	7812      	ldrb	r2, [r2, #0]
 8009ad6:	545a      	strb	r2, [r3, r1]
        st_generate_step_dir_invert_masks(); // Regenerate step and direction port invert masks.
 8009ad8:	f000 fe62 	bl	800a7a0 <st_generate_step_dir_invert_masks>
        break;
 8009adc:	e120      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 4: // Reset to ensure change. Immediate re-init may cause problems.
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 8009ade:	230e      	movs	r3, #14
 8009ae0:	18fb      	adds	r3, r7, r3
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d009      	beq.n	8009afc <settings_store_global_setting+0x19c>
 8009ae8:	4b8a      	ldr	r3, [pc, #552]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009aea:	2258      	movs	r2, #88	; 0x58
 8009aec:	5c9b      	ldrb	r3, [r3, r2]
 8009aee:	2204      	movs	r2, #4
 8009af0:	4313      	orrs	r3, r2
 8009af2:	b2d9      	uxtb	r1, r3
 8009af4:	4b87      	ldr	r3, [pc, #540]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009af6:	2258      	movs	r2, #88	; 0x58
 8009af8:	5499      	strb	r1, [r3, r2]
        else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; }
        break;
 8009afa:	e111      	b.n	8009d20 <settings_store_global_setting+0x3c0>
        else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; }
 8009afc:	4b85      	ldr	r3, [pc, #532]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009afe:	2258      	movs	r2, #88	; 0x58
 8009b00:	5c9b      	ldrb	r3, [r3, r2]
 8009b02:	2204      	movs	r2, #4
 8009b04:	4393      	bics	r3, r2
 8009b06:	b2d9      	uxtb	r1, r3
 8009b08:	4b82      	ldr	r3, [pc, #520]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b0a:	2258      	movs	r2, #88	; 0x58
 8009b0c:	5499      	strb	r1, [r3, r2]
        break;
 8009b0e:	e107      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 5: // Reset to ensure change. Immediate re-init may cause problems.
        if (int_value) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
 8009b10:	230e      	movs	r3, #14
 8009b12:	18fb      	adds	r3, r7, r3
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d009      	beq.n	8009b2e <settings_store_global_setting+0x1ce>
 8009b1a:	4b7e      	ldr	r3, [pc, #504]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b1c:	2258      	movs	r2, #88	; 0x58
 8009b1e:	5c9b      	ldrb	r3, [r3, r2]
 8009b20:	2240      	movs	r2, #64	; 0x40
 8009b22:	4313      	orrs	r3, r2
 8009b24:	b2d9      	uxtb	r1, r3
 8009b26:	4b7b      	ldr	r3, [pc, #492]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b28:	2258      	movs	r2, #88	; 0x58
 8009b2a:	5499      	strb	r1, [r3, r2]
        else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS; }
        break;
 8009b2c:	e0f8      	b.n	8009d20 <settings_store_global_setting+0x3c0>
        else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS; }
 8009b2e:	4b79      	ldr	r3, [pc, #484]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b30:	2258      	movs	r2, #88	; 0x58
 8009b32:	5c9b      	ldrb	r3, [r3, r2]
 8009b34:	2240      	movs	r2, #64	; 0x40
 8009b36:	4393      	bics	r3, r2
 8009b38:	b2d9      	uxtb	r1, r3
 8009b3a:	4b76      	ldr	r3, [pc, #472]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b3c:	2258      	movs	r2, #88	; 0x58
 8009b3e:	5499      	strb	r1, [r3, r2]
        break;
 8009b40:	e0ee      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 6: // Reset to ensure change. Immediate re-init may cause problems.
        if (int_value) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }
 8009b42:	230e      	movs	r3, #14
 8009b44:	18fb      	adds	r3, r7, r3
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d00a      	beq.n	8009b62 <settings_store_global_setting+0x202>
 8009b4c:	4b71      	ldr	r3, [pc, #452]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b4e:	2258      	movs	r2, #88	; 0x58
 8009b50:	5c9b      	ldrb	r3, [r3, r2]
 8009b52:	2280      	movs	r2, #128	; 0x80
 8009b54:	4252      	negs	r2, r2
 8009b56:	4313      	orrs	r3, r2
 8009b58:	b2d9      	uxtb	r1, r3
 8009b5a:	4b6e      	ldr	r3, [pc, #440]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b5c:	2258      	movs	r2, #88	; 0x58
 8009b5e:	5499      	strb	r1, [r3, r2]
 8009b60:	e008      	b.n	8009b74 <settings_store_global_setting+0x214>
        else { settings.flags &= ~BITFLAG_INVERT_PROBE_PIN; }
 8009b62:	4b6c      	ldr	r3, [pc, #432]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b64:	2258      	movs	r2, #88	; 0x58
 8009b66:	5c9b      	ldrb	r3, [r3, r2]
 8009b68:	227f      	movs	r2, #127	; 0x7f
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	b2d9      	uxtb	r1, r3
 8009b6e:	4b69      	ldr	r3, [pc, #420]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b70:	2258      	movs	r2, #88	; 0x58
 8009b72:	5499      	strb	r1, [r3, r2]
        probe_configure_invert_mask(false);
 8009b74:	2000      	movs	r0, #0
 8009b76:	f7fd fed1 	bl	800791c <probe_configure_invert_mask>
        break;
 8009b7a:	e0d1      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 10: settings.status_report_mask = int_value; break;
 8009b7c:	4b65      	ldr	r3, [pc, #404]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b7e:	220e      	movs	r2, #14
 8009b80:	18ba      	adds	r2, r7, r2
 8009b82:	2144      	movs	r1, #68	; 0x44
 8009b84:	7812      	ldrb	r2, [r2, #0]
 8009b86:	545a      	strb	r2, [r3, r1]
 8009b88:	e0ca      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 11: settings.junction_deviation = value; break;
 8009b8a:	4b62      	ldr	r3, [pc, #392]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b8c:	683a      	ldr	r2, [r7, #0]
 8009b8e:	649a      	str	r2, [r3, #72]	; 0x48
 8009b90:	e0c6      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 12: settings.arc_tolerance = value; break;
 8009b92:	4b60      	ldr	r3, [pc, #384]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009b94:	683a      	ldr	r2, [r7, #0]
 8009b96:	64da      	str	r2, [r3, #76]	; 0x4c
 8009b98:	e0c2      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 13:
        if (int_value) { settings.flags |= BITFLAG_REPORT_INCHES; }
 8009b9a:	230e      	movs	r3, #14
 8009b9c:	18fb      	adds	r3, r7, r3
 8009b9e:	781b      	ldrb	r3, [r3, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d009      	beq.n	8009bb8 <settings_store_global_setting+0x258>
 8009ba4:	4b5b      	ldr	r3, [pc, #364]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009ba6:	2258      	movs	r2, #88	; 0x58
 8009ba8:	5c9b      	ldrb	r3, [r3, r2]
 8009baa:	2201      	movs	r2, #1
 8009bac:	4313      	orrs	r3, r2
 8009bae:	b2d9      	uxtb	r1, r3
 8009bb0:	4b58      	ldr	r3, [pc, #352]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009bb2:	2258      	movs	r2, #88	; 0x58
 8009bb4:	5499      	strb	r1, [r3, r2]
 8009bb6:	e008      	b.n	8009bca <settings_store_global_setting+0x26a>
        else { settings.flags &= ~BITFLAG_REPORT_INCHES; }
 8009bb8:	4b56      	ldr	r3, [pc, #344]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009bba:	2258      	movs	r2, #88	; 0x58
 8009bbc:	5c9b      	ldrb	r3, [r3, r2]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	4393      	bics	r3, r2
 8009bc2:	b2d9      	uxtb	r1, r3
 8009bc4:	4b53      	ldr	r3, [pc, #332]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009bc6:	2258      	movs	r2, #88	; 0x58
 8009bc8:	5499      	strb	r1, [r3, r2]
        system_flag_wco_change(); // Make sure WCO is immediately updated.
 8009bca:	f002 f8e3 	bl	800bd94 <system_flag_wco_change>
        break;
 8009bce:	e0a7      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 20:
        if (int_value) {
 8009bd0:	230e      	movs	r3, #14
 8009bd2:	18fb      	adds	r3, r7, r3
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d012      	beq.n	8009c00 <settings_store_global_setting+0x2a0>
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 8009bda:	4b4e      	ldr	r3, [pc, #312]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009bdc:	2258      	movs	r2, #88	; 0x58
 8009bde:	5c9b      	ldrb	r3, [r3, r2]
 8009be0:	001a      	movs	r2, r3
 8009be2:	2310      	movs	r3, #16
 8009be4:	4013      	ands	r3, r2
 8009be6:	d101      	bne.n	8009bec <settings_store_global_setting+0x28c>
 8009be8:	230a      	movs	r3, #10
 8009bea:	e09c      	b.n	8009d26 <settings_store_global_setting+0x3c6>
          settings.flags |= BITFLAG_SOFT_LIMIT_ENABLE;
 8009bec:	4b49      	ldr	r3, [pc, #292]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009bee:	2258      	movs	r2, #88	; 0x58
 8009bf0:	5c9b      	ldrb	r3, [r3, r2]
 8009bf2:	2220      	movs	r2, #32
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	b2d9      	uxtb	r1, r3
 8009bf8:	4b46      	ldr	r3, [pc, #280]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009bfa:	2258      	movs	r2, #88	; 0x58
 8009bfc:	5499      	strb	r1, [r3, r2]
        } else { settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; }
        break;
 8009bfe:	e08f      	b.n	8009d20 <settings_store_global_setting+0x3c0>
        } else { settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; }
 8009c00:	4b44      	ldr	r3, [pc, #272]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c02:	2258      	movs	r2, #88	; 0x58
 8009c04:	5c9b      	ldrb	r3, [r3, r2]
 8009c06:	2220      	movs	r2, #32
 8009c08:	4393      	bics	r3, r2
 8009c0a:	b2d9      	uxtb	r1, r3
 8009c0c:	4b41      	ldr	r3, [pc, #260]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c0e:	2258      	movs	r2, #88	; 0x58
 8009c10:	5499      	strb	r1, [r3, r2]
        break;
 8009c12:	e085      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 21:
        if (int_value) { settings.flags |= BITFLAG_HARD_LIMIT_ENABLE; }
 8009c14:	230e      	movs	r3, #14
 8009c16:	18fb      	adds	r3, r7, r3
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d009      	beq.n	8009c32 <settings_store_global_setting+0x2d2>
 8009c1e:	4b3d      	ldr	r3, [pc, #244]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c20:	2258      	movs	r2, #88	; 0x58
 8009c22:	5c9b      	ldrb	r3, [r3, r2]
 8009c24:	2208      	movs	r2, #8
 8009c26:	4313      	orrs	r3, r2
 8009c28:	b2d9      	uxtb	r1, r3
 8009c2a:	4b3a      	ldr	r3, [pc, #232]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c2c:	2258      	movs	r2, #88	; 0x58
 8009c2e:	5499      	strb	r1, [r3, r2]
 8009c30:	e008      	b.n	8009c44 <settings_store_global_setting+0x2e4>
        else { settings.flags &= ~BITFLAG_HARD_LIMIT_ENABLE; }
 8009c32:	4b38      	ldr	r3, [pc, #224]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c34:	2258      	movs	r2, #88	; 0x58
 8009c36:	5c9b      	ldrb	r3, [r3, r2]
 8009c38:	2208      	movs	r2, #8
 8009c3a:	4393      	bics	r3, r2
 8009c3c:	b2d9      	uxtb	r1, r3
 8009c3e:	4b35      	ldr	r3, [pc, #212]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c40:	2258      	movs	r2, #88	; 0x58
 8009c42:	5499      	strb	r1, [r3, r2]
        limits_init(); // Re-init to immediately change. NOTE: Nice to have but could be problematic later.
 8009c44:	f7fb fc8a 	bl	800555c <limits_init>
        break;
 8009c48:	e06a      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 22:
        if (int_value) { settings.flags |= BITFLAG_HOMING_ENABLE; }
 8009c4a:	230e      	movs	r3, #14
 8009c4c:	18fb      	adds	r3, r7, r3
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d009      	beq.n	8009c68 <settings_store_global_setting+0x308>
 8009c54:	4b2f      	ldr	r3, [pc, #188]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c56:	2258      	movs	r2, #88	; 0x58
 8009c58:	5c9b      	ldrb	r3, [r3, r2]
 8009c5a:	2210      	movs	r2, #16
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	b2d9      	uxtb	r1, r3
 8009c60:	4b2c      	ldr	r3, [pc, #176]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c62:	2258      	movs	r2, #88	; 0x58
 8009c64:	5499      	strb	r1, [r3, r2]
        else {
          settings.flags &= ~BITFLAG_HOMING_ENABLE;
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; // Force disable soft-limits.
        }
        break;
 8009c66:	e05b      	b.n	8009d20 <settings_store_global_setting+0x3c0>
          settings.flags &= ~BITFLAG_HOMING_ENABLE;
 8009c68:	4b2a      	ldr	r3, [pc, #168]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c6a:	2258      	movs	r2, #88	; 0x58
 8009c6c:	5c9b      	ldrb	r3, [r3, r2]
 8009c6e:	2210      	movs	r2, #16
 8009c70:	4393      	bics	r3, r2
 8009c72:	b2d9      	uxtb	r1, r3
 8009c74:	4b27      	ldr	r3, [pc, #156]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c76:	2258      	movs	r2, #88	; 0x58
 8009c78:	5499      	strb	r1, [r3, r2]
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; // Force disable soft-limits.
 8009c7a:	4b26      	ldr	r3, [pc, #152]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c7c:	2258      	movs	r2, #88	; 0x58
 8009c7e:	5c9b      	ldrb	r3, [r3, r2]
 8009c80:	2220      	movs	r2, #32
 8009c82:	4393      	bics	r3, r2
 8009c84:	b2d9      	uxtb	r1, r3
 8009c86:	4b23      	ldr	r3, [pc, #140]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c88:	2258      	movs	r2, #88	; 0x58
 8009c8a:	5499      	strb	r1, [r3, r2]
        break;
 8009c8c:	e048      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 23: settings.homing_dir_mask = int_value; break;
 8009c8e:	4b21      	ldr	r3, [pc, #132]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c90:	220e      	movs	r2, #14
 8009c92:	18ba      	adds	r2, r7, r2
 8009c94:	2159      	movs	r1, #89	; 0x59
 8009c96:	7812      	ldrb	r2, [r2, #0]
 8009c98:	545a      	strb	r2, [r3, r1]
 8009c9a:	e041      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 24: settings.homing_feed_rate = value; break;
 8009c9c:	4b1d      	ldr	r3, [pc, #116]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	65da      	str	r2, [r3, #92]	; 0x5c
 8009ca2:	e03d      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 25: settings.homing_seek_rate = value; break;
 8009ca4:	4b1b      	ldr	r3, [pc, #108]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009ca6:	683a      	ldr	r2, [r7, #0]
 8009ca8:	661a      	str	r2, [r3, #96]	; 0x60
 8009caa:	e039      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 26: settings.homing_debounce_delay = int_value; break;
 8009cac:	230e      	movs	r3, #14
 8009cae:	18fb      	adds	r3, r7, r3
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	b299      	uxth	r1, r3
 8009cb4:	4b17      	ldr	r3, [pc, #92]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009cb6:	2264      	movs	r2, #100	; 0x64
 8009cb8:	5299      	strh	r1, [r3, r2]
 8009cba:	e031      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 27: settings.homing_pulloff = value; break;
 8009cbc:	4b15      	ldr	r3, [pc, #84]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009cbe:	683a      	ldr	r2, [r7, #0]
 8009cc0:	669a      	str	r2, [r3, #104]	; 0x68
 8009cc2:	e02d      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 30: settings.rpm_max = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 8009cc4:	4b13      	ldr	r3, [pc, #76]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009cc6:	683a      	ldr	r2, [r7, #0]
 8009cc8:	651a      	str	r2, [r3, #80]	; 0x50
 8009cca:	f000 f843 	bl	8009d54 <spindle_init>
 8009cce:	e027      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 31: settings.rpm_min = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 8009cd0:	4b10      	ldr	r3, [pc, #64]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009cd2:	683a      	ldr	r2, [r7, #0]
 8009cd4:	655a      	str	r2, [r3, #84]	; 0x54
 8009cd6:	f000 f83d 	bl	8009d54 <spindle_init>
 8009cda:	e021      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      case 32:
        #ifdef VARIABLE_SPINDLE
          if (int_value) { settings.flags |= BITFLAG_LASER_MODE; }
 8009cdc:	230e      	movs	r3, #14
 8009cde:	18fb      	adds	r3, r7, r3
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d009      	beq.n	8009cfa <settings_store_global_setting+0x39a>
 8009ce6:	4b0b      	ldr	r3, [pc, #44]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009ce8:	2258      	movs	r2, #88	; 0x58
 8009cea:	5c9b      	ldrb	r3, [r3, r2]
 8009cec:	2202      	movs	r2, #2
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	b2d9      	uxtb	r1, r3
 8009cf2:	4b08      	ldr	r3, [pc, #32]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009cf4:	2258      	movs	r2, #88	; 0x58
 8009cf6:	5499      	strb	r1, [r3, r2]
          else { settings.flags &= ~BITFLAG_LASER_MODE; }
        #else
          return(STATUS_SETTING_DISABLED);
        #endif
        break;
 8009cf8:	e012      	b.n	8009d20 <settings_store_global_setting+0x3c0>
          else { settings.flags &= ~BITFLAG_LASER_MODE; }
 8009cfa:	4b06      	ldr	r3, [pc, #24]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009cfc:	2258      	movs	r2, #88	; 0x58
 8009cfe:	5c9b      	ldrb	r3, [r3, r2]
 8009d00:	2202      	movs	r2, #2
 8009d02:	4393      	bics	r3, r2
 8009d04:	b2d9      	uxtb	r1, r3
 8009d06:	4b03      	ldr	r3, [pc, #12]	; (8009d14 <settings_store_global_setting+0x3b4>)
 8009d08:	2258      	movs	r2, #88	; 0x58
 8009d0a:	5499      	strb	r1, [r3, r2]
        break;
 8009d0c:	e008      	b.n	8009d20 <settings_store_global_setting+0x3c0>
      default:
        return(STATUS_INVALID_STATEMENT);
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e009      	b.n	8009d26 <settings_store_global_setting+0x3c6>
 8009d12:	46c0      	nop			; (mov r8, r8)
 8009d14:	20000b44 	.word	0x20000b44
 8009d18:	42700000 	.word	0x42700000
 8009d1c:	0800dee8 	.word	0x0800dee8
    }
  }
  write_global_settings();
 8009d20:	f7ff fc88 	bl	8009634 <write_global_settings>
  return(STATUS_OK);
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	0018      	movs	r0, r3
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	b005      	add	sp, #20
 8009d2c:	bd90      	pop	{r4, r7, pc}
 8009d2e:	46c0      	nop			; (mov r8, r8)

08009d30 <settings_init>:


// Initialize the config subsystem
void settings_init() {
 8009d30:	b580      	push	{r7, lr}
 8009d32:	af00      	add	r7, sp, #0
  if(!read_global_settings()) {
 8009d34:	f7ff fdf4 	bl	8009920 <read_global_settings>
 8009d38:	1e03      	subs	r3, r0, #0
 8009d3a:	d107      	bne.n	8009d4c <settings_init+0x1c>
    report_status_message(STATUS_SETTING_READ_FAIL);
 8009d3c:	2007      	movs	r0, #7
 8009d3e:	f7fe fca9 	bl	8008694 <report_status_message>
    settings_restore(SETTINGS_RESTORE_ALL); // Force restore all EEPROM data.
 8009d42:	20ff      	movs	r0, #255	; 0xff
 8009d44:	f7ff fc88 	bl	8009658 <settings_restore>
    report_grbl_settings();
 8009d48:	f7fe fd64 	bl	8008814 <report_grbl_settings>
  }
}
 8009d4c:	46c0      	nop			; (mov r8, r8)
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
	...

08009d54 <spindle_init>:
  static float pwm_gradient; // Precalulated value to speed up rpm to PWM conversions.
#endif


void spindle_init()
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b08a      	sub	sp, #40	; 0x28
 8009d58:	af00      	add	r7, sp, #0
#ifdef VARIABLE_SPINDLE
  pwm_gradient = SPINDLE_PWM_RANGE / (settings.rpm_max - settings.rpm_min);
 8009d5a:	4b55      	ldr	r3, [pc, #340]	; (8009eb0 <spindle_init+0x15c>)
 8009d5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009d5e:	4b54      	ldr	r3, [pc, #336]	; (8009eb0 <spindle_init+0x15c>)
 8009d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d62:	1c19      	adds	r1, r3, #0
 8009d64:	1c10      	adds	r0, r2, #0
 8009d66:	f7f6 ffb5 	bl	8000cd4 <__aeabi_fsub>
 8009d6a:	1c03      	adds	r3, r0, #0
 8009d6c:	1c19      	adds	r1, r3, #0
 8009d6e:	4851      	ldr	r0, [pc, #324]	; (8009eb4 <spindle_init+0x160>)
 8009d70:	f7f6 fca0 	bl	80006b4 <__aeabi_fdiv>
 8009d74:	1c03      	adds	r3, r0, #0
 8009d76:	1c1a      	adds	r2, r3, #0
 8009d78:	4b4f      	ldr	r3, [pc, #316]	; (8009eb8 <spindle_init+0x164>)
 8009d7a:	601a      	str	r2, [r3, #0]

#endif
#endif
#if defined (STM32F0DISCOVERY)
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_SPINDLE_ENABLE_PORT, ENABLE);
 8009d7c:	2380      	movs	r3, #128	; 0x80
 8009d7e:	02db      	lsls	r3, r3, #11
 8009d80:	2101      	movs	r1, #1
 8009d82:	0018      	movs	r0, r3
 8009d84:	f7f9 f95e 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009d88:	2320      	movs	r3, #32
 8009d8a:	18fb      	adds	r3, r7, r3
 8009d8c:	2203      	movs	r2, #3
 8009d8e:	715a      	strb	r2, [r3, #5]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8009d90:	2320      	movs	r3, #32
 8009d92:	18fb      	adds	r3, r7, r3
 8009d94:	2201      	movs	r2, #1
 8009d96:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009d98:	2320      	movs	r3, #32
 8009d9a:	18fb      	adds	r3, r7, r3
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	719a      	strb	r2, [r3, #6]
#ifdef USE_SPINDLE_DIR_AS_ENABLE_PIN
  GPIO_InitStructure.GPIO_Pin = 1 << SPINDLE_ENABLE_BIT;
#else
  GPIO_InitStructure.GPIO_Pin = 1 << SPINDLE_DIRECTION_BIT;
 8009da0:	2320      	movs	r3, #32
 8009da2:	18fb      	adds	r3, r7, r3
 8009da4:	2202      	movs	r2, #2
 8009da6:	601a      	str	r2, [r3, #0]
#endif
  GPIO_Init(SPINDLE_ENABLE_PORT, &GPIO_InitStructure);
 8009da8:	2320      	movs	r3, #32
 8009daa:	18fb      	adds	r3, r7, r3
 8009dac:	4a43      	ldr	r2, [pc, #268]	; (8009ebc <spindle_init+0x168>)
 8009dae:	0019      	movs	r1, r3
 8009db0:	0010      	movs	r0, r2
 8009db2:	f7f8 fe1f 	bl	80029f4 <GPIO_Init>


#ifdef VARIABLE_SPINDLE
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8009db6:	2380      	movs	r3, #128	; 0x80
 8009db8:	011b      	lsls	r3, r3, #4
 8009dba:	2101      	movs	r1, #1
 8009dbc:	0018      	movs	r0, r3
 8009dbe:	f7f9 f941 	bl	8003044 <RCC_APB2PeriphClockCmd>
  TIM_TimeBaseInitTypeDef timerInitStructure;
  TIM_OCInitTypeDef outputChannelInit = { 0 };
 8009dc2:	003b      	movs	r3, r7
 8009dc4:	0018      	movs	r0, r3
 8009dc6:	2314      	movs	r3, #20
 8009dc8:	001a      	movs	r2, r3
 8009dca:	2100      	movs	r1, #0
 8009dcc:	f002 fbfa 	bl	800c5c4 <memset>
  TIM_TimeBaseStructInit(&timerInitStructure);
 8009dd0:	2314      	movs	r3, #20
 8009dd2:	18fb      	adds	r3, r7, r3
 8009dd4:	0018      	movs	r0, r3
 8009dd6:	f7f9 fa17 	bl	8003208 <TIM_TimeBaseStructInit>

  timerInitStructure.TIM_Prescaler = F_CPU / 1000000 - 1; // 1000K
 8009dda:	4b39      	ldr	r3, [pc, #228]	; (8009ec0 <spindle_init+0x16c>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4939      	ldr	r1, [pc, #228]	; (8009ec4 <spindle_init+0x170>)
 8009de0:	0018      	movs	r0, r3
 8009de2:	f7f6 f99b 	bl	800011c <__udivsi3>
 8009de6:	0003      	movs	r3, r0
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	3b01      	subs	r3, #1
 8009dec:	b29a      	uxth	r2, r3
 8009dee:	2314      	movs	r3, #20
 8009df0:	18fb      	adds	r3, r7, r3
 8009df2:	801a      	strh	r2, [r3, #0]
  timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8009df4:	2314      	movs	r3, #20
 8009df6:	18fb      	adds	r3, r7, r3
 8009df8:	2200      	movs	r2, #0
 8009dfa:	805a      	strh	r2, [r3, #2]
  timerInitStructure.TIM_Period = SPINDLE_PWM_MAX_VALUE - 1;
 8009dfc:	2314      	movs	r3, #20
 8009dfe:	18fb      	adds	r3, r7, r3
 8009e00:	2263      	movs	r2, #99	; 0x63
 8009e02:	605a      	str	r2, [r3, #4]
  timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8009e04:	2314      	movs	r3, #20
 8009e06:	18fb      	adds	r3, r7, r3
 8009e08:	2200      	movs	r2, #0
 8009e0a:	811a      	strh	r2, [r3, #8]
  timerInitStructure.TIM_RepetitionCounter = 0;
 8009e0c:	2314      	movs	r3, #20
 8009e0e:	18fb      	adds	r3, r7, r3
 8009e10:	2200      	movs	r2, #0
 8009e12:	729a      	strb	r2, [r3, #10]
  TIM_TimeBaseInit(TIM1, &timerInitStructure);
 8009e14:	2314      	movs	r3, #20
 8009e16:	18fb      	adds	r3, r7, r3
 8009e18:	4a2b      	ldr	r2, [pc, #172]	; (8009ec8 <spindle_init+0x174>)
 8009e1a:	0019      	movs	r1, r3
 8009e1c:	0010      	movs	r0, r2
 8009e1e:	f7f9 f97b 	bl	8003118 <TIM_TimeBaseInit>

  outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 8009e22:	003b      	movs	r3, r7
 8009e24:	2260      	movs	r2, #96	; 0x60
 8009e26:	801a      	strh	r2, [r3, #0]
  outputChannelInit.TIM_Pulse = 0;     // initi speed is 0
 8009e28:	003b      	movs	r3, r7
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	609a      	str	r2, [r3, #8]
  outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 8009e2e:	003b      	movs	r3, r7
 8009e30:	2201      	movs	r2, #1
 8009e32:	805a      	strh	r2, [r3, #2]
  outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 8009e34:	003b      	movs	r3, r7
 8009e36:	2200      	movs	r2, #0
 8009e38:	819a      	strh	r2, [r3, #12]

  TIM_OC1Init(TIM1, &outputChannelInit);
 8009e3a:	003b      	movs	r3, r7
 8009e3c:	4a22      	ldr	r2, [pc, #136]	; (8009ec8 <spindle_init+0x174>)
 8009e3e:	0019      	movs	r1, r3
 8009e40:	0010      	movs	r0, r2
 8009e42:	f7f9 fa3f 	bl	80032c4 <TIM_OC1Init>
  TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8009e46:	4b20      	ldr	r3, [pc, #128]	; (8009ec8 <spindle_init+0x174>)
 8009e48:	2108      	movs	r1, #8
 8009e4a:	0018      	movs	r0, r3
 8009e4c:	f7f9 fb0c 	bl	8003468 <TIM_OC1PreloadConfig>
  TIM_CtrlPWMOutputs(TIM1, DISABLE);
 8009e50:	4b1d      	ldr	r3, [pc, #116]	; (8009ec8 <spindle_init+0x174>)
 8009e52:	2100      	movs	r1, #0
 8009e54:	0018      	movs	r0, r3
 8009e56:	f7f9 fa0f 	bl	8003278 <TIM_CtrlPWMOutputs>
  TIM_Cmd(TIM1, ENABLE);
 8009e5a:	4b1b      	ldr	r3, [pc, #108]	; (8009ec8 <spindle_init+0x174>)
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	0018      	movs	r0, r3
 8009e60:	f7f9 f9ea 	bl	8003238 <TIM_Cmd>

  RCC_APB2PeriphClockCmd(RCC_SPINDLE_PWM_PORT, ENABLE);
 8009e64:	2380      	movs	r3, #128	; 0x80
 8009e66:	029b      	lsls	r3, r3, #10
 8009e68:	2101      	movs	r1, #1
 8009e6a:	0018      	movs	r0, r3
 8009e6c:	f7f9 f8ea 	bl	8003044 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009e70:	2320      	movs	r3, #32
 8009e72:	18fb      	adds	r3, r7, r3
 8009e74:	2203      	movs	r2, #3
 8009e76:	715a      	strb	r2, [r3, #5]
  //GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8009e78:	2320      	movs	r3, #32
 8009e7a:	18fb      	adds	r3, r7, r3
 8009e7c:	2202      	movs	r2, #2
 8009e7e:	711a      	strb	r2, [r3, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009e80:	2320      	movs	r3, #32
 8009e82:	18fb      	adds	r3, r7, r3
 8009e84:	2200      	movs	r2, #0
 8009e86:	719a      	strb	r2, [r3, #6]
  GPIO_InitStructure.GPIO_Pin = 1 << SPINDLE_PWM_BIT;
 8009e88:	2320      	movs	r3, #32
 8009e8a:	18fb      	adds	r3, r7, r3
 8009e8c:	2280      	movs	r2, #128	; 0x80
 8009e8e:	0052      	lsls	r2, r2, #1
 8009e90:	601a      	str	r2, [r3, #0]
  GPIO_Init(SPINDLE_PWM_PORT, &GPIO_InitStructure);
 8009e92:	2320      	movs	r3, #32
 8009e94:	18fa      	adds	r2, r7, r3
 8009e96:	2390      	movs	r3, #144	; 0x90
 8009e98:	05db      	lsls	r3, r3, #23
 8009e9a:	0011      	movs	r1, r2
 8009e9c:	0018      	movs	r0, r3
 8009e9e:	f7f8 fda9 	bl	80029f4 <GPIO_Init>


#endif
#endif
  spindle_stop();
 8009ea2:	f000 f82f 	bl	8009f04 <spindle_stop>
}
 8009ea6:	46c0      	nop			; (mov r8, r8)
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	b00a      	add	sp, #40	; 0x28
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	46c0      	nop			; (mov r8, r8)
 8009eb0:	20000b44 	.word	0x20000b44
 8009eb4:	42c60000 	.word	0x42c60000
 8009eb8:	20000494 	.word	0x20000494
 8009ebc:	48000400 	.word	0x48000400
 8009ec0:	20000010 	.word	0x20000010
 8009ec4:	000f4240 	.word	0x000f4240
 8009ec8:	40012c00 	.word	0x40012c00

08009ecc <spindle_get_state>:


uint8_t spindle_get_state()
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b082      	sub	sp, #8
 8009ed0:	af00      	add	r7, sp, #0
  uint8_t pin = 0;
 8009ed2:	1dfb      	adds	r3, r7, #7
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	701a      	strb	r2, [r3, #0]
#endif
#if defined (STM32F103C8)
      pin = GPIO_ReadInputData(SPINDLE_DIRECTION_PORT);
#endif
#if defined (STM32F0DISCOVERY)
      pin = GPIO_ReadInputData(SPINDLE_DIRECTION_PORT);
 8009ed8:	4b09      	ldr	r3, [pc, #36]	; (8009f00 <spindle_get_state+0x34>)
 8009eda:	0018      	movs	r0, r3
 8009edc:	f7f8 fe1d 	bl	8002b1a <GPIO_ReadInputData>
 8009ee0:	0003      	movs	r3, r0
 8009ee2:	001a      	movs	r2, r3
 8009ee4:	1dfb      	adds	r3, r7, #7
 8009ee6:	701a      	strb	r2, [r3, #0]
#endif
     {
        if (pin & (1<<SPINDLE_DIRECTION_BIT)) { return(SPINDLE_STATE_CCW); }
 8009ee8:	1dfb      	adds	r3, r7, #7
 8009eea:	781b      	ldrb	r3, [r3, #0]
 8009eec:	2202      	movs	r2, #2
 8009eee:	4013      	ands	r3, r2
 8009ef0:	d001      	beq.n	8009ef6 <spindle_get_state+0x2a>
 8009ef2:	2302      	movs	r3, #2
 8009ef4:	e000      	b.n	8009ef8 <spindle_get_state+0x2c>
        else { return(SPINDLE_STATE_CW); }
 8009ef6:	2301      	movs	r3, #1
		  if (pin & (1 << SPINDLE_DIRECTION_BIT)) { return(SPINDLE_STATE_CCW); }
		  else { return(SPINDLE_STATE_CW); }
		}
	#endif
	return(SPINDLE_STATE_DISABLE);
}
 8009ef8:	0018      	movs	r0, r3
 8009efa:	46bd      	mov	sp, r7
 8009efc:	b002      	add	sp, #8
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	48000400 	.word	0x48000400

08009f04 <spindle_stop>:

// Disables the spindle and sets PWM output to zero when PWM variable spindle speed is enabled.
// Called by various main program and ISR routines. Keep routine small, fast, and efficient.
// Called by spindle_init(), spindle_set_speed(), spindle_set_state(), and mc_reset().
void spindle_stop()
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	af00      	add	r7, sp, #0
#endif
#if defined (STM32F103C8)
    TIM_CtrlPWMOutputs(TIM1, DISABLE);
#endif
#if defined (STM32F0DISCOVERY)
    TIM_CtrlPWMOutputs(TIM1, DISABLE);
 8009f08:	4b03      	ldr	r3, [pc, #12]	; (8009f18 <spindle_stop+0x14>)
 8009f0a:	2100      	movs	r1, #0
 8009f0c:	0018      	movs	r0, r3
 8009f0e:	f7f9 f9b3 	bl	8003278 <TIM_CtrlPWMOutputs>
      SetSpindleEnablebit();
    #else
      ResetSpindleEnablebit();
    #endif
#endif
}
 8009f12:	46c0      	nop			; (mov r8, r8)
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}
 8009f18:	40012c00 	.word	0x40012c00

08009f1c <spindle_set_speed>:

#ifdef VARIABLE_SPINDLE
  // Sets spindle speed PWM output and enable pin, if configured. Called by spindle_set_state()
  // and stepper ISR. Keep routine small and efficient.
  void spindle_set_speed(SPINDLE_PWM_TYPE pwm_value)
  {
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	0002      	movs	r2, r0
 8009f24:	1dfb      	adds	r3, r7, #7
 8009f26:	701a      	strb	r2, [r3, #0]
#endif
#if defined (STM32F103C8)
		TIM1->CCR1 = pwm_value;
#endif
#if defined (STM32F0DISCOVERY)
		TIM1->CCR1 = pwm_value;
 8009f28:	4b0b      	ldr	r3, [pc, #44]	; (8009f58 <spindle_set_speed+0x3c>)
 8009f2a:	1dfa      	adds	r2, r7, #7
 8009f2c:	7812      	ldrb	r2, [r2, #0]
 8009f2e:	635a      	str	r2, [r3, #52]	; 0x34
				#else
					SetSpindleEnablebit();
				#endif
		 }
		#else
			if (pwm_value == SPINDLE_PWM_OFF_VALUE) {
 8009f30:	1dfb      	adds	r3, r7, #7
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d105      	bne.n	8009f44 <spindle_set_speed+0x28>
			#endif
			#if defined (STM32F103C8)
				TIM_CtrlPWMOutputs(TIM1, DISABLE);
			#endif
			#if defined (STM32F0DISCOVERY)
				TIM_CtrlPWMOutputs(TIM1, DISABLE);
 8009f38:	4b07      	ldr	r3, [pc, #28]	; (8009f58 <spindle_set_speed+0x3c>)
 8009f3a:	2100      	movs	r1, #0
 8009f3c:	0018      	movs	r0, r3
 8009f3e:	f7f9 f99b 	bl	8003278 <TIM_CtrlPWMOutputs>
			#if defined (STM32F0DISCOVERY)
      TIM_CtrlPWMOutputs(TIM1, ENABLE);
			#endif
			}
		#endif
  }
 8009f42:	e004      	b.n	8009f4e <spindle_set_speed+0x32>
      TIM_CtrlPWMOutputs(TIM1, ENABLE);
 8009f44:	4b04      	ldr	r3, [pc, #16]	; (8009f58 <spindle_set_speed+0x3c>)
 8009f46:	2101      	movs	r1, #1
 8009f48:	0018      	movs	r0, r3
 8009f4a:	f7f9 f995 	bl	8003278 <TIM_CtrlPWMOutputs>
  }
 8009f4e:	46c0      	nop			; (mov r8, r8)
 8009f50:	46bd      	mov	sp, r7
 8009f52:	b002      	add	sp, #8
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	46c0      	nop			; (mov r8, r8)
 8009f58:	40012c00 	.word	0x40012c00

08009f5c <spindle_compute_pwm_value>:


  // Called by spindle_set_state() and step segment generator. Keep routine small and efficient.
  SPINDLE_PWM_TYPE spindle_compute_pwm_value(float rpm) // 328p PWM register is 8-bit.
  {
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
    SPINDLE_PWM_TYPE pwm_value;
    rpm *= (0.010f*sys.spindle_speed_ovr); // Scale by spindle speed override value.
 8009f64:	4b38      	ldr	r3, [pc, #224]	; (800a048 <spindle_compute_pwm_value+0xec>)
 8009f66:	7a5b      	ldrb	r3, [r3, #9]
 8009f68:	0018      	movs	r0, r3
 8009f6a:	f7f7 f887 	bl	800107c <__aeabi_i2f>
 8009f6e:	1c03      	adds	r3, r0, #0
 8009f70:	4936      	ldr	r1, [pc, #216]	; (800a04c <spindle_compute_pwm_value+0xf0>)
 8009f72:	1c18      	adds	r0, r3, #0
 8009f74:	f7f6 fd8e 	bl	8000a94 <__aeabi_fmul>
 8009f78:	1c03      	adds	r3, r0, #0
 8009f7a:	1c19      	adds	r1, r3, #0
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f7f6 fd89 	bl	8000a94 <__aeabi_fmul>
 8009f82:	1c03      	adds	r3, r0, #0
 8009f84:	607b      	str	r3, [r7, #4]
    // Calculate PWM register value based on rpm max/min settings and programmed rpm.
    if ((settings.rpm_min >= settings.rpm_max) || (rpm >= settings.rpm_max)) {
 8009f86:	4b32      	ldr	r3, [pc, #200]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 8009f88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009f8a:	4b31      	ldr	r3, [pc, #196]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 8009f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f8e:	1c19      	adds	r1, r3, #0
 8009f90:	1c10      	adds	r0, r2, #0
 8009f92:	f7f6 f9bd 	bl	8000310 <__aeabi_fcmpge>
 8009f96:	1e03      	subs	r3, r0, #0
 8009f98:	d107      	bne.n	8009faa <spindle_compute_pwm_value+0x4e>
 8009f9a:	4b2d      	ldr	r3, [pc, #180]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 8009f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f9e:	6879      	ldr	r1, [r7, #4]
 8009fa0:	1c18      	adds	r0, r3, #0
 8009fa2:	f7f6 f9a1 	bl	80002e8 <__aeabi_fcmple>
 8009fa6:	1e03      	subs	r3, r0, #0
 8009fa8:	d008      	beq.n	8009fbc <spindle_compute_pwm_value+0x60>
      // No PWM range possible. Set simple on/off spindle control pin state.
      sys.spindle_speed = settings.rpm_max;
 8009faa:	4b29      	ldr	r3, [pc, #164]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 8009fac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009fae:	4b26      	ldr	r3, [pc, #152]	; (800a048 <spindle_compute_pwm_value+0xec>)
 8009fb0:	611a      	str	r2, [r3, #16]
      pwm_value = SPINDLE_PWM_MAX_VALUE;
 8009fb2:	230f      	movs	r3, #15
 8009fb4:	18fb      	adds	r3, r7, r3
 8009fb6:	2264      	movs	r2, #100	; 0x64
 8009fb8:	701a      	strb	r2, [r3, #0]
 8009fba:	e03d      	b.n	800a038 <spindle_compute_pwm_value+0xdc>
    } else if (rpm <= settings.rpm_min) {
 8009fbc:	4b24      	ldr	r3, [pc, #144]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 8009fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fc0:	6879      	ldr	r1, [r7, #4]
 8009fc2:	1c18      	adds	r0, r3, #0
 8009fc4:	f7f6 f9a4 	bl	8000310 <__aeabi_fcmpge>
 8009fc8:	1e03      	subs	r3, r0, #0
 8009fca:	d016      	beq.n	8009ffa <spindle_compute_pwm_value+0x9e>
      if (rpm == 0.0f) { // S0 disables spindle
 8009fcc:	2100      	movs	r1, #0
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f7f6 f97a 	bl	80002c8 <__aeabi_fcmpeq>
 8009fd4:	1e03      	subs	r3, r0, #0
 8009fd6:	d007      	beq.n	8009fe8 <spindle_compute_pwm_value+0x8c>
        sys.spindle_speed = 0.0f;
 8009fd8:	4b1b      	ldr	r3, [pc, #108]	; (800a048 <spindle_compute_pwm_value+0xec>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	611a      	str	r2, [r3, #16]
        pwm_value = SPINDLE_PWM_OFF_VALUE;
 8009fde:	230f      	movs	r3, #15
 8009fe0:	18fb      	adds	r3, r7, r3
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	701a      	strb	r2, [r3, #0]
 8009fe6:	e027      	b.n	800a038 <spindle_compute_pwm_value+0xdc>
      } else { // Set minimum PWM output
        sys.spindle_speed = settings.rpm_min;
 8009fe8:	4b19      	ldr	r3, [pc, #100]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 8009fea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009fec:	4b16      	ldr	r3, [pc, #88]	; (800a048 <spindle_compute_pwm_value+0xec>)
 8009fee:	611a      	str	r2, [r3, #16]
        pwm_value = SPINDLE_PWM_MIN_VALUE;
 8009ff0:	230f      	movs	r3, #15
 8009ff2:	18fb      	adds	r3, r7, r3
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	701a      	strb	r2, [r3, #0]
 8009ff8:	e01e      	b.n	800a038 <spindle_compute_pwm_value+0xdc>
      }
    } else { 
      // Compute intermediate PWM value with linear spindle speed model.
      // NOTE: A nonlinear model could be installed here, if required, but keep it VERY light-weight.
      sys.spindle_speed = rpm;
 8009ffa:	4b13      	ldr	r3, [pc, #76]	; (800a048 <spindle_compute_pwm_value+0xec>)
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	611a      	str	r2, [r3, #16]
	    pwm_value = (SPINDLE_PWM_TYPE)floorf((rpm - settings.rpm_min)*pwm_gradient) + SPINDLE_PWM_MIN_VALUE;
 800a000:	4b13      	ldr	r3, [pc, #76]	; (800a050 <spindle_compute_pwm_value+0xf4>)
 800a002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a004:	1c19      	adds	r1, r3, #0
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7f6 fe64 	bl	8000cd4 <__aeabi_fsub>
 800a00c:	1c03      	adds	r3, r0, #0
 800a00e:	1c1a      	adds	r2, r3, #0
 800a010:	4b10      	ldr	r3, [pc, #64]	; (800a054 <spindle_compute_pwm_value+0xf8>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	1c19      	adds	r1, r3, #0
 800a016:	1c10      	adds	r0, r2, #0
 800a018:	f7f6 fd3c 	bl	8000a94 <__aeabi_fmul>
 800a01c:	1c03      	adds	r3, r0, #0
 800a01e:	1c18      	adds	r0, r3, #0
 800a020:	f002 fbca 	bl	800c7b8 <floorf>
 800a024:	1c03      	adds	r3, r0, #0
 800a026:	1c18      	adds	r0, r3, #0
 800a028:	f7f6 f97c 	bl	8000324 <__aeabi_f2uiz>
 800a02c:	0003      	movs	r3, r0
 800a02e:	b2da      	uxtb	r2, r3
 800a030:	230f      	movs	r3, #15
 800a032:	18fb      	adds	r3, r7, r3
 800a034:	3201      	adds	r2, #1
 800a036:	701a      	strb	r2, [r3, #0]
    }
    return(pwm_value);
 800a038:	230f      	movs	r3, #15
 800a03a:	18fb      	adds	r3, r7, r3
 800a03c:	781b      	ldrb	r3, [r3, #0]
  }
 800a03e:	0018      	movs	r0, r3
 800a040:	46bd      	mov	sp, r7
 800a042:	b004      	add	sp, #16
 800a044:	bd80      	pop	{r7, pc}
 800a046:	46c0      	nop			; (mov r8, r8)
 800a048:	20000bb4 	.word	0x20000bb4
 800a04c:	3c23d70a 	.word	0x3c23d70a
 800a050:	20000b44 	.word	0x20000b44
 800a054:	20000494 	.word	0x20000494

0800a058 <spindle_set_state>:
#ifdef VARIABLE_SPINDLE
  void spindle_set_state(uint8_t state, float rpm)
#else
  void _spindle_set_state(uint8_t state)
#endif
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b082      	sub	sp, #8
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	0002      	movs	r2, r0
 800a060:	6039      	str	r1, [r7, #0]
 800a062:	1dfb      	adds	r3, r7, #7
 800a064:	701a      	strb	r2, [r3, #0]
  if (sys.abort) { return; } // Block during abort.
 800a066:	4b1e      	ldr	r3, [pc, #120]	; (800a0e0 <spindle_set_state+0x88>)
 800a068:	785b      	ldrb	r3, [r3, #1]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d133      	bne.n	800a0d6 <spindle_set_state+0x7e>
  if (state == SPINDLE_DISABLE) { // Halt or set spindle direction and rpm.
 800a06e:	1dfb      	adds	r3, r7, #7
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d105      	bne.n	800a082 <spindle_set_state+0x2a>
  
    #ifdef VARIABLE_SPINDLE
      sys.spindle_speed = 0.0f;
 800a076:	4b1a      	ldr	r3, [pc, #104]	; (800a0e0 <spindle_set_state+0x88>)
 800a078:	2200      	movs	r2, #0
 800a07a:	611a      	str	r2, [r3, #16]
    #endif
    spindle_stop();
 800a07c:	f7ff ff42 	bl	8009f04 <spindle_stop>
 800a080:	e025      	b.n	800a0ce <spindle_set_state+0x76>
  
  } else {
    #ifndef USE_SPINDLE_DIR_AS_ENABLE_PIN
      if (state == SPINDLE_ENABLE_CW) {
 800a082:	1dfb      	adds	r3, r7, #7
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	2b10      	cmp	r3, #16
 800a088:	d106      	bne.n	800a098 <spindle_set_state+0x40>
        ResetSpindleDirectionBit();
 800a08a:	4b16      	ldr	r3, [pc, #88]	; (800a0e4 <spindle_set_state+0x8c>)
 800a08c:	2200      	movs	r2, #0
 800a08e:	2102      	movs	r1, #2
 800a090:	0018      	movs	r0, r3
 800a092:	f7f8 fd76 	bl	8002b82 <GPIO_WriteBit>
 800a096:	e005      	b.n	800a0a4 <spindle_set_state+0x4c>
	  }
	  else {
      SetSpindleDirectionBit();
 800a098:	4b12      	ldr	r3, [pc, #72]	; (800a0e4 <spindle_set_state+0x8c>)
 800a09a:	2201      	movs	r2, #1
 800a09c:	2102      	movs	r1, #2
 800a09e:	0018      	movs	r0, r3
 800a0a0:	f7f8 fd6f 	bl	8002b82 <GPIO_WriteBit>
      }
    #endif
  
    #ifdef VARIABLE_SPINDLE
      // NOTE: Assumes all calls to this function is when Grbl is not moving or must remain off.
      if (settings.flags & BITFLAG_LASER_MODE) {
 800a0a4:	4b10      	ldr	r3, [pc, #64]	; (800a0e8 <spindle_set_state+0x90>)
 800a0a6:	2258      	movs	r2, #88	; 0x58
 800a0a8:	5c9b      	ldrb	r3, [r3, r2]
 800a0aa:	001a      	movs	r2, r3
 800a0ac:	2302      	movs	r3, #2
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	d005      	beq.n	800a0be <spindle_set_state+0x66>
        if (state == SPINDLE_ENABLE_CCW) { rpm = 0.0f; } // TODO: May need to be rpm_min*(100/MAX_SPINDLE_SPEED_OVERRIDE);
 800a0b2:	1dfb      	adds	r3, r7, #7
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	2b20      	cmp	r3, #32
 800a0b8:	d101      	bne.n	800a0be <spindle_set_state+0x66>
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	603b      	str	r3, [r7, #0]
      }
    spindle_set_speed(spindle_compute_pwm_value(rpm));
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	1c18      	adds	r0, r3, #0
 800a0c2:	f7ff ff4b 	bl	8009f5c <spindle_compute_pwm_value>
 800a0c6:	0003      	movs	r3, r0
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f7ff ff27 	bl	8009f1c <spindle_set_speed>
        SetSpindleEnablebit();
      #endif    
    #endif
  }
  
  sys.report_ovr_counter = 0; // Set to report change immediately
 800a0ce:	4b04      	ldr	r3, [pc, #16]	; (800a0e0 <spindle_set_state+0x88>)
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	72da      	strb	r2, [r3, #11]
 800a0d4:	e000      	b.n	800a0d8 <spindle_set_state+0x80>
  if (sys.abort) { return; } // Block during abort.
 800a0d6:	46c0      	nop			; (mov r8, r8)
}
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	b002      	add	sp, #8
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	46c0      	nop			; (mov r8, r8)
 800a0e0:	20000bb4 	.word	0x20000bb4
 800a0e4:	48000400 	.word	0x48000400
 800a0e8:	20000b44 	.word	0x20000b44

0800a0ec <spindle_sync>:

// G-code parser entry-point for setting spindle state. Forces a planner buffer sync and bails 
// if an abort or check-mode is active.
#ifdef VARIABLE_SPINDLE
  void spindle_sync(uint8_t state, float rpm)
  {
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b082      	sub	sp, #8
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	0002      	movs	r2, r0
 800a0f4:	6039      	str	r1, [r7, #0]
 800a0f6:	1dfb      	adds	r3, r7, #7
 800a0f8:	701a      	strb	r2, [r3, #0]
    if (sys.state == STATE_CHECK_MODE) { return; }
 800a0fa:	4b09      	ldr	r3, [pc, #36]	; (800a120 <spindle_sync+0x34>)
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	2b02      	cmp	r3, #2
 800a100:	d009      	beq.n	800a116 <spindle_sync+0x2a>
    protocol_buffer_synchronize(); // Empty planner buffer to ensure spindle is set when programmed.
 800a102:	f7fd fd97 	bl	8007c34 <protocol_buffer_synchronize>
    spindle_set_state(state,rpm);
 800a106:	683a      	ldr	r2, [r7, #0]
 800a108:	1dfb      	adds	r3, r7, #7
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	1c11      	adds	r1, r2, #0
 800a10e:	0018      	movs	r0, r3
 800a110:	f7ff ffa2 	bl	800a058 <spindle_set_state>
 800a114:	e000      	b.n	800a118 <spindle_sync+0x2c>
    if (sys.state == STATE_CHECK_MODE) { return; }
 800a116:	46c0      	nop			; (mov r8, r8)
  }
 800a118:	46bd      	mov	sp, r7
 800a11a:	b002      	add	sp, #8
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	46c0      	nop			; (mov r8, r8)
 800a120:	20000bb4 	.word	0x20000bb4

0800a124 <NVIC_EnableIRQ>:
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	0002      	movs	r2, r0
 800a12c:	1dfb      	adds	r3, r7, #7
 800a12e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 800a130:	4b06      	ldr	r3, [pc, #24]	; (800a14c <NVIC_EnableIRQ+0x28>)
 800a132:	1dfa      	adds	r2, r7, #7
 800a134:	7812      	ldrb	r2, [r2, #0]
 800a136:	0011      	movs	r1, r2
 800a138:	221f      	movs	r2, #31
 800a13a:	400a      	ands	r2, r1
 800a13c:	2101      	movs	r1, #1
 800a13e:	4091      	lsls	r1, r2
 800a140:	000a      	movs	r2, r1
 800a142:	601a      	str	r2, [r3, #0]
}
 800a144:	46c0      	nop			; (mov r8, r8)
 800a146:	46bd      	mov	sp, r7
 800a148:	b002      	add	sp, #8
 800a14a:	bd80      	pop	{r7, pc}
 800a14c:	e000e100 	.word	0xe000e100

0800a150 <NVIC_DisableIRQ>:
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	0002      	movs	r2, r0
 800a158:	1dfb      	adds	r3, r7, #7
 800a15a:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 800a15c:	4a07      	ldr	r2, [pc, #28]	; (800a17c <NVIC_DisableIRQ+0x2c>)
 800a15e:	1dfb      	adds	r3, r7, #7
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	0019      	movs	r1, r3
 800a164:	231f      	movs	r3, #31
 800a166:	400b      	ands	r3, r1
 800a168:	2101      	movs	r1, #1
 800a16a:	4099      	lsls	r1, r3
 800a16c:	000b      	movs	r3, r1
 800a16e:	0019      	movs	r1, r3
 800a170:	2380      	movs	r3, #128	; 0x80
 800a172:	50d1      	str	r1, [r2, r3]
}
 800a174:	46c0      	nop			; (mov r8, r8)
 800a176:	46bd      	mov	sp, r7
 800a178:	b002      	add	sp, #8
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	e000e100 	.word	0xe000e100

0800a180 <st_wake_up>:


// Stepper state initialization. Cycle should only start if the st.cycle_start flag is
// enabled. Startup init and limits call this function but shouldn't start the cycle.
void st_wake_up()
{
 800a180:	b5b0      	push	{r4, r5, r7, lr}
 800a182:	af00      	add	r7, sp, #0
  // Enable stepper drivers.
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE)) 
 800a184:	4b22      	ldr	r3, [pc, #136]	; (800a210 <st_wake_up+0x90>)
 800a186:	2258      	movs	r2, #88	; 0x58
 800a188:	5c9b      	ldrb	r3, [r3, r2]
 800a18a:	001a      	movs	r2, r3
 800a18c:	2304      	movs	r3, #4
 800a18e:	4013      	ands	r3, r2
 800a190:	d006      	beq.n	800a1a0 <st_wake_up+0x20>
  { 
	  SetStepperDisableBit();
 800a192:	2390      	movs	r3, #144	; 0x90
 800a194:	05db      	lsls	r3, r3, #23
 800a196:	2180      	movs	r1, #128	; 0x80
 800a198:	0018      	movs	r0, r3
 800a19a:	f7f8 fcd4 	bl	8002b46 <GPIO_SetBits>
 800a19e:	e005      	b.n	800a1ac <st_wake_up+0x2c>
  }
  else 
  { 
	  ResetStepperDisableBit(); 
 800a1a0:	2390      	movs	r3, #144	; 0x90
 800a1a2:	05db      	lsls	r3, r3, #23
 800a1a4:	2180      	movs	r1, #128	; 0x80
 800a1a6:	0018      	movs	r0, r3
 800a1a8:	f7f8 fcdc 	bl	8002b64 <GPIO_ResetBits>
  }

  // Initialize stepper output bits to ensure first ISR call does not step.
  st.step_outbits = step_port_invert_mask;
 800a1ac:	4b19      	ldr	r3, [pc, #100]	; (800a214 <st_wake_up+0x94>)
 800a1ae:	881a      	ldrh	r2, [r3, #0]
 800a1b0:	4b19      	ldr	r3, [pc, #100]	; (800a218 <st_wake_up+0x98>)
 800a1b2:	825a      	strh	r2, [r3, #18]
#elif defined (WIN32)
  st.step_pulse_time = (settings.pulse_microseconds)*TICKS_PER_MICROSECOND;
#elif defined(STM32F103C8)
  st.step_pulse_time = (settings.pulse_microseconds)*TICKS_PER_MICROSECOND;
#elif defined(STM32F0DISCOVERY)
  st.step_pulse_time = (settings.pulse_microseconds)*TICKS_PER_MICROSECOND;
 800a1b4:	4b16      	ldr	r3, [pc, #88]	; (800a210 <st_wake_up+0x90>)
 800a1b6:	2240      	movs	r2, #64	; 0x40
 800a1b8:	5c9c      	ldrb	r4, [r3, r2]
 800a1ba:	4b18      	ldr	r3, [pc, #96]	; (800a21c <st_wake_up+0x9c>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4918      	ldr	r1, [pc, #96]	; (800a220 <st_wake_up+0xa0>)
 800a1c0:	0018      	movs	r0, r3
 800a1c2:	f7f5 ffab 	bl	800011c <__udivsi3>
 800a1c6:	0003      	movs	r3, r0
 800a1c8:	b2db      	uxtb	r3, r3
 800a1ca:	4363      	muls	r3, r4
 800a1cc:	b2da      	uxtb	r2, r3
 800a1ce:	4b12      	ldr	r3, [pc, #72]	; (800a218 <st_wake_up+0x98>)
 800a1d0:	745a      	strb	r2, [r3, #17]
#endif
  TIM2->EGR = TIM_PSCReloadMode_Immediate;
  NVIC_EnableIRQ(TIM2_IRQn);
#endif
#if defined (STM32F0DISCOVERY)
  TIM3->ARR = st.step_pulse_time - 1;
 800a1d2:	4b14      	ldr	r3, [pc, #80]	; (800a224 <st_wake_up+0xa4>)
 800a1d4:	4a10      	ldr	r2, [pc, #64]	; (800a218 <st_wake_up+0x98>)
 800a1d6:	7c52      	ldrb	r2, [r2, #17]
 800a1d8:	3a01      	subs	r2, #1
 800a1da:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->EGR = TIM_PSCReloadMode_Immediate;
 800a1dc:	4b11      	ldr	r3, [pc, #68]	; (800a224 <st_wake_up+0xa4>)
 800a1de:	2201      	movs	r2, #1
 800a1e0:	829a      	strh	r2, [r3, #20]
  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 800a1e2:	4b10      	ldr	r3, [pc, #64]	; (800a224 <st_wake_up+0xa4>)
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	0018      	movs	r0, r3
 800a1e8:	f7f9 f991 	bl	800350e <TIM_ClearITPendingBit>

  TIM2->ARR = st.exec_segment->cycles_per_tick - 1;
 800a1ec:	2380      	movs	r3, #128	; 0x80
 800a1ee:	05db      	lsls	r3, r3, #23
 800a1f0:	4a09      	ldr	r2, [pc, #36]	; (800a218 <st_wake_up+0x98>)
 800a1f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a1f4:	8852      	ldrh	r2, [r2, #2]
 800a1f6:	3a01      	subs	r2, #1
 800a1f8:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Set the Autoreload value */
#ifndef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
  TIM2->PSC = st.exec_segment->prescaler;
#endif
  TIM2->EGR = TIM_PSCReloadMode_Immediate;
 800a1fa:	2380      	movs	r3, #128	; 0x80
 800a1fc:	05db      	lsls	r3, r3, #23
 800a1fe:	2201      	movs	r2, #1
 800a200:	829a      	strh	r2, [r3, #20]
  NVIC_EnableIRQ(TIM2_IRQn);
 800a202:	200f      	movs	r0, #15
 800a204:	f7ff ff8e 	bl	800a124 <NVIC_EnableIRQ>
#endif
}
 800a208:	46c0      	nop			; (mov r8, r8)
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bdb0      	pop	{r4, r5, r7, pc}
 800a20e:	46c0      	nop			; (mov r8, r8)
 800a210:	20000b44 	.word	0x20000b44
 800a214:	2000057c 	.word	0x2000057c
 800a218:	20000544 	.word	0x20000544
 800a21c:	20000010 	.word	0x20000010
 800a220:	000f4240 	.word	0x000f4240
 800a224:	40000400 	.word	0x40000400

0800a228 <st_go_idle>:


// Stepper shutdown
void st_go_idle()
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
#endif
#ifdef STM32F103C8
  NVIC_DisableIRQ(TIM2_IRQn);
#endif
#ifdef STM32F0DISCOVERY
  NVIC_DisableIRQ(TIM2_IRQn);
 800a22e:	200f      	movs	r0, #15
 800a230:	f7ff ff8e 	bl	800a150 <NVIC_DisableIRQ>
#endif

  busy = false;
 800a234:	4b1f      	ldr	r3, [pc, #124]	; (800a2b4 <st_go_idle+0x8c>)
 800a236:	2200      	movs	r2, #0
 800a238:	701a      	strb	r2, [r3, #0]

  // Set stepper driver idle state, disabled or enabled, depending on settings and circumstances.
  bool pin_state = false; // Keep enabled.
 800a23a:	2300      	movs	r3, #0
 800a23c:	607b      	str	r3, [r7, #4]
  if (((settings.stepper_idle_lock_time != 0xff) || sys_rt_exec_alarm || sys.state == STATE_SLEEP) && sys.state != STATE_HOMING) {
 800a23e:	4b1e      	ldr	r3, [pc, #120]	; (800a2b8 <st_go_idle+0x90>)
 800a240:	2243      	movs	r2, #67	; 0x43
 800a242:	5c9b      	ldrb	r3, [r3, r2]
 800a244:	2bff      	cmp	r3, #255	; 0xff
 800a246:	d108      	bne.n	800a25a <st_go_idle+0x32>
 800a248:	4b1c      	ldr	r3, [pc, #112]	; (800a2bc <st_go_idle+0x94>)
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d103      	bne.n	800a25a <st_go_idle+0x32>
 800a252:	4b1b      	ldr	r3, [pc, #108]	; (800a2c0 <st_go_idle+0x98>)
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	2b80      	cmp	r3, #128	; 0x80
 800a258:	d10c      	bne.n	800a274 <st_go_idle+0x4c>
 800a25a:	4b19      	ldr	r3, [pc, #100]	; (800a2c0 <st_go_idle+0x98>)
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	2b04      	cmp	r3, #4
 800a260:	d008      	beq.n	800a274 <st_go_idle+0x4c>
    // Force stepper dwell to lock axes for a defined amount of time to ensure the axes come to a complete
    // stop and not drift from residual inertial forces at the end of the last movement.
    delay_ms(settings.stepper_idle_lock_time);
 800a262:	4b15      	ldr	r3, [pc, #84]	; (800a2b8 <st_go_idle+0x90>)
 800a264:	2243      	movs	r2, #67	; 0x43
 800a266:	5c9b      	ldrb	r3, [r3, r2]
 800a268:	b29b      	uxth	r3, r3
 800a26a:	0018      	movs	r0, r3
 800a26c:	f7fc fa80 	bl	8006770 <delay_ms>
    pin_state = true; // Override. Disable steppers.
 800a270:	2301      	movs	r3, #1
 800a272:	607b      	str	r3, [r7, #4]
  }
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE)) { pin_state = !pin_state; } // Apply pin invert.
 800a274:	4b10      	ldr	r3, [pc, #64]	; (800a2b8 <st_go_idle+0x90>)
 800a276:	2258      	movs	r2, #88	; 0x58
 800a278:	5c9b      	ldrb	r3, [r3, r2]
 800a27a:	001a      	movs	r2, r3
 800a27c:	2304      	movs	r3, #4
 800a27e:	4013      	ands	r3, r2
 800a280:	d004      	beq.n	800a28c <st_go_idle+0x64>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	425a      	negs	r2, r3
 800a286:	4153      	adcs	r3, r2
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	607b      	str	r3, [r7, #4]
  if (pin_state) 
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d006      	beq.n	800a2a0 <st_go_idle+0x78>
  { 
	  SetStepperDisableBit();
 800a292:	2390      	movs	r3, #144	; 0x90
 800a294:	05db      	lsls	r3, r3, #23
 800a296:	2180      	movs	r1, #128	; 0x80
 800a298:	0018      	movs	r0, r3
 800a29a:	f7f8 fc54 	bl	8002b46 <GPIO_SetBits>
  }
  else 
  { 
	  ResetStepperDisableBit();
  }
}
 800a29e:	e005      	b.n	800a2ac <st_go_idle+0x84>
	  ResetStepperDisableBit();
 800a2a0:	2390      	movs	r3, #144	; 0x90
 800a2a2:	05db      	lsls	r3, r3, #23
 800a2a4:	2180      	movs	r1, #128	; 0x80
 800a2a6:	0018      	movs	r0, r3
 800a2a8:	f7f8 fc5c 	bl	8002b64 <GPIO_ResetBits>
}
 800a2ac:	46c0      	nop			; (mov r8, r8)
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	b002      	add	sp, #8
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	20000580 	.word	0x20000580
 800a2b8:	20000b44 	.word	0x20000b44
 800a2bc:	20000bec 	.word	0x20000bec
 800a2c0:	20000bb4 	.word	0x20000bb4

0800a2c4 <TIM2_IRQHandler>:
ISR(TIMER1_COMPA_vect)
#endif
#ifdef WIN32
void Timer1Proc()
#endif
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
	{
		return;
	}
#endif
#ifdef STM32F0DISCOVERY
	if ((TIM2->SR & 0x0001) != 0)                  // check interrupt source
 800a2ca:	2380      	movs	r3, #128	; 0x80
 800a2cc:	05db      	lsls	r3, r3, #23
 800a2ce:	8a1b      	ldrh	r3, [r3, #16]
 800a2d0:	b29b      	uxth	r3, r3
 800a2d2:	001a      	movs	r2, r3
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	d100      	bne.n	800a2dc <TIM2_IRQHandler+0x18>
 800a2da:	e214      	b.n	800a706 <TIM2_IRQHandler+0x442>
	{
		TIM2->SR &= ~(1 << 0);                          // clear UIF flag
 800a2dc:	2380      	movs	r3, #128	; 0x80
 800a2de:	05db      	lsls	r3, r3, #23
 800a2e0:	2280      	movs	r2, #128	; 0x80
 800a2e2:	05d2      	lsls	r2, r2, #23
 800a2e4:	8a12      	ldrh	r2, [r2, #16]
 800a2e6:	b292      	uxth	r2, r2
 800a2e8:	2101      	movs	r1, #1
 800a2ea:	438a      	bics	r2, r1
 800a2ec:	b292      	uxth	r2, r2
 800a2ee:	821a      	strh	r2, [r3, #16]
		TIM2->CNT = 0;
 800a2f0:	2380      	movs	r3, #128	; 0x80
 800a2f2:	05db      	lsls	r3, r3, #23
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	625a      	str	r2, [r3, #36]	; 0x24
	{
		return;
	}
#endif

  if (busy) { return; } // The busy-flag is used to avoid reentering this interrupt
 800a2f8:	4bd3      	ldr	r3, [pc, #844]	; (800a648 <TIM2_IRQHandler+0x384>)
 800a2fa:	781b      	ldrb	r3, [r3, #0]
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d000      	beq.n	800a304 <TIM2_IRQHandler+0x40>
 800a302:	e202      	b.n	800a70a <TIM2_IRQHandler+0x446>
#ifdef STM32F103C8
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (st.dir_outbits & DIRECTION_MASK));
  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
#endif
#ifdef STM32F0DISCOVERY
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (st.dir_outbits & DIRECTION_MASK));
 800a304:	2390      	movs	r3, #144	; 0x90
 800a306:	05db      	lsls	r3, r3, #23
 800a308:	0018      	movs	r0, r3
 800a30a:	f7f8 fc11 	bl	8002b30 <GPIO_ReadOutputData>
 800a30e:	0003      	movs	r3, r0
 800a310:	b21b      	sxth	r3, r3
 800a312:	2270      	movs	r2, #112	; 0x70
 800a314:	4393      	bics	r3, r2
 800a316:	b21a      	sxth	r2, r3
 800a318:	4bcc      	ldr	r3, [pc, #816]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a31a:	8a9b      	ldrh	r3, [r3, #20]
 800a31c:	b21b      	sxth	r3, r3
 800a31e:	2170      	movs	r1, #112	; 0x70
 800a320:	400b      	ands	r3, r1
 800a322:	b21b      	sxth	r3, r3
 800a324:	4313      	orrs	r3, r2
 800a326:	b21b      	sxth	r3, r3
 800a328:	b29a      	uxth	r2, r3
 800a32a:	2390      	movs	r3, #144	; 0x90
 800a32c:	05db      	lsls	r3, r3, #23
 800a32e:	0011      	movs	r1, r2
 800a330:	0018      	movs	r0, r3
 800a332:	f7f8 fc43 	bl	8002bbc <GPIO_Write>
  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 800a336:	4bc6      	ldr	r3, [pc, #792]	; (800a650 <TIM2_IRQHandler+0x38c>)
 800a338:	2101      	movs	r1, #1
 800a33a:	0018      	movs	r0, r3
 800a33c:	f7f9 f8e7 	bl	800350e <TIM_ClearITPendingBit>
#endif
#ifdef STM32F103C8
	GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | st.step_outbits);
#endif
#ifdef STM32F0DISCOVERY
	GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | st.step_outbits);
 800a340:	2390      	movs	r3, #144	; 0x90
 800a342:	05db      	lsls	r3, r3, #23
 800a344:	0018      	movs	r0, r3
 800a346:	f7f8 fbf3 	bl	8002b30 <GPIO_ReadOutputData>
 800a34a:	0003      	movs	r3, r0
 800a34c:	b21b      	sxth	r3, r3
 800a34e:	220e      	movs	r2, #14
 800a350:	4393      	bics	r3, r2
 800a352:	b21a      	sxth	r2, r3
 800a354:	4bbd      	ldr	r3, [pc, #756]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a356:	8a5b      	ldrh	r3, [r3, #18]
 800a358:	b21b      	sxth	r3, r3
 800a35a:	4313      	orrs	r3, r2
 800a35c:	b21b      	sxth	r3, r3
 800a35e:	b29a      	uxth	r2, r3
 800a360:	2390      	movs	r3, #144	; 0x90
 800a362:	05db      	lsls	r3, r3, #23
 800a364:	0011      	movs	r1, r2
 800a366:	0018      	movs	r0, r3
 800a368:	f7f8 fc28 	bl	8002bbc <GPIO_Write>
	// 28ByJ-48 step with ULN2003 driver board output
	GPIO_Write(STEP_PORT2, (GPIO_ReadOutputData(STEP_PORT2) & ~STEP_MASK2) | A_AXIS_LUT[lookUpIndex]);
 800a36c:	4bb9      	ldr	r3, [pc, #740]	; (800a654 <TIM2_IRQHandler+0x390>)
 800a36e:	0018      	movs	r0, r3
 800a370:	f7f8 fbde 	bl	8002b30 <GPIO_ReadOutputData>
 800a374:	0003      	movs	r3, r0
 800a376:	b21b      	sxth	r3, r3
 800a378:	4ab7      	ldr	r2, [pc, #732]	; (800a658 <TIM2_IRQHandler+0x394>)
 800a37a:	4013      	ands	r3, r2
 800a37c:	b21a      	sxth	r2, r3
 800a37e:	4bb7      	ldr	r3, [pc, #732]	; (800a65c <TIM2_IRQHandler+0x398>)
 800a380:	6819      	ldr	r1, [r3, #0]
 800a382:	4bb7      	ldr	r3, [pc, #732]	; (800a660 <TIM2_IRQHandler+0x39c>)
 800a384:	0049      	lsls	r1, r1, #1
 800a386:	5acb      	ldrh	r3, [r1, r3]
 800a388:	b21b      	sxth	r3, r3
 800a38a:	4313      	orrs	r3, r2
 800a38c:	b21b      	sxth	r3, r3
 800a38e:	b29b      	uxth	r3, r3
 800a390:	4ab0      	ldr	r2, [pc, #704]	; (800a654 <TIM2_IRQHandler+0x390>)
 800a392:	0019      	movs	r1, r3
 800a394:	0010      	movs	r0, r2
 800a396:	f7f8 fc11 	bl	8002bbc <GPIO_Write>
#endif
#ifdef STM32F103C8
  NVIC_EnableIRQ(TIM3_IRQn);
#endif
#ifdef STM32F0DISCOVERY
  NVIC_EnableIRQ(TIM3_IRQn);
 800a39a:	2010      	movs	r0, #16
 800a39c:	f7ff fec2 	bl	800a124 <NVIC_EnableIRQ>
#endif

  busy = true;
 800a3a0:	4ba9      	ldr	r3, [pc, #676]	; (800a648 <TIM2_IRQHandler+0x384>)
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	701a      	strb	r2, [r3, #0]
  sei(); // Re-enable interrupts to allow Stepper Port Reset Interrupt to fire on-time.
         // NOTE: The remaining code in this ISR will finish before returning to main program.
#endif

  // If there is no step segment, attempt to pop one from the stepper buffer
  if (st.exec_segment == NULL) {
 800a3a6:	4ba9      	ldr	r3, [pc, #676]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d000      	beq.n	800a3b0 <TIM2_IRQHandler+0xec>
 800a3ae:	e089      	b.n	800a4c4 <TIM2_IRQHandler+0x200>
    // Anything in the buffer? If so, load and initialize next step segment.
    if (segment_buffer_head != segment_buffer_tail) {
 800a3b0:	4bac      	ldr	r3, [pc, #688]	; (800a664 <TIM2_IRQHandler+0x3a0>)
 800a3b2:	781a      	ldrb	r2, [r3, #0]
 800a3b4:	4bac      	ldr	r3, [pc, #688]	; (800a668 <TIM2_IRQHandler+0x3a4>)
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	b2db      	uxtb	r3, r3
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d074      	beq.n	800a4a8 <TIM2_IRQHandler+0x1e4>
      // Initialize new step segment and load number of steps to execute
      st.exec_segment = &segment_buffer[segment_buffer_tail];
 800a3be:	4baa      	ldr	r3, [pc, #680]	; (800a668 <TIM2_IRQHandler+0x3a4>)
 800a3c0:	781b      	ldrb	r3, [r3, #0]
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	00da      	lsls	r2, r3, #3
 800a3c6:	4ba9      	ldr	r3, [pc, #676]	; (800a66c <TIM2_IRQHandler+0x3a8>)
 800a3c8:	18d2      	adds	r2, r2, r3
 800a3ca:	4ba0      	ldr	r3, [pc, #640]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3cc:	631a      	str	r2, [r3, #48]	; 0x30
#ifndef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING        
	  TIM2->PSC = st.exec_segment->prescaler;
#endif
#endif
#ifdef STM32F0DISCOVERY
	  TIM2->ARR = st.exec_segment->cycles_per_tick - 1;
 800a3ce:	2380      	movs	r3, #128	; 0x80
 800a3d0:	05db      	lsls	r3, r3, #23
 800a3d2:	4a9e      	ldr	r2, [pc, #632]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a3d6:	8852      	ldrh	r2, [r2, #2]
 800a3d8:	3a01      	subs	r2, #1
 800a3da:	62da      	str	r2, [r3, #44]	; 0x2c
	  /* Set the Autoreload value */
#ifndef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
	  TIM2->PSC = st.exec_segment->prescaler;
#endif
#endif
      st.step_count = st.exec_segment->n_step; // NOTE: Can sometimes be zero when moving slow.
 800a3dc:	4b9b      	ldr	r3, [pc, #620]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3e0:	881a      	ldrh	r2, [r3, #0]
 800a3e2:	4b9a      	ldr	r3, [pc, #616]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3e4:	851a      	strh	r2, [r3, #40]	; 0x28
      // If the new segment starts a new planner block, initialize stepper variables and counters.
      // NOTE: When the segment data index changes, this indicates a new planner block.
      if ( st.exec_block_index != st.exec_segment->st_block_index ) {
 800a3e6:	4b99      	ldr	r3, [pc, #612]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3e8:	222a      	movs	r2, #42	; 0x2a
 800a3ea:	5c9a      	ldrb	r2, [r3, r2]
 800a3ec:	4b97      	ldr	r3, [pc, #604]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3f0:	791b      	ldrb	r3, [r3, #4]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d023      	beq.n	800a43e <TIM2_IRQHandler+0x17a>
        st.exec_block_index = st.exec_segment->st_block_index;
 800a3f6:	4b95      	ldr	r3, [pc, #596]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fa:	7919      	ldrb	r1, [r3, #4]
 800a3fc:	4b93      	ldr	r3, [pc, #588]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a3fe:	222a      	movs	r2, #42	; 0x2a
 800a400:	5499      	strb	r1, [r3, r2]
        st.exec_block = &st_block_buffer[st.exec_block_index];
 800a402:	4b92      	ldr	r3, [pc, #584]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a404:	222a      	movs	r2, #42	; 0x2a
 800a406:	5c9b      	ldrb	r3, [r3, r2]
 800a408:	001a      	movs	r2, r3
 800a40a:	0013      	movs	r3, r2
 800a40c:	005b      	lsls	r3, r3, #1
 800a40e:	189b      	adds	r3, r3, r2
 800a410:	00db      	lsls	r3, r3, #3
 800a412:	4a97      	ldr	r2, [pc, #604]	; (800a670 <TIM2_IRQHandler+0x3ac>)
 800a414:	189a      	adds	r2, r3, r2
 800a416:	4b8d      	ldr	r3, [pc, #564]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a418:	62da      	str	r2, [r3, #44]	; 0x2c

        // Initialize Bresenham line and distance counters
        st.counter_x = st.counter_y = st.counter_z =st.counter_a = (st.exec_block->step_event_count >> 1);
 800a41a:	4b8c      	ldr	r3, [pc, #560]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a41c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a41e:	691b      	ldr	r3, [r3, #16]
 800a420:	085a      	lsrs	r2, r3, #1
 800a422:	4b8a      	ldr	r3, [pc, #552]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a424:	60da      	str	r2, [r3, #12]
 800a426:	4b89      	ldr	r3, [pc, #548]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a428:	68da      	ldr	r2, [r3, #12]
 800a42a:	4b88      	ldr	r3, [pc, #544]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a42c:	609a      	str	r2, [r3, #8]
 800a42e:	4b87      	ldr	r3, [pc, #540]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a430:	689a      	ldr	r2, [r3, #8]
 800a432:	4b86      	ldr	r3, [pc, #536]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a434:	605a      	str	r2, [r3, #4]
 800a436:	4b85      	ldr	r3, [pc, #532]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a438:	685a      	ldr	r2, [r3, #4]
 800a43a:	4b84      	ldr	r3, [pc, #528]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a43c:	601a      	str	r2, [r3, #0]
      }
      st.dir_outbits = st.exec_block->direction_bits ^ dir_port_invert_mask;
 800a43e:	4b83      	ldr	r3, [pc, #524]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a442:	7d1b      	ldrb	r3, [r3, #20]
 800a444:	b29a      	uxth	r2, r3
 800a446:	4b8b      	ldr	r3, [pc, #556]	; (800a674 <TIM2_IRQHandler+0x3b0>)
 800a448:	881b      	ldrh	r3, [r3, #0]
 800a44a:	4053      	eors	r3, r2
 800a44c:	b29a      	uxth	r2, r3
 800a44e:	4b7f      	ldr	r3, [pc, #508]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a450:	829a      	strh	r2, [r3, #20]

      #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
        // With AMASS enabled, adjust Bresenham axis increment counters according to AMASS level.
        st.steps[X_AXIS] = st.exec_block->steps[X_AXIS] >> st.exec_segment->amass_level;
 800a452:	4b7e      	ldr	r3, [pc, #504]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a456:	681a      	ldr	r2, [r3, #0]
 800a458:	4b7c      	ldr	r3, [pc, #496]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a45a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a45c:	795b      	ldrb	r3, [r3, #5]
 800a45e:	40da      	lsrs	r2, r3
 800a460:	4b7a      	ldr	r3, [pc, #488]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a462:	619a      	str	r2, [r3, #24]
        st.steps[Y_AXIS] = st.exec_block->steps[Y_AXIS] >> st.exec_segment->amass_level;
 800a464:	4b79      	ldr	r3, [pc, #484]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a468:	685a      	ldr	r2, [r3, #4]
 800a46a:	4b78      	ldr	r3, [pc, #480]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a46c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a46e:	795b      	ldrb	r3, [r3, #5]
 800a470:	40da      	lsrs	r2, r3
 800a472:	4b76      	ldr	r3, [pc, #472]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a474:	61da      	str	r2, [r3, #28]
        st.steps[Z_AXIS] = st.exec_block->steps[Z_AXIS] >> st.exec_segment->amass_level;
 800a476:	4b75      	ldr	r3, [pc, #468]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a47a:	689a      	ldr	r2, [r3, #8]
 800a47c:	4b73      	ldr	r3, [pc, #460]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a47e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a480:	795b      	ldrb	r3, [r3, #5]
 800a482:	40da      	lsrs	r2, r3
 800a484:	4b71      	ldr	r3, [pc, #452]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a486:	621a      	str	r2, [r3, #32]
        st.steps[A_AXIS] = st.exec_block->steps[A_AXIS] >> st.exec_segment->amass_level;
 800a488:	4b70      	ldr	r3, [pc, #448]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a48a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48c:	68da      	ldr	r2, [r3, #12]
 800a48e:	4b6f      	ldr	r3, [pc, #444]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a492:	795b      	ldrb	r3, [r3, #5]
 800a494:	40da      	lsrs	r2, r3
 800a496:	4b6d      	ldr	r3, [pc, #436]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a498:	625a      	str	r2, [r3, #36]	; 0x24
      #endif

      #ifdef VARIABLE_SPINDLE
        // Set real-time spindle output as segment is loaded, just prior to the first step.
        spindle_set_speed(st.exec_segment->spindle_pwm);
 800a49a:	4b6c      	ldr	r3, [pc, #432]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49e:	799b      	ldrb	r3, [r3, #6]
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	f7ff fd3b 	bl	8009f1c <spindle_set_speed>
 800a4a6:	e00d      	b.n	800a4c4 <TIM2_IRQHandler+0x200>
      #endif

    } else {
      // Segment buffer empty. Shutdown.
      st_go_idle();
 800a4a8:	f7ff febe 	bl	800a228 <st_go_idle>
      // Ensure pwm is set properly upon completion of rate-controlled motion.
      #ifdef VARIABLE_SPINDLE
      if (st.exec_block->is_pwm_rate_adjusted) { spindle_set_speed(SPINDLE_PWM_OFF_VALUE); }
 800a4ac:	4b67      	ldr	r3, [pc, #412]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b0:	7d5b      	ldrb	r3, [r3, #21]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d002      	beq.n	800a4bc <TIM2_IRQHandler+0x1f8>
 800a4b6:	2000      	movs	r0, #0
 800a4b8:	f7ff fd30 	bl	8009f1c <spindle_set_speed>
      #endif
      system_set_exec_state_flag(EXEC_CYCLE_STOP); // Flag main program for cycle end
 800a4bc:	2004      	movs	r0, #4
 800a4be:	f001 fd51 	bl	800bf64 <system_set_exec_state_flag>
      return; // Nothing to do but exit.
 800a4c2:	e123      	b.n	800a70c <TIM2_IRQHandler+0x448>
    }
  }


  // Check probing state.
  if (sys_probe_state == PROBE_ACTIVE) { probe_state_monitor(); }
 800a4c4:	4b6c      	ldr	r3, [pc, #432]	; (800a678 <TIM2_IRQHandler+0x3b4>)
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	b2db      	uxtb	r3, r3
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d101      	bne.n	800a4d2 <TIM2_IRQHandler+0x20e>
 800a4ce:	f7fd fa61 	bl	8007994 <probe_state_monitor>

  // Reset step out bits.
  st.step_outbits = 0;
 800a4d2:	4b5e      	ldr	r3, [pc, #376]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	825a      	strh	r2, [r3, #18]

  // Execute step displacement profile by Bresenham line algorithm
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_x += st.steps[X_AXIS];
 800a4d8:	4b5c      	ldr	r3, [pc, #368]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4da:	681a      	ldr	r2, [r3, #0]
 800a4dc:	4b5b      	ldr	r3, [pc, #364]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	18d2      	adds	r2, r2, r3
 800a4e2:	4b5a      	ldr	r3, [pc, #360]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4e4:	601a      	str	r2, [r3, #0]
  #else
    st.counter_x += st.exec_block->steps[X_AXIS];
  #endif
  if (st.counter_x > st.exec_block->step_event_count) {
 800a4e6:	4b59      	ldr	r3, [pc, #356]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	4b58      	ldr	r3, [pc, #352]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ee:	691b      	ldr	r3, [r3, #16]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d920      	bls.n	800a536 <TIM2_IRQHandler+0x272>
    st.step_outbits |= (1<<X_STEP_BIT);
 800a4f4:	4b55      	ldr	r3, [pc, #340]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a4f6:	8a5b      	ldrh	r3, [r3, #18]
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	b29a      	uxth	r2, r3
 800a4fe:	4b53      	ldr	r3, [pc, #332]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a500:	825a      	strh	r2, [r3, #18]
    st.counter_x -= st.exec_block->step_event_count;
 800a502:	4b52      	ldr	r3, [pc, #328]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a504:	681a      	ldr	r2, [r3, #0]
 800a506:	4b51      	ldr	r3, [pc, #324]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a50a:	691b      	ldr	r3, [r3, #16]
 800a50c:	1ad2      	subs	r2, r2, r3
 800a50e:	4b4f      	ldr	r3, [pc, #316]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a510:	601a      	str	r2, [r3, #0]
    if (st.exec_block->direction_bits & (1<<X_DIRECTION_BIT)) { sys_position[X_AXIS]--; }
 800a512:	4b4e      	ldr	r3, [pc, #312]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a516:	7d1b      	ldrb	r3, [r3, #20]
 800a518:	001a      	movs	r2, r3
 800a51a:	2310      	movs	r3, #16
 800a51c:	4013      	ands	r3, r2
 800a51e:	d005      	beq.n	800a52c <TIM2_IRQHandler+0x268>
 800a520:	4b56      	ldr	r3, [pc, #344]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	1e5a      	subs	r2, r3, #1
 800a526:	4b55      	ldr	r3, [pc, #340]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a528:	601a      	str	r2, [r3, #0]
 800a52a:	e004      	b.n	800a536 <TIM2_IRQHandler+0x272>
    else { sys_position[X_AXIS]++; }
 800a52c:	4b53      	ldr	r3, [pc, #332]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	1c5a      	adds	r2, r3, #1
 800a532:	4b52      	ldr	r3, [pc, #328]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a534:	601a      	str	r2, [r3, #0]
  }
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_y += st.steps[Y_AXIS];
 800a536:	4b45      	ldr	r3, [pc, #276]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a538:	685a      	ldr	r2, [r3, #4]
 800a53a:	4b44      	ldr	r3, [pc, #272]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a53c:	69db      	ldr	r3, [r3, #28]
 800a53e:	18d2      	adds	r2, r2, r3
 800a540:	4b42      	ldr	r3, [pc, #264]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a542:	605a      	str	r2, [r3, #4]
  #else
    st.counter_y += st.exec_block->steps[Y_AXIS];
  #endif
  if (st.counter_y > st.exec_block->step_event_count) {
 800a544:	4b41      	ldr	r3, [pc, #260]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a546:	685a      	ldr	r2, [r3, #4]
 800a548:	4b40      	ldr	r3, [pc, #256]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a54c:	691b      	ldr	r3, [r3, #16]
 800a54e:	429a      	cmp	r2, r3
 800a550:	d920      	bls.n	800a594 <TIM2_IRQHandler+0x2d0>
    st.step_outbits |= (1<<Y_STEP_BIT);
 800a552:	4b3e      	ldr	r3, [pc, #248]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a554:	8a5b      	ldrh	r3, [r3, #18]
 800a556:	2204      	movs	r2, #4
 800a558:	4313      	orrs	r3, r2
 800a55a:	b29a      	uxth	r2, r3
 800a55c:	4b3b      	ldr	r3, [pc, #236]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a55e:	825a      	strh	r2, [r3, #18]
    st.counter_y -= st.exec_block->step_event_count;
 800a560:	4b3a      	ldr	r3, [pc, #232]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a562:	685a      	ldr	r2, [r3, #4]
 800a564:	4b39      	ldr	r3, [pc, #228]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	1ad2      	subs	r2, r2, r3
 800a56c:	4b37      	ldr	r3, [pc, #220]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a56e:	605a      	str	r2, [r3, #4]
    if (st.exec_block->direction_bits & (1<<Y_DIRECTION_BIT)) { sys_position[Y_AXIS]--; }
 800a570:	4b36      	ldr	r3, [pc, #216]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a574:	7d1b      	ldrb	r3, [r3, #20]
 800a576:	001a      	movs	r2, r3
 800a578:	2320      	movs	r3, #32
 800a57a:	4013      	ands	r3, r2
 800a57c:	d005      	beq.n	800a58a <TIM2_IRQHandler+0x2c6>
 800a57e:	4b3f      	ldr	r3, [pc, #252]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	1e5a      	subs	r2, r3, #1
 800a584:	4b3d      	ldr	r3, [pc, #244]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a586:	605a      	str	r2, [r3, #4]
 800a588:	e004      	b.n	800a594 <TIM2_IRQHandler+0x2d0>
    else { sys_position[Y_AXIS]++; }
 800a58a:	4b3c      	ldr	r3, [pc, #240]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	1c5a      	adds	r2, r3, #1
 800a590:	4b3a      	ldr	r3, [pc, #232]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a592:	605a      	str	r2, [r3, #4]
  }
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_z += st.steps[Z_AXIS];
 800a594:	4b2d      	ldr	r3, [pc, #180]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a596:	689a      	ldr	r2, [r3, #8]
 800a598:	4b2c      	ldr	r3, [pc, #176]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a59a:	6a1b      	ldr	r3, [r3, #32]
 800a59c:	18d2      	adds	r2, r2, r3
 800a59e:	4b2b      	ldr	r3, [pc, #172]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5a0:	609a      	str	r2, [r3, #8]
  #else
    st.counter_z += st.exec_block->steps[Z_AXIS];
  #endif
  if (st.counter_z > st.exec_block->step_event_count) {
 800a5a2:	4b2a      	ldr	r3, [pc, #168]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5a4:	689a      	ldr	r2, [r3, #8]
 800a5a6:	4b29      	ldr	r3, [pc, #164]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5aa:	691b      	ldr	r3, [r3, #16]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d920      	bls.n	800a5f2 <TIM2_IRQHandler+0x32e>
    st.step_outbits |= (1<<Z_STEP_BIT);
 800a5b0:	4b26      	ldr	r3, [pc, #152]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5b2:	8a5b      	ldrh	r3, [r3, #18]
 800a5b4:	2208      	movs	r2, #8
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	b29a      	uxth	r2, r3
 800a5ba:	4b24      	ldr	r3, [pc, #144]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5bc:	825a      	strh	r2, [r3, #18]
    st.counter_z -= st.exec_block->step_event_count;
 800a5be:	4b23      	ldr	r3, [pc, #140]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5c0:	689a      	ldr	r2, [r3, #8]
 800a5c2:	4b22      	ldr	r3, [pc, #136]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	1ad2      	subs	r2, r2, r3
 800a5ca:	4b20      	ldr	r3, [pc, #128]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5cc:	609a      	str	r2, [r3, #8]
    if (st.exec_block->direction_bits & (1<<Z_DIRECTION_BIT)) { sys_position[Z_AXIS]--; }
 800a5ce:	4b1f      	ldr	r3, [pc, #124]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5d2:	7d1b      	ldrb	r3, [r3, #20]
 800a5d4:	001a      	movs	r2, r3
 800a5d6:	2340      	movs	r3, #64	; 0x40
 800a5d8:	4013      	ands	r3, r2
 800a5da:	d005      	beq.n	800a5e8 <TIM2_IRQHandler+0x324>
 800a5dc:	4b27      	ldr	r3, [pc, #156]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	1e5a      	subs	r2, r3, #1
 800a5e2:	4b26      	ldr	r3, [pc, #152]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a5e4:	609a      	str	r2, [r3, #8]
 800a5e6:	e004      	b.n	800a5f2 <TIM2_IRQHandler+0x32e>
    else { sys_position[Z_AXIS]++; }
 800a5e8:	4b24      	ldr	r3, [pc, #144]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	1c5a      	adds	r2, r3, #1
 800a5ee:	4b23      	ldr	r3, [pc, #140]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a5f0:	609a      	str	r2, [r3, #8]
  }
#ifdef A_AXIS
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_a += st.steps[A_AXIS];
 800a5f2:	4b16      	ldr	r3, [pc, #88]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5f4:	68da      	ldr	r2, [r3, #12]
 800a5f6:	4b15      	ldr	r3, [pc, #84]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fa:	18d2      	adds	r2, r2, r3
 800a5fc:	4b13      	ldr	r3, [pc, #76]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a5fe:	60da      	str	r2, [r3, #12]
  #else
    st.counter_a += st.exec_block->steps[A_AXIS];
  #endif
  if (st.counter_a > st.exec_block->step_event_count) {
 800a600:	4b12      	ldr	r3, [pc, #72]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a602:	68da      	ldr	r2, [r3, #12]
 800a604:	4b11      	ldr	r3, [pc, #68]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d944      	bls.n	800a698 <TIM2_IRQHandler+0x3d4>
    st.counter_a -= st.exec_block->step_event_count;
 800a60e:	4b0f      	ldr	r3, [pc, #60]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a610:	68da      	ldr	r2, [r3, #12]
 800a612:	4b0e      	ldr	r3, [pc, #56]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a616:	691b      	ldr	r3, [r3, #16]
 800a618:	1ad2      	subs	r2, r2, r3
 800a61a:	4b0c      	ldr	r3, [pc, #48]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a61c:	60da      	str	r2, [r3, #12]
    if (st.exec_block->direction_bits & (0x1)) {
 800a61e:	4b0b      	ldr	r3, [pc, #44]	; (800a64c <TIM2_IRQHandler+0x388>)
 800a620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a622:	7d1b      	ldrb	r3, [r3, #20]
 800a624:	001a      	movs	r2, r3
 800a626:	2301      	movs	r3, #1
 800a628:	4013      	ands	r3, r2
 800a62a:	d029      	beq.n	800a680 <TIM2_IRQHandler+0x3bc>
    	sys_position[A_AXIS]--;
 800a62c:	4b13      	ldr	r3, [pc, #76]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a62e:	68db      	ldr	r3, [r3, #12]
 800a630:	1e5a      	subs	r2, r3, #1
 800a632:	4b12      	ldr	r3, [pc, #72]	; (800a67c <TIM2_IRQHandler+0x3b8>)
 800a634:	60da      	str	r2, [r3, #12]
    	lookUpIndex = (lookUpIndex - 1) & 0x7;
 800a636:	4b09      	ldr	r3, [pc, #36]	; (800a65c <TIM2_IRQHandler+0x398>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	3b01      	subs	r3, #1
 800a63c:	2207      	movs	r2, #7
 800a63e:	401a      	ands	r2, r3
 800a640:	4b06      	ldr	r3, [pc, #24]	; (800a65c <TIM2_IRQHandler+0x398>)
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	e028      	b.n	800a698 <TIM2_IRQHandler+0x3d4>
 800a646:	46c0      	nop			; (mov r8, r8)
 800a648:	20000580 	.word	0x20000580
 800a64c:	20000544 	.word	0x20000544
 800a650:	40000400 	.word	0x40000400
 800a654:	48000800 	.word	0x48000800
 800a658:	ffffc3ff 	.word	0xffffc3ff
 800a65c:	20000498 	.word	0x20000498
 800a660:	0800df84 	.word	0x0800df84
 800a664:	20000579 	.word	0x20000579
 800a668:	20000578 	.word	0x20000578
 800a66c:	20000514 	.word	0x20000514
 800a670:	2000049c 	.word	0x2000049c
 800a674:	2000057e 	.word	0x2000057e
 800a678:	20000bca 	.word	0x20000bca
 800a67c:	20000bdc 	.word	0x20000bdc
    }
    else {
    	sys_position[A_AXIS]++;
 800a680:	4b24      	ldr	r3, [pc, #144]	; (800a714 <TIM2_IRQHandler+0x450>)
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	4b23      	ldr	r3, [pc, #140]	; (800a714 <TIM2_IRQHandler+0x450>)
 800a688:	60da      	str	r2, [r3, #12]
    	lookUpIndex = (lookUpIndex + 1) & 0x7;
 800a68a:	4b23      	ldr	r3, [pc, #140]	; (800a718 <TIM2_IRQHandler+0x454>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	3301      	adds	r3, #1
 800a690:	2207      	movs	r2, #7
 800a692:	401a      	ands	r2, r3
 800a694:	4b20      	ldr	r3, [pc, #128]	; (800a718 <TIM2_IRQHandler+0x454>)
 800a696:	601a      	str	r2, [r3, #0]
    }
  }
#endif

  // During a homing cycle, lock out and prevent desired axes from moving.
  if (sys.state == STATE_HOMING) { st.step_outbits &= sys.homing_axis_lock; }
 800a698:	4b20      	ldr	r3, [pc, #128]	; (800a71c <TIM2_IRQHandler+0x458>)
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	2b04      	cmp	r3, #4
 800a69e:	d108      	bne.n	800a6b2 <TIM2_IRQHandler+0x3ee>
 800a6a0:	4b1f      	ldr	r3, [pc, #124]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6a2:	8a5b      	ldrh	r3, [r3, #18]
 800a6a4:	4a1d      	ldr	r2, [pc, #116]	; (800a71c <TIM2_IRQHandler+0x458>)
 800a6a6:	7992      	ldrb	r2, [r2, #6]
 800a6a8:	b292      	uxth	r2, r2
 800a6aa:	4013      	ands	r3, r2
 800a6ac:	b29a      	uxth	r2, r3
 800a6ae:	4b1c      	ldr	r3, [pc, #112]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6b0:	825a      	strh	r2, [r3, #18]

  st.step_count--; // Decrement step events count
 800a6b2:	4b1b      	ldr	r3, [pc, #108]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a6b6:	3b01      	subs	r3, #1
 800a6b8:	b29a      	uxth	r2, r3
 800a6ba:	4b19      	ldr	r3, [pc, #100]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6bc:	851a      	strh	r2, [r3, #40]	; 0x28
  if (st.step_count == 0) {
 800a6be:	4b18      	ldr	r3, [pc, #96]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d113      	bne.n	800a6ee <TIM2_IRQHandler+0x42a>
    // Segment is complete. Discard current segment and advance segment indexing.
    st.exec_segment = NULL;
 800a6c6:	4b16      	ldr	r3, [pc, #88]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	631a      	str	r2, [r3, #48]	; 0x30
#ifndef WIN32
	uint8_t segment_tail_next = segment_buffer_tail + 1;
 800a6cc:	4b15      	ldr	r3, [pc, #84]	; (800a724 <TIM2_IRQHandler+0x460>)
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	b2da      	uxtb	r2, r3
 800a6d2:	1dfb      	adds	r3, r7, #7
 800a6d4:	3201      	adds	r2, #1
 800a6d6:	701a      	strb	r2, [r3, #0]
	if (segment_tail_next == SEGMENT_BUFFER_SIZE)
 800a6d8:	1dfb      	adds	r3, r7, #7
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	2b06      	cmp	r3, #6
 800a6de:	d102      	bne.n	800a6e6 <TIM2_IRQHandler+0x422>
		segment_tail_next = 0;
 800a6e0:	1dfb      	adds	r3, r7, #7
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	701a      	strb	r2, [r3, #0]
	segment_buffer_tail = segment_tail_next;
 800a6e6:	4b0f      	ldr	r3, [pc, #60]	; (800a724 <TIM2_IRQHandler+0x460>)
 800a6e8:	1dfa      	adds	r2, r7, #7
 800a6ea:	7812      	ldrb	r2, [r2, #0]
 800a6ec:	701a      	strb	r2, [r3, #0]
		segment_buffer_tail = 0; 
	}
#endif
  }

  st.step_outbits ^= step_port_invert_mask;  // Apply step port invert mask
 800a6ee:	4b0c      	ldr	r3, [pc, #48]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6f0:	8a5a      	ldrh	r2, [r3, #18]
 800a6f2:	4b0d      	ldr	r3, [pc, #52]	; (800a728 <TIM2_IRQHandler+0x464>)
 800a6f4:	881b      	ldrh	r3, [r3, #0]
 800a6f6:	4053      	eors	r3, r2
 800a6f8:	b29a      	uxth	r2, r3
 800a6fa:	4b09      	ldr	r3, [pc, #36]	; (800a720 <TIM2_IRQHandler+0x45c>)
 800a6fc:	825a      	strh	r2, [r3, #18]
  busy = false;
 800a6fe:	4b0b      	ldr	r3, [pc, #44]	; (800a72c <TIM2_IRQHandler+0x468>)
 800a700:	2200      	movs	r2, #0
 800a702:	701a      	strb	r2, [r3, #0]
 800a704:	e002      	b.n	800a70c <TIM2_IRQHandler+0x448>
		return;
 800a706:	46c0      	nop			; (mov r8, r8)
 800a708:	e000      	b.n	800a70c <TIM2_IRQHandler+0x448>
  if (busy) { return; } // The busy-flag is used to avoid reentering this interrupt
 800a70a:	46c0      	nop			; (mov r8, r8)
}
 800a70c:	46bd      	mov	sp, r7
 800a70e:	b002      	add	sp, #8
 800a710:	bd80      	pop	{r7, pc}
 800a712:	46c0      	nop			; (mov r8, r8)
 800a714:	20000bdc 	.word	0x20000bdc
 800a718:	20000498 	.word	0x20000498
 800a71c:	20000bb4 	.word	0x20000bb4
 800a720:	20000544 	.word	0x20000544
 800a724:	20000578 	.word	0x20000578
 800a728:	2000057c 	.word	0x2000057c
 800a72c:	20000580 	.word	0x20000580

0800a730 <TIM3_IRQHandler>:
ISR(TIMER0_OVF_vect)
#endif
#ifdef WIN32
void Timer0Proc()
#endif
{
 800a730:	b580      	push	{r7, lr}
 800a732:	af00      	add	r7, sp, #0
		NVIC_DisableIRQ(TIM3_IRQn);
		GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
	}
#endif
#ifdef STM32F0DISCOVERY
	if ((TIM3->SR & 0x0001) != 0)                  // check interrupt source
 800a734:	4b18      	ldr	r3, [pc, #96]	; (800a798 <TIM3_IRQHandler+0x68>)
 800a736:	8a1b      	ldrh	r3, [r3, #16]
 800a738:	b29b      	uxth	r3, r3
 800a73a:	001a      	movs	r2, r3
 800a73c:	2301      	movs	r3, #1
 800a73e:	4013      	ands	r3, r2
 800a740:	d026      	beq.n	800a790 <TIM3_IRQHandler+0x60>
	{
		TIM3->SR &= ~(1<<0);                          // clear UIF flag
 800a742:	4a15      	ldr	r2, [pc, #84]	; (800a798 <TIM3_IRQHandler+0x68>)
 800a744:	4b14      	ldr	r3, [pc, #80]	; (800a798 <TIM3_IRQHandler+0x68>)
 800a746:	8a1b      	ldrh	r3, [r3, #16]
 800a748:	b29b      	uxth	r3, r3
 800a74a:	2101      	movs	r1, #1
 800a74c:	438b      	bics	r3, r1
 800a74e:	b29b      	uxth	r3, r3
 800a750:	8213      	strh	r3, [r2, #16]
		TIM3->CNT = 0;
 800a752:	4b11      	ldr	r3, [pc, #68]	; (800a798 <TIM3_IRQHandler+0x68>)
 800a754:	2200      	movs	r2, #0
 800a756:	625a      	str	r2, [r3, #36]	; 0x24
		NVIC_DisableIRQ(TIM3_IRQn);
 800a758:	2010      	movs	r0, #16
 800a75a:	f7ff fcf9 	bl	800a150 <NVIC_DisableIRQ>
		GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 800a75e:	2390      	movs	r3, #144	; 0x90
 800a760:	05db      	lsls	r3, r3, #23
 800a762:	0018      	movs	r0, r3
 800a764:	f7f8 f9e4 	bl	8002b30 <GPIO_ReadOutputData>
 800a768:	0003      	movs	r3, r0
 800a76a:	b21b      	sxth	r3, r3
 800a76c:	220e      	movs	r2, #14
 800a76e:	4393      	bics	r3, r2
 800a770:	b21a      	sxth	r2, r3
 800a772:	4b0a      	ldr	r3, [pc, #40]	; (800a79c <TIM3_IRQHandler+0x6c>)
 800a774:	881b      	ldrh	r3, [r3, #0]
 800a776:	b21b      	sxth	r3, r3
 800a778:	210e      	movs	r1, #14
 800a77a:	400b      	ands	r3, r1
 800a77c:	b21b      	sxth	r3, r3
 800a77e:	4313      	orrs	r3, r2
 800a780:	b21b      	sxth	r3, r3
 800a782:	b29a      	uxth	r2, r3
 800a784:	2390      	movs	r3, #144	; 0x90
 800a786:	05db      	lsls	r3, r3, #23
 800a788:	0011      	movs	r1, r2
 800a78a:	0018      	movs	r0, r3
 800a78c:	f7f8 fa16 	bl	8002bbc <GPIO_Write>
  TCCR0B = 0; // Disable Timer0 to prevent re-entering this interrupt when it's not needed.
#endif
#ifdef WIN32
  nTimer0Out = 0;
#endif
}
 800a790:	46c0      	nop			; (mov r8, r8)
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	46c0      	nop			; (mov r8, r8)
 800a798:	40000400 	.word	0x40000400
 800a79c:	2000057c 	.word	0x2000057c

0800a7a0 <st_generate_step_dir_invert_masks>:
#endif


// Generates the step and direction port invert masks used in the Stepper Interrupt Driver.
void st_generate_step_dir_invert_masks()
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b082      	sub	sp, #8
 800a7a4:	af00      	add	r7, sp, #0
  uint8_t idx;
  step_port_invert_mask = 0;
 800a7a6:	4b21      	ldr	r3, [pc, #132]	; (800a82c <st_generate_step_dir_invert_masks+0x8c>)
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	801a      	strh	r2, [r3, #0]
  dir_port_invert_mask = 0;
 800a7ac:	4b20      	ldr	r3, [pc, #128]	; (800a830 <st_generate_step_dir_invert_masks+0x90>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	801a      	strh	r2, [r3, #0]
  for (idx=0; idx<N_AXIS; idx++) {
 800a7b2:	1dfb      	adds	r3, r7, #7
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	701a      	strb	r2, [r3, #0]
 800a7b8:	e030      	b.n	800a81c <st_generate_step_dir_invert_masks+0x7c>
    if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 800a7ba:	4b1e      	ldr	r3, [pc, #120]	; (800a834 <st_generate_step_dir_invert_masks+0x94>)
 800a7bc:	2241      	movs	r2, #65	; 0x41
 800a7be:	5c9b      	ldrb	r3, [r3, r2]
 800a7c0:	001a      	movs	r2, r3
 800a7c2:	1dfb      	adds	r3, r7, #7
 800a7c4:	781b      	ldrb	r3, [r3, #0]
 800a7c6:	411a      	asrs	r2, r3
 800a7c8:	0013      	movs	r3, r2
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	4013      	ands	r3, r2
 800a7ce:	d00a      	beq.n	800a7e6 <st_generate_step_dir_invert_masks+0x46>
 800a7d0:	1dfb      	adds	r3, r7, #7
 800a7d2:	781a      	ldrb	r2, [r3, #0]
 800a7d4:	4b18      	ldr	r3, [pc, #96]	; (800a838 <st_generate_step_dir_invert_masks+0x98>)
 800a7d6:	0052      	lsls	r2, r2, #1
 800a7d8:	5ad2      	ldrh	r2, [r2, r3]
 800a7da:	4b14      	ldr	r3, [pc, #80]	; (800a82c <st_generate_step_dir_invert_masks+0x8c>)
 800a7dc:	881b      	ldrh	r3, [r3, #0]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	b29a      	uxth	r2, r3
 800a7e2:	4b12      	ldr	r3, [pc, #72]	; (800a82c <st_generate_step_dir_invert_masks+0x8c>)
 800a7e4:	801a      	strh	r2, [r3, #0]
    if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 800a7e6:	4b13      	ldr	r3, [pc, #76]	; (800a834 <st_generate_step_dir_invert_masks+0x94>)
 800a7e8:	2242      	movs	r2, #66	; 0x42
 800a7ea:	5c9b      	ldrb	r3, [r3, r2]
 800a7ec:	001a      	movs	r2, r3
 800a7ee:	1dfb      	adds	r3, r7, #7
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	411a      	asrs	r2, r3
 800a7f4:	0013      	movs	r3, r2
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	4013      	ands	r3, r2
 800a7fa:	d00a      	beq.n	800a812 <st_generate_step_dir_invert_masks+0x72>
 800a7fc:	1dfb      	adds	r3, r7, #7
 800a7fe:	781a      	ldrb	r2, [r3, #0]
 800a800:	4b0e      	ldr	r3, [pc, #56]	; (800a83c <st_generate_step_dir_invert_masks+0x9c>)
 800a802:	0052      	lsls	r2, r2, #1
 800a804:	5ad2      	ldrh	r2, [r2, r3]
 800a806:	4b0a      	ldr	r3, [pc, #40]	; (800a830 <st_generate_step_dir_invert_masks+0x90>)
 800a808:	881b      	ldrh	r3, [r3, #0]
 800a80a:	4313      	orrs	r3, r2
 800a80c:	b29a      	uxth	r2, r3
 800a80e:	4b08      	ldr	r3, [pc, #32]	; (800a830 <st_generate_step_dir_invert_masks+0x90>)
 800a810:	801a      	strh	r2, [r3, #0]
  for (idx=0; idx<N_AXIS; idx++) {
 800a812:	1dfb      	adds	r3, r7, #7
 800a814:	781a      	ldrb	r2, [r3, #0]
 800a816:	1dfb      	adds	r3, r7, #7
 800a818:	3201      	adds	r2, #1
 800a81a:	701a      	strb	r2, [r3, #0]
 800a81c:	1dfb      	adds	r3, r7, #7
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	2b03      	cmp	r3, #3
 800a822:	d9ca      	bls.n	800a7ba <st_generate_step_dir_invert_masks+0x1a>
  }
}
 800a824:	46c0      	nop			; (mov r8, r8)
 800a826:	46bd      	mov	sp, r7
 800a828:	b002      	add	sp, #8
 800a82a:	bd80      	pop	{r7, pc}
 800a82c:	2000057c 	.word	0x2000057c
 800a830:	2000057e 	.word	0x2000057e
 800a834:	20000b44 	.word	0x20000b44
 800a838:	0800df6c 	.word	0x0800df6c
 800a83c:	0800df74 	.word	0x0800df74

0800a840 <st_reset>:


// Reset and clear stepper subsystem variables
void st_reset()
{
 800a840:	b580      	push	{r7, lr}
 800a842:	af00      	add	r7, sp, #0
  // Initialize stepper driver idle state.
  st_go_idle();
 800a844:	f7ff fcf0 	bl	800a228 <st_go_idle>

  // Initialize stepper algorithm variables.
  memset(&prep, 0, sizeof(st_prep_t));
 800a848:	4b2c      	ldr	r3, [pc, #176]	; (800a8fc <st_reset+0xbc>)
 800a84a:	2238      	movs	r2, #56	; 0x38
 800a84c:	2100      	movs	r1, #0
 800a84e:	0018      	movs	r0, r3
 800a850:	f001 feb8 	bl	800c5c4 <memset>
  memset(&st, 0, sizeof(stepper_t));
 800a854:	4b2a      	ldr	r3, [pc, #168]	; (800a900 <st_reset+0xc0>)
 800a856:	2234      	movs	r2, #52	; 0x34
 800a858:	2100      	movs	r1, #0
 800a85a:	0018      	movs	r0, r3
 800a85c:	f001 feb2 	bl	800c5c4 <memset>
  st.exec_segment = NULL;
 800a860:	4b27      	ldr	r3, [pc, #156]	; (800a900 <st_reset+0xc0>)
 800a862:	2200      	movs	r2, #0
 800a864:	631a      	str	r2, [r3, #48]	; 0x30
  pl_block = NULL;  // Planner block pointer used by segment buffer
 800a866:	4b27      	ldr	r3, [pc, #156]	; (800a904 <st_reset+0xc4>)
 800a868:	2200      	movs	r2, #0
 800a86a:	601a      	str	r2, [r3, #0]
  segment_buffer_tail = 0;
 800a86c:	4b26      	ldr	r3, [pc, #152]	; (800a908 <st_reset+0xc8>)
 800a86e:	2200      	movs	r2, #0
 800a870:	701a      	strb	r2, [r3, #0]
  segment_buffer_head = 0; // empty = tail
 800a872:	4b26      	ldr	r3, [pc, #152]	; (800a90c <st_reset+0xcc>)
 800a874:	2200      	movs	r2, #0
 800a876:	701a      	strb	r2, [r3, #0]
  segment_next_head = 1;
 800a878:	4b25      	ldr	r3, [pc, #148]	; (800a910 <st_reset+0xd0>)
 800a87a:	2201      	movs	r2, #1
 800a87c:	701a      	strb	r2, [r3, #0]
  busy = false;
 800a87e:	4b25      	ldr	r3, [pc, #148]	; (800a914 <st_reset+0xd4>)
 800a880:	2200      	movs	r2, #0
 800a882:	701a      	strb	r2, [r3, #0]

  st_generate_step_dir_invert_masks();
 800a884:	f7ff ff8c 	bl	800a7a0 <st_generate_step_dir_invert_masks>
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 800a888:	4b23      	ldr	r3, [pc, #140]	; (800a918 <st_reset+0xd8>)
 800a88a:	881a      	ldrh	r2, [r3, #0]
 800a88c:	4b1c      	ldr	r3, [pc, #112]	; (800a900 <st_reset+0xc0>)
 800a88e:	829a      	strh	r2, [r3, #20]
#ifdef STM32F103C8
  GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (dir_port_invert_mask & DIRECTION_MASK));
#endif
#ifdef STM32F0DISCOVERY
  GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 800a890:	2390      	movs	r3, #144	; 0x90
 800a892:	05db      	lsls	r3, r3, #23
 800a894:	0018      	movs	r0, r3
 800a896:	f7f8 f94b 	bl	8002b30 <GPIO_ReadOutputData>
 800a89a:	0003      	movs	r3, r0
 800a89c:	b21b      	sxth	r3, r3
 800a89e:	220e      	movs	r2, #14
 800a8a0:	4393      	bics	r3, r2
 800a8a2:	b21a      	sxth	r2, r3
 800a8a4:	4b1d      	ldr	r3, [pc, #116]	; (800a91c <st_reset+0xdc>)
 800a8a6:	881b      	ldrh	r3, [r3, #0]
 800a8a8:	b21b      	sxth	r3, r3
 800a8aa:	210e      	movs	r1, #14
 800a8ac:	400b      	ands	r3, r1
 800a8ae:	b21b      	sxth	r3, r3
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	b21b      	sxth	r3, r3
 800a8b4:	b29a      	uxth	r2, r3
 800a8b6:	2390      	movs	r3, #144	; 0x90
 800a8b8:	05db      	lsls	r3, r3, #23
 800a8ba:	0011      	movs	r1, r2
 800a8bc:	0018      	movs	r0, r3
 800a8be:	f7f8 f97d 	bl	8002bbc <GPIO_Write>
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (dir_port_invert_mask & DIRECTION_MASK));
 800a8c2:	2390      	movs	r3, #144	; 0x90
 800a8c4:	05db      	lsls	r3, r3, #23
 800a8c6:	0018      	movs	r0, r3
 800a8c8:	f7f8 f932 	bl	8002b30 <GPIO_ReadOutputData>
 800a8cc:	0003      	movs	r3, r0
 800a8ce:	b21b      	sxth	r3, r3
 800a8d0:	2270      	movs	r2, #112	; 0x70
 800a8d2:	4393      	bics	r3, r2
 800a8d4:	b21a      	sxth	r2, r3
 800a8d6:	4b10      	ldr	r3, [pc, #64]	; (800a918 <st_reset+0xd8>)
 800a8d8:	881b      	ldrh	r3, [r3, #0]
 800a8da:	b21b      	sxth	r3, r3
 800a8dc:	2170      	movs	r1, #112	; 0x70
 800a8de:	400b      	ands	r3, r1
 800a8e0:	b21b      	sxth	r3, r3
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	b21b      	sxth	r3, r3
 800a8e6:	b29a      	uxth	r2, r3
 800a8e8:	2390      	movs	r3, #144	; 0x90
 800a8ea:	05db      	lsls	r3, r3, #23
 800a8ec:	0011      	movs	r1, r2
 800a8ee:	0018      	movs	r0, r3
 800a8f0:	f7f8 f964 	bl	8002bbc <GPIO_Write>
#endif
}
 800a8f4:	46c0      	nop			; (mov r8, r8)
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	46c0      	nop			; (mov r8, r8)
 800a8fc:	2000058c 	.word	0x2000058c
 800a900:	20000544 	.word	0x20000544
 800a904:	20000584 	.word	0x20000584
 800a908:	20000578 	.word	0x20000578
 800a90c:	20000579 	.word	0x20000579
 800a910:	2000057a 	.word	0x2000057a
 800a914:	20000580 	.word	0x20000580
 800a918:	2000057e 	.word	0x2000057e
 800a91c:	2000057c 	.word	0x2000057c

0800a920 <stepper_init>:

#endif

// Initialize and start the stepper motor subsystem
void stepper_init()
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
	NVIC_DisableIRQ(TIM3_IRQn);
	NVIC_DisableIRQ(TIM2_IRQn);
#endif
#ifdef STM32F0DISCOVERY
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_STEPPERS_DISABLE_PORT, ENABLE);
 800a926:	2380      	movs	r3, #128	; 0x80
 800a928:	029b      	lsls	r3, r3, #10
 800a92a:	2101      	movs	r1, #1
 800a92c:	0018      	movs	r0, r3
 800a92e:	f7f8 fb89 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800a932:	003b      	movs	r3, r7
 800a934:	2203      	movs	r2, #3
 800a936:	715a      	strb	r2, [r3, #5]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800a938:	003b      	movs	r3, r7
 800a93a:	2201      	movs	r2, #1
 800a93c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800a93e:	003b      	movs	r3, r7
 800a940:	2200      	movs	r2, #0
 800a942:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_Pin = STEPPERS_DISABLE_MASK;
 800a944:	003b      	movs	r3, r7
 800a946:	2280      	movs	r2, #128	; 0x80
 800a948:	601a      	str	r2, [r3, #0]
	GPIO_Init(STEPPERS_DISABLE_PORT, &GPIO_InitStructure);
 800a94a:	003a      	movs	r2, r7
 800a94c:	2390      	movs	r3, #144	; 0x90
 800a94e:	05db      	lsls	r3, r3, #23
 800a950:	0011      	movs	r1, r2
 800a952:	0018      	movs	r0, r3
 800a954:	f7f8 f84e 	bl	80029f4 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_STEP_PORT, ENABLE);
 800a958:	2380      	movs	r3, #128	; 0x80
 800a95a:	029b      	lsls	r3, r3, #10
 800a95c:	2101      	movs	r1, #1
 800a95e:	0018      	movs	r0, r3
 800a960:	f7f8 fb70 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = STEP_MASK;
 800a964:	003b      	movs	r3, r7
 800a966:	220e      	movs	r2, #14
 800a968:	601a      	str	r2, [r3, #0]
	GPIO_Init(STEP_PORT, &GPIO_InitStructure);
 800a96a:	003a      	movs	r2, r7
 800a96c:	2390      	movs	r3, #144	; 0x90
 800a96e:	05db      	lsls	r3, r3, #23
 800a970:	0011      	movs	r1, r2
 800a972:	0018      	movs	r0, r3
 800a974:	f7f8 f83e 	bl	80029f4 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_DIRECTION_PORT, ENABLE);
 800a978:	2380      	movs	r3, #128	; 0x80
 800a97a:	029b      	lsls	r3, r3, #10
 800a97c:	2101      	movs	r1, #1
 800a97e:	0018      	movs	r0, r3
 800a980:	f7f8 fb60 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = DIRECTION_MASK;
 800a984:	003b      	movs	r3, r7
 800a986:	2270      	movs	r2, #112	; 0x70
 800a988:	601a      	str	r2, [r3, #0]
	GPIO_Init(DIRECTION_PORT, &GPIO_InitStructure);
 800a98a:	003a      	movs	r2, r7
 800a98c:	2390      	movs	r3, #144	; 0x90
 800a98e:	05db      	lsls	r3, r3, #23
 800a990:	0011      	movs	r1, r2
 800a992:	0018      	movs	r0, r3
 800a994:	f7f8 f82e 	bl	80029f4 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_STEP_PORT2, ENABLE);
 800a998:	2380      	movs	r3, #128	; 0x80
 800a99a:	031b      	lsls	r3, r3, #12
 800a99c:	2101      	movs	r1, #1
 800a99e:	0018      	movs	r0, r3
 800a9a0:	f7f8 fb50 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = STEP_MASK2;
 800a9a4:	003b      	movs	r3, r7
 800a9a6:	22f0      	movs	r2, #240	; 0xf0
 800a9a8:	0192      	lsls	r2, r2, #6
 800a9aa:	601a      	str	r2, [r3, #0]
	GPIO_Init(STEP_PORT2, &GPIO_InitStructure);
 800a9ac:	003b      	movs	r3, r7
 800a9ae:	4a14      	ldr	r2, [pc, #80]	; (800aa00 <stepper_init+0xe0>)
 800a9b0:	0019      	movs	r1, r3
 800a9b2:	0010      	movs	r0, r2
 800a9b4:	f7f8 f81e 	bl	80029f4 <GPIO_Init>

	RCC->APB1ENR |= RCC_APB1Periph_TIM2;
 800a9b8:	4b12      	ldr	r3, [pc, #72]	; (800aa04 <stepper_init+0xe4>)
 800a9ba:	4a12      	ldr	r2, [pc, #72]	; (800aa04 <stepper_init+0xe4>)
 800a9bc:	69d2      	ldr	r2, [r2, #28]
 800a9be:	2101      	movs	r1, #1
 800a9c0:	430a      	orrs	r2, r1
 800a9c2:	61da      	str	r2, [r3, #28]
	TIM_Configuration(TIM2, 1, 1, 1);
 800a9c4:	2380      	movs	r3, #128	; 0x80
 800a9c6:	05d8      	lsls	r0, r3, #23
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	2101      	movs	r1, #1
 800a9ce:	f000 fe23 	bl	800b618 <TIM_Configuration>
	RCC->APB1ENR |= RCC_APB1Periph_TIM3;
 800a9d2:	4b0c      	ldr	r3, [pc, #48]	; (800aa04 <stepper_init+0xe4>)
 800a9d4:	4a0b      	ldr	r2, [pc, #44]	; (800aa04 <stepper_init+0xe4>)
 800a9d6:	69d2      	ldr	r2, [r2, #28]
 800a9d8:	2102      	movs	r1, #2
 800a9da:	430a      	orrs	r2, r1
 800a9dc:	61da      	str	r2, [r3, #28]
	TIM_Configuration(TIM3, 1, 1, 1);
 800a9de:	480a      	ldr	r0, [pc, #40]	; (800aa08 <stepper_init+0xe8>)
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	2101      	movs	r1, #1
 800a9e6:	f000 fe17 	bl	800b618 <TIM_Configuration>
	NVIC_DisableIRQ(TIM3_IRQn);
 800a9ea:	2010      	movs	r0, #16
 800a9ec:	f7ff fbb0 	bl	800a150 <NVIC_DisableIRQ>
	NVIC_DisableIRQ(TIM2_IRQn);
 800a9f0:	200f      	movs	r0, #15
 800a9f2:	f7ff fbad 	bl	800a150 <NVIC_DisableIRQ>
	QueryPerformanceFrequency(&Win32Frequency);

	_beginthread(Timer1Thread, 0, NULL);
	_beginthread(Timer0Thread, 0, NULL);
#endif
}
 800a9f6:	46c0      	nop			; (mov r8, r8)
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	b002      	add	sp, #8
 800a9fc:	bd80      	pop	{r7, pc}
 800a9fe:	46c0      	nop			; (mov r8, r8)
 800aa00:	48000800 	.word	0x48000800
 800aa04:	40021000 	.word	0x40021000
 800aa08:	40000400 	.word	0x40000400

0800aa0c <st_update_plan_block_parameters>:


// Called by planner_recalculate() when the executing block is updated by the new plan.
void st_update_plan_block_parameters()
{
 800aa0c:	b5b0      	push	{r4, r5, r7, lr}
 800aa0e:	af00      	add	r7, sp, #0
  if (pl_block != NULL) { // Ignore if at start of a new block.
 800aa10:	4b0e      	ldr	r3, [pc, #56]	; (800aa4c <st_update_plan_block_parameters+0x40>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d015      	beq.n	800aa44 <st_update_plan_block_parameters+0x38>
    prep.recalculate_flag |= PREP_FLAG_RECALCULATE;
 800aa18:	4b0d      	ldr	r3, [pc, #52]	; (800aa50 <st_update_plan_block_parameters+0x44>)
 800aa1a:	785b      	ldrb	r3, [r3, #1]
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	b2da      	uxtb	r2, r3
 800aa22:	4b0b      	ldr	r3, [pc, #44]	; (800aa50 <st_update_plan_block_parameters+0x44>)
 800aa24:	705a      	strb	r2, [r3, #1]
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 800aa26:	4b09      	ldr	r3, [pc, #36]	; (800aa4c <st_update_plan_block_parameters+0x40>)
 800aa28:	681c      	ldr	r4, [r3, #0]
 800aa2a:	4b09      	ldr	r3, [pc, #36]	; (800aa50 <st_update_plan_block_parameters+0x44>)
 800aa2c:	69da      	ldr	r2, [r3, #28]
 800aa2e:	4b08      	ldr	r3, [pc, #32]	; (800aa50 <st_update_plan_block_parameters+0x44>)
 800aa30:	69db      	ldr	r3, [r3, #28]
 800aa32:	1c19      	adds	r1, r3, #0
 800aa34:	1c10      	adds	r0, r2, #0
 800aa36:	f7f6 f82d 	bl	8000a94 <__aeabi_fmul>
 800aa3a:	1c03      	adds	r3, r0, #0
 800aa3c:	61a3      	str	r3, [r4, #24]
    pl_block = NULL; // Flag st_prep_segment() to load and check active velocity profile.
 800aa3e:	4b03      	ldr	r3, [pc, #12]	; (800aa4c <st_update_plan_block_parameters+0x40>)
 800aa40:	2200      	movs	r2, #0
 800aa42:	601a      	str	r2, [r3, #0]
  }
}
 800aa44:	46c0      	nop			; (mov r8, r8)
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bdb0      	pop	{r4, r5, r7, pc}
 800aa4a:	46c0      	nop			; (mov r8, r8)
 800aa4c:	20000584 	.word	0x20000584
 800aa50:	2000058c 	.word	0x2000058c

0800aa54 <st_next_block_index>:


// Increments the step segment buffer block data ring buffer.
static uint8_t st_next_block_index(uint8_t block_index)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	0002      	movs	r2, r0
 800aa5c:	1dfb      	adds	r3, r7, #7
 800aa5e:	701a      	strb	r2, [r3, #0]
  block_index++;
 800aa60:	1dfb      	adds	r3, r7, #7
 800aa62:	781a      	ldrb	r2, [r3, #0]
 800aa64:	1dfb      	adds	r3, r7, #7
 800aa66:	3201      	adds	r2, #1
 800aa68:	701a      	strb	r2, [r3, #0]
  if ( block_index == (SEGMENT_BUFFER_SIZE-1) ) { return(0); }
 800aa6a:	1dfb      	adds	r3, r7, #7
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	2b05      	cmp	r3, #5
 800aa70:	d101      	bne.n	800aa76 <st_next_block_index+0x22>
 800aa72:	2300      	movs	r3, #0
 800aa74:	e001      	b.n	800aa7a <st_next_block_index+0x26>
  return(block_index);
 800aa76:	1dfb      	adds	r3, r7, #7
 800aa78:	781b      	ldrb	r3, [r3, #0]
}
 800aa7a:	0018      	movs	r0, r3
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	b002      	add	sp, #8
 800aa80:	bd80      	pop	{r7, pc}
	...

0800aa84 <st_prep_buffer>:
   longer than the time it takes the stepper algorithm to empty it before refilling it.
   Currently, the segment buffer conservatively holds roughly up to 40-50 msec of steps.
   NOTE: Computation units are in steps, millimeters, and minutes.
*/
void st_prep_buffer()
{
 800aa84:	b590      	push	{r4, r7, lr}
 800aa86:	b097      	sub	sp, #92	; 0x5c
 800aa88:	af00      	add	r7, sp, #0
  // Block step prep buffer, while in a suspend state and there is no suspend motion to execute.
  if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 800aa8a:	4ba5      	ldr	r3, [pc, #660]	; (800ad20 <st_prep_buffer+0x29c>)
 800aa8c:	791b      	ldrb	r3, [r3, #4]
 800aa8e:	001a      	movs	r2, r3
 800aa90:	2301      	movs	r3, #1
 800aa92:	4013      	ands	r3, r2
 800aa94:	d001      	beq.n	800aa9a <st_prep_buffer+0x16>
 800aa96:	f000 fd90 	bl	800b5ba <st_prep_buffer+0xb36>

  while (segment_buffer_tail != segment_next_head) { // Check if we need to fill the buffer.
 800aa9a:	f000 fd84 	bl	800b5a6 <st_prep_buffer+0xb22>

    // Determine if we need to load a new planner block or if the block needs to be recomputed.
    if (pl_block == NULL) {
 800aa9e:	4ba1      	ldr	r3, [pc, #644]	; (800ad24 <st_prep_buffer+0x2a0>)
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d000      	beq.n	800aaa8 <st_prep_buffer+0x24>
 800aaa6:	e261      	b.n	800af6c <st_prep_buffer+0x4e8>

      // Query planner for a queued block
      if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) { pl_block = plan_get_system_motion_block(); }
 800aaa8:	4b9d      	ldr	r3, [pc, #628]	; (800ad20 <st_prep_buffer+0x29c>)
 800aaaa:	791b      	ldrb	r3, [r3, #4]
 800aaac:	001a      	movs	r2, r3
 800aaae:	2304      	movs	r3, #4
 800aab0:	4013      	ands	r3, r2
 800aab2:	d005      	beq.n	800aac0 <st_prep_buffer+0x3c>
 800aab4:	f7fc f91e 	bl	8006cf4 <plan_get_system_motion_block>
 800aab8:	0002      	movs	r2, r0
 800aaba:	4b9a      	ldr	r3, [pc, #616]	; (800ad24 <st_prep_buffer+0x2a0>)
 800aabc:	601a      	str	r2, [r3, #0]
 800aabe:	e004      	b.n	800aaca <st_prep_buffer+0x46>
      else { pl_block = plan_get_current_block(); }
 800aac0:	f7fc f92a 	bl	8006d18 <plan_get_current_block>
 800aac4:	0002      	movs	r2, r0
 800aac6:	4b97      	ldr	r3, [pc, #604]	; (800ad24 <st_prep_buffer+0x2a0>)
 800aac8:	601a      	str	r2, [r3, #0]
      if (pl_block == NULL) { return; } // No planner blocks. Exit.
 800aaca:	4b96      	ldr	r3, [pc, #600]	; (800ad24 <st_prep_buffer+0x2a0>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d101      	bne.n	800aad6 <st_prep_buffer+0x52>
 800aad2:	f000 fd74 	bl	800b5be <st_prep_buffer+0xb3a>

      // Check if we need to only recompute the velocity profile or load a new block.
      if (prep.recalculate_flag & PREP_FLAG_RECALCULATE) {
 800aad6:	4b94      	ldr	r3, [pc, #592]	; (800ad28 <st_prep_buffer+0x2a4>)
 800aad8:	785b      	ldrb	r3, [r3, #1]
 800aada:	001a      	movs	r2, r3
 800aadc:	2301      	movs	r3, #1
 800aade:	4013      	ands	r3, r2
 800aae0:	d003      	beq.n	800aaea <st_prep_buffer+0x66>

        #ifdef PARKING_ENABLE
          if (prep.recalculate_flag & PREP_FLAG_PARKING) { prep.recalculate_flag &= ~(PREP_FLAG_RECALCULATE); }
          else { prep.recalculate_flag = false; }
        #else
          prep.recalculate_flag = false;
 800aae2:	4b91      	ldr	r3, [pc, #580]	; (800ad28 <st_prep_buffer+0x2a4>)
 800aae4:	2200      	movs	r2, #0
 800aae6:	705a      	strb	r2, [r3, #1]
 800aae8:	e0b2      	b.n	800ac50 <st_prep_buffer+0x1cc>
        #endif

      } else {

        // Load the Bresenham stepping data for the block.
        prep.st_block_index = st_next_block_index(prep.st_block_index);
 800aaea:	4b8f      	ldr	r3, [pc, #572]	; (800ad28 <st_prep_buffer+0x2a4>)
 800aaec:	781b      	ldrb	r3, [r3, #0]
 800aaee:	0018      	movs	r0, r3
 800aaf0:	f7ff ffb0 	bl	800aa54 <st_next_block_index>
 800aaf4:	0003      	movs	r3, r0
 800aaf6:	001a      	movs	r2, r3
 800aaf8:	4b8b      	ldr	r3, [pc, #556]	; (800ad28 <st_prep_buffer+0x2a4>)
 800aafa:	701a      	strb	r2, [r3, #0]

        // Prepare and copy Bresenham algorithm segment data from the new planner block, so that
        // when the segment buffer completes the planner block, it may be discarded when the
        // segment buffer finishes the prepped block, but the stepper ISR is still executing it.
        st_prep_block = &st_block_buffer[prep.st_block_index];
 800aafc:	4b8a      	ldr	r3, [pc, #552]	; (800ad28 <st_prep_buffer+0x2a4>)
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	001a      	movs	r2, r3
 800ab02:	0013      	movs	r3, r2
 800ab04:	005b      	lsls	r3, r3, #1
 800ab06:	189b      	adds	r3, r3, r2
 800ab08:	00db      	lsls	r3, r3, #3
 800ab0a:	4a88      	ldr	r2, [pc, #544]	; (800ad2c <st_prep_buffer+0x2a8>)
 800ab0c:	189a      	adds	r2, r3, r2
 800ab0e:	4b88      	ldr	r3, [pc, #544]	; (800ad30 <st_prep_buffer+0x2ac>)
 800ab10:	601a      	str	r2, [r3, #0]
        st_prep_block->direction_bits = pl_block->direction_bits;
 800ab12:	4b87      	ldr	r3, [pc, #540]	; (800ad30 <st_prep_buffer+0x2ac>)
 800ab14:	681a      	ldr	r2, [r3, #0]
 800ab16:	4b83      	ldr	r3, [pc, #524]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	7d1b      	ldrb	r3, [r3, #20]
 800ab1c:	7513      	strb	r3, [r2, #20]
          st_prep_block->step_event_count = (pl_block->step_event_count << 1);
        #else
          // With AMASS enabled, simply bit-shift multiply all Bresenham data by the max AMASS
          // level, such that we never divide beyond the original data anywhere in the algorithm.
          // If the original data is divided, we can lose a step from integer roundoff.
          for (idx=0; idx<N_AXIS; idx++) { st_prep_block->steps[idx] = pl_block->steps[idx] << MAX_AMASS_LEVEL; }
 800ab1e:	2357      	movs	r3, #87	; 0x57
 800ab20:	18fb      	adds	r3, r7, r3
 800ab22:	2200      	movs	r2, #0
 800ab24:	701a      	strb	r2, [r3, #0]
 800ab26:	e015      	b.n	800ab54 <st_prep_buffer+0xd0>
 800ab28:	4b81      	ldr	r3, [pc, #516]	; (800ad30 <st_prep_buffer+0x2ac>)
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	2357      	movs	r3, #87	; 0x57
 800ab2e:	18fb      	adds	r3, r7, r3
 800ab30:	7818      	ldrb	r0, [r3, #0]
 800ab32:	4b7c      	ldr	r3, [pc, #496]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	2157      	movs	r1, #87	; 0x57
 800ab38:	1879      	adds	r1, r7, r1
 800ab3a:	7809      	ldrb	r1, [r1, #0]
 800ab3c:	0089      	lsls	r1, r1, #2
 800ab3e:	58cb      	ldr	r3, [r1, r3]
 800ab40:	00d9      	lsls	r1, r3, #3
 800ab42:	0083      	lsls	r3, r0, #2
 800ab44:	5099      	str	r1, [r3, r2]
 800ab46:	2357      	movs	r3, #87	; 0x57
 800ab48:	18fb      	adds	r3, r7, r3
 800ab4a:	781a      	ldrb	r2, [r3, #0]
 800ab4c:	2357      	movs	r3, #87	; 0x57
 800ab4e:	18fb      	adds	r3, r7, r3
 800ab50:	3201      	adds	r2, #1
 800ab52:	701a      	strb	r2, [r3, #0]
 800ab54:	2357      	movs	r3, #87	; 0x57
 800ab56:	18fb      	adds	r3, r7, r3
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d9e4      	bls.n	800ab28 <st_prep_buffer+0xa4>
          st_prep_block->step_event_count = pl_block->step_event_count << MAX_AMASS_LEVEL;
 800ab5e:	4b74      	ldr	r3, [pc, #464]	; (800ad30 <st_prep_buffer+0x2ac>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a70      	ldr	r2, [pc, #448]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ab64:	6812      	ldr	r2, [r2, #0]
 800ab66:	6912      	ldr	r2, [r2, #16]
 800ab68:	00d2      	lsls	r2, r2, #3
 800ab6a:	611a      	str	r2, [r3, #16]
        #endif

        // Initialize segment buffer data for generating the segments.
        prep.steps_remaining = (float)pl_block->step_event_count;
 800ab6c:	4b6d      	ldr	r3, [pc, #436]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	691b      	ldr	r3, [r3, #16]
 800ab72:	0018      	movs	r0, r3
 800ab74:	f7f6 fad2 	bl	800111c <__aeabi_ui2f>
 800ab78:	1c02      	adds	r2, r0, #0
 800ab7a:	4b6b      	ldr	r3, [pc, #428]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ab7c:	609a      	str	r2, [r3, #8]
        prep.step_per_mm = prep.steps_remaining/pl_block->millimeters;
 800ab7e:	4b6a      	ldr	r3, [pc, #424]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ab80:	689a      	ldr	r2, [r3, #8]
 800ab82:	4b68      	ldr	r3, [pc, #416]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab88:	1c19      	adds	r1, r3, #0
 800ab8a:	1c10      	adds	r0, r2, #0
 800ab8c:	f7f5 fd92 	bl	80006b4 <__aeabi_fdiv>
 800ab90:	1c03      	adds	r3, r0, #0
 800ab92:	1c1a      	adds	r2, r3, #0
 800ab94:	4b64      	ldr	r3, [pc, #400]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ab96:	60da      	str	r2, [r3, #12]
        prep.req_mm_increment = REQ_MM_INCREMENT_SCALAR/prep.step_per_mm;
 800ab98:	4b63      	ldr	r3, [pc, #396]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	1c19      	adds	r1, r3, #0
 800ab9e:	4865      	ldr	r0, [pc, #404]	; (800ad34 <st_prep_buffer+0x2b0>)
 800aba0:	f7f5 fd88 	bl	80006b4 <__aeabi_fdiv>
 800aba4:	1c03      	adds	r3, r0, #0
 800aba6:	1c1a      	adds	r2, r3, #0
 800aba8:	4b5f      	ldr	r3, [pc, #380]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abaa:	611a      	str	r2, [r3, #16]
        prep.dt_remainder = 0.0f; // Reset for new segment block
 800abac:	4b5e      	ldr	r3, [pc, #376]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abae:	2200      	movs	r2, #0
 800abb0:	605a      	str	r2, [r3, #4]

        if ((sys.step_control & STEP_CONTROL_EXECUTE_HOLD) || (prep.recalculate_flag & PREP_FLAG_DECEL_OVERRIDE)) {
 800abb2:	4b5b      	ldr	r3, [pc, #364]	; (800ad20 <st_prep_buffer+0x29c>)
 800abb4:	791b      	ldrb	r3, [r3, #4]
 800abb6:	001a      	movs	r2, r3
 800abb8:	2302      	movs	r3, #2
 800abba:	4013      	ands	r3, r2
 800abbc:	d105      	bne.n	800abca <st_prep_buffer+0x146>
 800abbe:	4b5a      	ldr	r3, [pc, #360]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abc0:	785b      	ldrb	r3, [r3, #1]
 800abc2:	001a      	movs	r2, r3
 800abc4:	2308      	movs	r3, #8
 800abc6:	4013      	ands	r3, r2
 800abc8:	d017      	beq.n	800abfa <st_prep_buffer+0x176>
          // New block loaded mid-hold. Override planner block entry speed to enforce deceleration.
          prep.current_speed = prep.exit_speed;
 800abca:	4b57      	ldr	r3, [pc, #348]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800abce:	4b56      	ldr	r3, [pc, #344]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abd0:	61da      	str	r2, [r3, #28]
          pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 800abd2:	4b54      	ldr	r3, [pc, #336]	; (800ad24 <st_prep_buffer+0x2a0>)
 800abd4:	681c      	ldr	r4, [r3, #0]
 800abd6:	4b54      	ldr	r3, [pc, #336]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800abda:	4b53      	ldr	r3, [pc, #332]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abde:	1c19      	adds	r1, r3, #0
 800abe0:	1c10      	adds	r0, r2, #0
 800abe2:	f7f5 ff57 	bl	8000a94 <__aeabi_fmul>
 800abe6:	1c03      	adds	r3, r0, #0
 800abe8:	61a3      	str	r3, [r4, #24]
          prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 800abea:	4b4f      	ldr	r3, [pc, #316]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abec:	785b      	ldrb	r3, [r3, #1]
 800abee:	2208      	movs	r2, #8
 800abf0:	4393      	bics	r3, r2
 800abf2:	b2da      	uxtb	r2, r3
 800abf4:	4b4c      	ldr	r3, [pc, #304]	; (800ad28 <st_prep_buffer+0x2a4>)
 800abf6:	705a      	strb	r2, [r3, #1]
 800abf8:	e008      	b.n	800ac0c <st_prep_buffer+0x188>
        } else {
          prep.current_speed = sqrtf(pl_block->entry_speed_sqr);
 800abfa:	4b4a      	ldr	r3, [pc, #296]	; (800ad24 <st_prep_buffer+0x2a0>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	699b      	ldr	r3, [r3, #24]
 800ac00:	1c18      	adds	r0, r3, #0
 800ac02:	f001 fe77 	bl	800c8f4 <sqrtf>
 800ac06:	1c02      	adds	r2, r0, #0
 800ac08:	4b47      	ldr	r3, [pc, #284]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ac0a:	61da      	str	r2, [r3, #28]
        }
#ifdef VARIABLE_SPINDLE
        // Setup laser mode variables. PWM rate adjusted motions will always complete a motion with the
        // spindle off. 
        st_prep_block->is_pwm_rate_adjusted = false;
 800ac0c:	4b48      	ldr	r3, [pc, #288]	; (800ad30 <st_prep_buffer+0x2ac>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	2200      	movs	r2, #0
 800ac12:	755a      	strb	r2, [r3, #21]
        if (settings.flags & BITFLAG_LASER_MODE) {
 800ac14:	4b48      	ldr	r3, [pc, #288]	; (800ad38 <st_prep_buffer+0x2b4>)
 800ac16:	2258      	movs	r2, #88	; 0x58
 800ac18:	5c9b      	ldrb	r3, [r3, r2]
 800ac1a:	001a      	movs	r2, r3
 800ac1c:	2302      	movs	r3, #2
 800ac1e:	4013      	ands	r3, r2
 800ac20:	d016      	beq.n	800ac50 <st_prep_buffer+0x1cc>
          if (pl_block->condition & PL_COND_FLAG_SPINDLE_CCW) {
 800ac22:	4b40      	ldr	r3, [pc, #256]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	7d5b      	ldrb	r3, [r3, #21]
 800ac28:	001a      	movs	r2, r3
 800ac2a:	2320      	movs	r3, #32
 800ac2c:	4013      	ands	r3, r2
 800ac2e:	d00f      	beq.n	800ac50 <st_prep_buffer+0x1cc>
            // Pre-compute inverse programmed rate to speed up PWM updating per step segment.
            prep.inv_rate = 1.0 / pl_block->programmed_rate;
 800ac30:	4b3c      	ldr	r3, [pc, #240]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac36:	1c19      	adds	r1, r3, #0
 800ac38:	20fe      	movs	r0, #254	; 0xfe
 800ac3a:	0580      	lsls	r0, r0, #22
 800ac3c:	f7f5 fd3a 	bl	80006b4 <__aeabi_fdiv>
 800ac40:	1c03      	adds	r3, r0, #0
 800ac42:	1c1a      	adds	r2, r3, #0
 800ac44:	4b38      	ldr	r3, [pc, #224]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ac46:	631a      	str	r2, [r3, #48]	; 0x30
            st_prep_block->is_pwm_rate_adjusted = true;
 800ac48:	4b39      	ldr	r3, [pc, #228]	; (800ad30 <st_prep_buffer+0x2ac>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	2201      	movs	r2, #1
 800ac4e:	755a      	strb	r2, [r3, #21]
			 Compute the velocity profile of a new planner block based on its entry and exit
			 speeds, or recompute the profile of a partially-completed planner block if the
			 planner has updated it. For a commanded forced-deceleration, such as from a feed
			 hold, override the planner velocities and decelerate to the target exit speed.
			*/
			prep.mm_complete = 0.0f; // Default velocity profile complete at 0.0mm from end of block.
 800ac50:	4b35      	ldr	r3, [pc, #212]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ac52:	2200      	movs	r2, #0
 800ac54:	619a      	str	r2, [r3, #24]
			float inv_2_accel = 0.5f/pl_block->acceleration;
 800ac56:	4b33      	ldr	r3, [pc, #204]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	6a1b      	ldr	r3, [r3, #32]
 800ac5c:	1c19      	adds	r1, r3, #0
 800ac5e:	20fc      	movs	r0, #252	; 0xfc
 800ac60:	0580      	lsls	r0, r0, #22
 800ac62:	f7f5 fd27 	bl	80006b4 <__aeabi_fdiv>
 800ac66:	1c03      	adds	r3, r0, #0
 800ac68:	617b      	str	r3, [r7, #20]
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { // [Forced Deceleration to Zero Velocity]
 800ac6a:	4b2d      	ldr	r3, [pc, #180]	; (800ad20 <st_prep_buffer+0x29c>)
 800ac6c:	791b      	ldrb	r3, [r3, #4]
 800ac6e:	001a      	movs	r2, r3
 800ac70:	2302      	movs	r3, #2
 800ac72:	4013      	ands	r3, r2
 800ac74:	d040      	beq.n	800acf8 <st_prep_buffer+0x274>
				// Compute velocity profile parameters for a feed hold in-progress. This profile overrides
				// the planner block profile, enforcing a deceleration to zero speed.
				prep.ramp_type = RAMP_DECEL;
 800ac76:	4b2c      	ldr	r3, [pc, #176]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ac78:	2202      	movs	r2, #2
 800ac7a:	751a      	strb	r2, [r3, #20]
				// Compute decelerate distance relative to end of block.
				float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 800ac7c:	4b29      	ldr	r3, [pc, #164]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ac82:	4b28      	ldr	r3, [pc, #160]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	699b      	ldr	r3, [r3, #24]
 800ac88:	6979      	ldr	r1, [r7, #20]
 800ac8a:	1c18      	adds	r0, r3, #0
 800ac8c:	f7f5 ff02 	bl	8000a94 <__aeabi_fmul>
 800ac90:	1c03      	adds	r3, r0, #0
 800ac92:	1c19      	adds	r1, r3, #0
 800ac94:	1c20      	adds	r0, r4, #0
 800ac96:	f7f6 f81d 	bl	8000cd4 <__aeabi_fsub>
 800ac9a:	1c03      	adds	r3, r0, #0
 800ac9c:	613b      	str	r3, [r7, #16]
				if (decel_dist < 0.0f) {
 800ac9e:	2100      	movs	r1, #0
 800aca0:	6938      	ldr	r0, [r7, #16]
 800aca2:	f7f5 fb17 	bl	80002d4 <__aeabi_fcmplt>
 800aca6:	1e03      	subs	r3, r0, #0
 800aca8:	d01f      	beq.n	800acea <st_prep_buffer+0x266>
					// Deceleration through entire planner block. End of feed hold is not in this block.
					prep.exit_speed = sqrtf(pl_block->entry_speed_sqr-2*pl_block->acceleration*pl_block->millimeters);
 800acaa:	4b1e      	ldr	r3, [pc, #120]	; (800ad24 <st_prep_buffer+0x2a0>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	699c      	ldr	r4, [r3, #24]
 800acb0:	4b1c      	ldr	r3, [pc, #112]	; (800ad24 <st_prep_buffer+0x2a0>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	6a1b      	ldr	r3, [r3, #32]
 800acb6:	1c19      	adds	r1, r3, #0
 800acb8:	1c18      	adds	r0, r3, #0
 800acba:	f7f5 fb69 	bl	8000390 <__aeabi_fadd>
 800acbe:	1c03      	adds	r3, r0, #0
 800acc0:	1c1a      	adds	r2, r3, #0
 800acc2:	4b18      	ldr	r3, [pc, #96]	; (800ad24 <st_prep_buffer+0x2a0>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acc8:	1c19      	adds	r1, r3, #0
 800acca:	1c10      	adds	r0, r2, #0
 800accc:	f7f5 fee2 	bl	8000a94 <__aeabi_fmul>
 800acd0:	1c03      	adds	r3, r0, #0
 800acd2:	1c19      	adds	r1, r3, #0
 800acd4:	1c20      	adds	r0, r4, #0
 800acd6:	f7f5 fffd 	bl	8000cd4 <__aeabi_fsub>
 800acda:	1c03      	adds	r3, r0, #0
 800acdc:	1c18      	adds	r0, r3, #0
 800acde:	f001 fe09 	bl	800c8f4 <sqrtf>
 800ace2:	1c02      	adds	r2, r0, #0
 800ace4:	4b10      	ldr	r3, [pc, #64]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ace6:	625a      	str	r2, [r3, #36]	; 0x24
 800ace8:	e139      	b.n	800af5e <st_prep_buffer+0x4da>
				} else {
					prep.mm_complete = decel_dist; // End of feed hold.
 800acea:	4b0f      	ldr	r3, [pc, #60]	; (800ad28 <st_prep_buffer+0x2a4>)
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	619a      	str	r2, [r3, #24]
					prep.exit_speed = 0.0f;
 800acf0:	4b0d      	ldr	r3, [pc, #52]	; (800ad28 <st_prep_buffer+0x2a4>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	625a      	str	r2, [r3, #36]	; 0x24
 800acf6:	e132      	b.n	800af5e <st_prep_buffer+0x4da>
				}
			} else { // [Normal Operation]
				// Compute or recompute velocity profile parameters of the prepped planner block.
				prep.ramp_type = RAMP_ACCEL; // Initialize as acceleration ramp.
 800acf8:	4b0b      	ldr	r3, [pc, #44]	; (800ad28 <st_prep_buffer+0x2a4>)
 800acfa:	2200      	movs	r2, #0
 800acfc:	751a      	strb	r2, [r3, #20]
				prep.accelerate_until = pl_block->millimeters;
 800acfe:	4b09      	ldr	r3, [pc, #36]	; (800ad24 <st_prep_buffer+0x2a0>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ad04:	4b08      	ldr	r3, [pc, #32]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ad06:	629a      	str	r2, [r3, #40]	; 0x28

				float exit_speed_sqr;
				float nominal_speed;
        if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 800ad08:	4b05      	ldr	r3, [pc, #20]	; (800ad20 <st_prep_buffer+0x29c>)
 800ad0a:	791b      	ldrb	r3, [r3, #4]
 800ad0c:	001a      	movs	r2, r3
 800ad0e:	2304      	movs	r3, #4
 800ad10:	4013      	ands	r3, r2
 800ad12:	d013      	beq.n	800ad3c <st_prep_buffer+0x2b8>
          prep.exit_speed = exit_speed_sqr = 0.0f; // Enforce stop at end of system motion.
 800ad14:	2300      	movs	r3, #0
 800ad16:	653b      	str	r3, [r7, #80]	; 0x50
 800ad18:	4b03      	ldr	r3, [pc, #12]	; (800ad28 <st_prep_buffer+0x2a4>)
 800ad1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ad1c:	625a      	str	r2, [r3, #36]	; 0x24
 800ad1e:	e018      	b.n	800ad52 <st_prep_buffer+0x2ce>
 800ad20:	20000bb4 	.word	0x20000bb4
 800ad24:	20000584 	.word	0x20000584
 800ad28:	2000058c 	.word	0x2000058c
 800ad2c:	2000049c 	.word	0x2000049c
 800ad30:	20000588 	.word	0x20000588
 800ad34:	3fa00000 	.word	0x3fa00000
 800ad38:	20000b44 	.word	0x20000b44
        } else {
          exit_speed_sqr = plan_get_exec_block_exit_speed_sqr();
 800ad3c:	f7fc f808 	bl	8006d50 <plan_get_exec_block_exit_speed_sqr>
 800ad40:	1c03      	adds	r3, r0, #0
 800ad42:	653b      	str	r3, [r7, #80]	; 0x50
          prep.exit_speed = sqrtf(exit_speed_sqr);
 800ad44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad46:	1c18      	adds	r0, r3, #0
 800ad48:	f001 fdd4 	bl	800c8f4 <sqrtf>
 800ad4c:	1c02      	adds	r2, r0, #0
 800ad4e:	4bd0      	ldr	r3, [pc, #832]	; (800b090 <st_prep_buffer+0x60c>)
 800ad50:	625a      	str	r2, [r3, #36]	; 0x24
        }

        nominal_speed = plan_compute_profile_nominal_speed(pl_block);
 800ad52:	4bd0      	ldr	r3, [pc, #832]	; (800b094 <st_prep_buffer+0x610>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	0018      	movs	r0, r3
 800ad58:	f7fc f834 	bl	8006dc4 <plan_compute_profile_nominal_speed>
 800ad5c:	1c03      	adds	r3, r0, #0
 800ad5e:	60fb      	str	r3, [r7, #12]
				float nominal_speed_sqr = nominal_speed*nominal_speed;
 800ad60:	68f9      	ldr	r1, [r7, #12]
 800ad62:	68f8      	ldr	r0, [r7, #12]
 800ad64:	f7f5 fe96 	bl	8000a94 <__aeabi_fmul>
 800ad68:	1c03      	adds	r3, r0, #0
 800ad6a:	60bb      	str	r3, [r7, #8]
				float intersect_distance =
								0.5f*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 800ad6c:	4bc9      	ldr	r3, [pc, #804]	; (800b094 <st_prep_buffer+0x610>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ad72:	4bc8      	ldr	r3, [pc, #800]	; (800b094 <st_prep_buffer+0x610>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	699b      	ldr	r3, [r3, #24]
 800ad78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ad7a:	1c18      	adds	r0, r3, #0
 800ad7c:	f7f5 ffaa 	bl	8000cd4 <__aeabi_fsub>
 800ad80:	1c03      	adds	r3, r0, #0
 800ad82:	6979      	ldr	r1, [r7, #20]
 800ad84:	1c18      	adds	r0, r3, #0
 800ad86:	f7f5 fe85 	bl	8000a94 <__aeabi_fmul>
 800ad8a:	1c03      	adds	r3, r0, #0
 800ad8c:	1c19      	adds	r1, r3, #0
 800ad8e:	1c20      	adds	r0, r4, #0
 800ad90:	f7f5 fafe 	bl	8000390 <__aeabi_fadd>
 800ad94:	1c03      	adds	r3, r0, #0
				float intersect_distance =
 800ad96:	21fc      	movs	r1, #252	; 0xfc
 800ad98:	0589      	lsls	r1, r1, #22
 800ad9a:	1c18      	adds	r0, r3, #0
 800ad9c:	f7f5 fe7a 	bl	8000a94 <__aeabi_fmul>
 800ada0:	1c03      	adds	r3, r0, #0
 800ada2:	607b      	str	r3, [r7, #4]

        if (pl_block->entry_speed_sqr > nominal_speed_sqr) { // Only occurs during override reductions.
 800ada4:	4bbb      	ldr	r3, [pc, #748]	; (800b094 <st_prep_buffer+0x610>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	699b      	ldr	r3, [r3, #24]
 800adaa:	68b9      	ldr	r1, [r7, #8]
 800adac:	1c18      	adds	r0, r3, #0
 800adae:	f7f5 faa5 	bl	80002fc <__aeabi_fcmpgt>
 800adb2:	1e03      	subs	r3, r0, #0
 800adb4:	d05d      	beq.n	800ae72 <st_prep_buffer+0x3ee>
          prep.accelerate_until = pl_block->millimeters - inv_2_accel*(pl_block->entry_speed_sqr-nominal_speed_sqr);
 800adb6:	4bb7      	ldr	r3, [pc, #732]	; (800b094 <st_prep_buffer+0x610>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800adbc:	4bb5      	ldr	r3, [pc, #724]	; (800b094 <st_prep_buffer+0x610>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	699b      	ldr	r3, [r3, #24]
 800adc2:	68b9      	ldr	r1, [r7, #8]
 800adc4:	1c18      	adds	r0, r3, #0
 800adc6:	f7f5 ff85 	bl	8000cd4 <__aeabi_fsub>
 800adca:	1c03      	adds	r3, r0, #0
 800adcc:	6979      	ldr	r1, [r7, #20]
 800adce:	1c18      	adds	r0, r3, #0
 800add0:	f7f5 fe60 	bl	8000a94 <__aeabi_fmul>
 800add4:	1c03      	adds	r3, r0, #0
 800add6:	1c19      	adds	r1, r3, #0
 800add8:	1c20      	adds	r0, r4, #0
 800adda:	f7f5 ff7b 	bl	8000cd4 <__aeabi_fsub>
 800adde:	1c03      	adds	r3, r0, #0
 800ade0:	1c1a      	adds	r2, r3, #0
 800ade2:	4bab      	ldr	r3, [pc, #684]	; (800b090 <st_prep_buffer+0x60c>)
 800ade4:	629a      	str	r2, [r3, #40]	; 0x28
          if (prep.accelerate_until <= 0.0f) { // Deceleration-only.
 800ade6:	4baa      	ldr	r3, [pc, #680]	; (800b090 <st_prep_buffer+0x60c>)
 800ade8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adea:	2100      	movs	r1, #0
 800adec:	1c18      	adds	r0, r3, #0
 800adee:	f7f5 fa7b 	bl	80002e8 <__aeabi_fcmple>
 800adf2:	1e03      	subs	r3, r0, #0
 800adf4:	d029      	beq.n	800ae4a <st_prep_buffer+0x3c6>
            prep.ramp_type = RAMP_DECEL;
 800adf6:	4ba6      	ldr	r3, [pc, #664]	; (800b090 <st_prep_buffer+0x60c>)
 800adf8:	2202      	movs	r2, #2
 800adfa:	751a      	strb	r2, [r3, #20]
            // prep.decelerate_after = pl_block->millimeters;
            // prep.maximum_speed = prep.current_speed;

            // Compute override block exit speed since it doesn't match the planner exit speed.
            prep.exit_speed = sqrtf(pl_block->entry_speed_sqr - 2*pl_block->acceleration*pl_block->millimeters);
 800adfc:	4ba5      	ldr	r3, [pc, #660]	; (800b094 <st_prep_buffer+0x610>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	699c      	ldr	r4, [r3, #24]
 800ae02:	4ba4      	ldr	r3, [pc, #656]	; (800b094 <st_prep_buffer+0x610>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	6a1b      	ldr	r3, [r3, #32]
 800ae08:	1c19      	adds	r1, r3, #0
 800ae0a:	1c18      	adds	r0, r3, #0
 800ae0c:	f7f5 fac0 	bl	8000390 <__aeabi_fadd>
 800ae10:	1c03      	adds	r3, r0, #0
 800ae12:	1c1a      	adds	r2, r3, #0
 800ae14:	4b9f      	ldr	r3, [pc, #636]	; (800b094 <st_prep_buffer+0x610>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae1a:	1c19      	adds	r1, r3, #0
 800ae1c:	1c10      	adds	r0, r2, #0
 800ae1e:	f7f5 fe39 	bl	8000a94 <__aeabi_fmul>
 800ae22:	1c03      	adds	r3, r0, #0
 800ae24:	1c19      	adds	r1, r3, #0
 800ae26:	1c20      	adds	r0, r4, #0
 800ae28:	f7f5 ff54 	bl	8000cd4 <__aeabi_fsub>
 800ae2c:	1c03      	adds	r3, r0, #0
 800ae2e:	1c18      	adds	r0, r3, #0
 800ae30:	f001 fd60 	bl	800c8f4 <sqrtf>
 800ae34:	1c02      	adds	r2, r0, #0
 800ae36:	4b96      	ldr	r3, [pc, #600]	; (800b090 <st_prep_buffer+0x60c>)
 800ae38:	625a      	str	r2, [r3, #36]	; 0x24
            prep.recalculate_flag |= PREP_FLAG_DECEL_OVERRIDE; // Flag to load next block as deceleration override.
 800ae3a:	4b95      	ldr	r3, [pc, #596]	; (800b090 <st_prep_buffer+0x60c>)
 800ae3c:	785b      	ldrb	r3, [r3, #1]
 800ae3e:	2208      	movs	r2, #8
 800ae40:	4313      	orrs	r3, r2
 800ae42:	b2da      	uxtb	r2, r3
 800ae44:	4b92      	ldr	r3, [pc, #584]	; (800b090 <st_prep_buffer+0x60c>)
 800ae46:	705a      	strb	r2, [r3, #1]
 800ae48:	e089      	b.n	800af5e <st_prep_buffer+0x4da>
            // Can be tricky since entry speed will be current speed, as in feed holds.
            // Also, look into near-zero speed handling issues with this.

          } else {
            // Decelerate to cruise or cruise-decelerate types. Guaranteed to intersect updated plan.
            prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 800ae4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ae4c:	68b8      	ldr	r0, [r7, #8]
 800ae4e:	f7f5 ff41 	bl	8000cd4 <__aeabi_fsub>
 800ae52:	1c03      	adds	r3, r0, #0
 800ae54:	6979      	ldr	r1, [r7, #20]
 800ae56:	1c18      	adds	r0, r3, #0
 800ae58:	f7f5 fe1c 	bl	8000a94 <__aeabi_fmul>
 800ae5c:	1c03      	adds	r3, r0, #0
 800ae5e:	1c1a      	adds	r2, r3, #0
 800ae60:	4b8b      	ldr	r3, [pc, #556]	; (800b090 <st_prep_buffer+0x60c>)
 800ae62:	62da      	str	r2, [r3, #44]	; 0x2c
            prep.maximum_speed = nominal_speed;
 800ae64:	4b8a      	ldr	r3, [pc, #552]	; (800b090 <st_prep_buffer+0x60c>)
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	621a      	str	r2, [r3, #32]
            prep.ramp_type = RAMP_DECEL_OVERRIDE;
 800ae6a:	4b89      	ldr	r3, [pc, #548]	; (800b090 <st_prep_buffer+0x60c>)
 800ae6c:	2203      	movs	r2, #3
 800ae6e:	751a      	strb	r2, [r3, #20]
 800ae70:	e075      	b.n	800af5e <st_prep_buffer+0x4da>
          }
				} else if (intersect_distance > 0.0f) {
 800ae72:	2100      	movs	r1, #0
 800ae74:	6878      	ldr	r0, [r7, #4]
 800ae76:	f7f5 fa41 	bl	80002fc <__aeabi_fcmpgt>
 800ae7a:	1e03      	subs	r3, r0, #0
 800ae7c:	d068      	beq.n	800af50 <st_prep_buffer+0x4cc>
					if (intersect_distance < pl_block->millimeters) { // Either trapezoid or triangle types
 800ae7e:	4b85      	ldr	r3, [pc, #532]	; (800b094 <st_prep_buffer+0x610>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae84:	6879      	ldr	r1, [r7, #4]
 800ae86:	1c18      	adds	r0, r3, #0
 800ae88:	f7f5 fa38 	bl	80002fc <__aeabi_fcmpgt>
 800ae8c:	1e03      	subs	r3, r0, #0
 800ae8e:	d05b      	beq.n	800af48 <st_prep_buffer+0x4c4>
						// NOTE: For acceleration-cruise and cruise-only types, following calculation will be 0.0.
						prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 800ae90:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ae92:	68b8      	ldr	r0, [r7, #8]
 800ae94:	f7f5 ff1e 	bl	8000cd4 <__aeabi_fsub>
 800ae98:	1c03      	adds	r3, r0, #0
 800ae9a:	6979      	ldr	r1, [r7, #20]
 800ae9c:	1c18      	adds	r0, r3, #0
 800ae9e:	f7f5 fdf9 	bl	8000a94 <__aeabi_fmul>
 800aea2:	1c03      	adds	r3, r0, #0
 800aea4:	1c1a      	adds	r2, r3, #0
 800aea6:	4b7a      	ldr	r3, [pc, #488]	; (800b090 <st_prep_buffer+0x60c>)
 800aea8:	62da      	str	r2, [r3, #44]	; 0x2c
						if (prep.decelerate_after < intersect_distance) { // Trapezoid type
 800aeaa:	4b79      	ldr	r3, [pc, #484]	; (800b090 <st_prep_buffer+0x60c>)
 800aeac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeae:	6879      	ldr	r1, [r7, #4]
 800aeb0:	1c18      	adds	r0, r3, #0
 800aeb2:	f7f5 fa0f 	bl	80002d4 <__aeabi_fcmplt>
 800aeb6:	1e03      	subs	r3, r0, #0
 800aeb8:	d027      	beq.n	800af0a <st_prep_buffer+0x486>
							prep.maximum_speed = nominal_speed;
 800aeba:	4b75      	ldr	r3, [pc, #468]	; (800b090 <st_prep_buffer+0x60c>)
 800aebc:	68fa      	ldr	r2, [r7, #12]
 800aebe:	621a      	str	r2, [r3, #32]
							if (pl_block->entry_speed_sqr == nominal_speed_sqr) {
 800aec0:	4b74      	ldr	r3, [pc, #464]	; (800b094 <st_prep_buffer+0x610>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	699b      	ldr	r3, [r3, #24]
 800aec6:	68b9      	ldr	r1, [r7, #8]
 800aec8:	1c18      	adds	r0, r3, #0
 800aeca:	f7f5 f9fd 	bl	80002c8 <__aeabi_fcmpeq>
 800aece:	1e03      	subs	r3, r0, #0
 800aed0:	d003      	beq.n	800aeda <st_prep_buffer+0x456>
								// Cruise-deceleration or cruise-only type.
								prep.ramp_type = RAMP_CRUISE;
 800aed2:	4b6f      	ldr	r3, [pc, #444]	; (800b090 <st_prep_buffer+0x60c>)
 800aed4:	2201      	movs	r2, #1
 800aed6:	751a      	strb	r2, [r3, #20]
 800aed8:	e041      	b.n	800af5e <st_prep_buffer+0x4da>
							} else {
								// Full-trapezoid or acceleration-cruise types
								prep.accelerate_until -= inv_2_accel*(nominal_speed_sqr-pl_block->entry_speed_sqr);
 800aeda:	4b6d      	ldr	r3, [pc, #436]	; (800b090 <st_prep_buffer+0x60c>)
 800aedc:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800aede:	4b6d      	ldr	r3, [pc, #436]	; (800b094 <st_prep_buffer+0x610>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	699b      	ldr	r3, [r3, #24]
 800aee4:	1c19      	adds	r1, r3, #0
 800aee6:	68b8      	ldr	r0, [r7, #8]
 800aee8:	f7f5 fef4 	bl	8000cd4 <__aeabi_fsub>
 800aeec:	1c03      	adds	r3, r0, #0
 800aeee:	6979      	ldr	r1, [r7, #20]
 800aef0:	1c18      	adds	r0, r3, #0
 800aef2:	f7f5 fdcf 	bl	8000a94 <__aeabi_fmul>
 800aef6:	1c03      	adds	r3, r0, #0
 800aef8:	1c19      	adds	r1, r3, #0
 800aefa:	1c20      	adds	r0, r4, #0
 800aefc:	f7f5 feea 	bl	8000cd4 <__aeabi_fsub>
 800af00:	1c03      	adds	r3, r0, #0
 800af02:	1c1a      	adds	r2, r3, #0
 800af04:	4b62      	ldr	r3, [pc, #392]	; (800b090 <st_prep_buffer+0x60c>)
 800af06:	629a      	str	r2, [r3, #40]	; 0x28
 800af08:	e029      	b.n	800af5e <st_prep_buffer+0x4da>
							}
						} else { // Triangle type
							prep.accelerate_until = intersect_distance;
 800af0a:	4b61      	ldr	r3, [pc, #388]	; (800b090 <st_prep_buffer+0x60c>)
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	629a      	str	r2, [r3, #40]	; 0x28
							prep.decelerate_after = intersect_distance;
 800af10:	4b5f      	ldr	r3, [pc, #380]	; (800b090 <st_prep_buffer+0x60c>)
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	62da      	str	r2, [r3, #44]	; 0x2c
							prep.maximum_speed = sqrtf(2.0f*pl_block->acceleration*intersect_distance+exit_speed_sqr);
 800af16:	4b5f      	ldr	r3, [pc, #380]	; (800b094 <st_prep_buffer+0x610>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	6a1b      	ldr	r3, [r3, #32]
 800af1c:	1c19      	adds	r1, r3, #0
 800af1e:	1c18      	adds	r0, r3, #0
 800af20:	f7f5 fa36 	bl	8000390 <__aeabi_fadd>
 800af24:	1c03      	adds	r3, r0, #0
 800af26:	6879      	ldr	r1, [r7, #4]
 800af28:	1c18      	adds	r0, r3, #0
 800af2a:	f7f5 fdb3 	bl	8000a94 <__aeabi_fmul>
 800af2e:	1c03      	adds	r3, r0, #0
 800af30:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800af32:	1c18      	adds	r0, r3, #0
 800af34:	f7f5 fa2c 	bl	8000390 <__aeabi_fadd>
 800af38:	1c03      	adds	r3, r0, #0
 800af3a:	1c18      	adds	r0, r3, #0
 800af3c:	f001 fcda 	bl	800c8f4 <sqrtf>
 800af40:	1c02      	adds	r2, r0, #0
 800af42:	4b53      	ldr	r3, [pc, #332]	; (800b090 <st_prep_buffer+0x60c>)
 800af44:	621a      	str	r2, [r3, #32]
 800af46:	e00a      	b.n	800af5e <st_prep_buffer+0x4da>
						}
					} else { // Deceleration-only type
            prep.ramp_type = RAMP_DECEL;
 800af48:	4b51      	ldr	r3, [pc, #324]	; (800b090 <st_prep_buffer+0x60c>)
 800af4a:	2202      	movs	r2, #2
 800af4c:	751a      	strb	r2, [r3, #20]
 800af4e:	e006      	b.n	800af5e <st_prep_buffer+0x4da>
            // prep.decelerate_after = pl_block->millimeters;
            // prep.maximum_speed = prep.current_speed;
					}
				} else { // Acceleration-only type
					prep.accelerate_until = 0.0f;
 800af50:	4b4f      	ldr	r3, [pc, #316]	; (800b090 <st_prep_buffer+0x60c>)
 800af52:	2200      	movs	r2, #0
 800af54:	629a      	str	r2, [r3, #40]	; 0x28
					// prep.decelerate_after = 0.0f;
					prep.maximum_speed = prep.exit_speed;
 800af56:	4b4e      	ldr	r3, [pc, #312]	; (800b090 <st_prep_buffer+0x60c>)
 800af58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800af5a:	4b4d      	ldr	r3, [pc, #308]	; (800b090 <st_prep_buffer+0x60c>)
 800af5c:	621a      	str	r2, [r3, #32]
				}
			}
      
      #ifdef VARIABLE_SPINDLE
        bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM); // Force update whenever updating block.
 800af5e:	4b4e      	ldr	r3, [pc, #312]	; (800b098 <st_prep_buffer+0x614>)
 800af60:	791b      	ldrb	r3, [r3, #4]
 800af62:	2208      	movs	r2, #8
 800af64:	4313      	orrs	r3, r2
 800af66:	b2da      	uxtb	r2, r3
 800af68:	4b4b      	ldr	r3, [pc, #300]	; (800b098 <st_prep_buffer+0x614>)
 800af6a:	711a      	strb	r2, [r3, #4]
      #endif
    }
    
    // Initialize new segment
    segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 800af6c:	4b4b      	ldr	r3, [pc, #300]	; (800b09c <st_prep_buffer+0x618>)
 800af6e:	781b      	ldrb	r3, [r3, #0]
 800af70:	00da      	lsls	r2, r3, #3
 800af72:	4b4b      	ldr	r3, [pc, #300]	; (800b0a0 <st_prep_buffer+0x61c>)
 800af74:	18d3      	adds	r3, r2, r3
 800af76:	633b      	str	r3, [r7, #48]	; 0x30

    // Set new segment to point to the current segment data block.
    prep_segment->st_block_index = prep.st_block_index;
 800af78:	4b45      	ldr	r3, [pc, #276]	; (800b090 <st_prep_buffer+0x60c>)
 800af7a:	781a      	ldrb	r2, [r3, #0]
 800af7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af7e:	711a      	strb	r2, [r3, #4]
      acceleration ramp, cruising state, and deceleration ramp. Each ramp's travel distance
      may range from zero to the length of the block. Velocity profiles can end either at
      the end of planner block (typical) or mid-block at the end of a forced deceleration,
      such as from a feed hold.
    */
    float dt_max = DT_SEGMENT; // Maximum segment time
 800af80:	4b48      	ldr	r3, [pc, #288]	; (800b0a4 <st_prep_buffer+0x620>)
 800af82:	64fb      	str	r3, [r7, #76]	; 0x4c
    float dt = 0.0f; // Initialize segment time
 800af84:	2300      	movs	r3, #0
 800af86:	64bb      	str	r3, [r7, #72]	; 0x48
    float time_var = dt_max; // Time worker variable
 800af88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af8a:	647b      	str	r3, [r7, #68]	; 0x44
    float mm_var; // mm-Distance worker variable
    float speed_var; // Speed worker variable
    float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
 800af8c:	4b41      	ldr	r3, [pc, #260]	; (800b094 <st_prep_buffer+0x610>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af92:	643b      	str	r3, [r7, #64]	; 0x40
    float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 800af94:	4b3e      	ldr	r3, [pc, #248]	; (800b090 <st_prep_buffer+0x60c>)
 800af96:	691b      	ldr	r3, [r3, #16]
 800af98:	1c19      	adds	r1, r3, #0
 800af9a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800af9c:	f7f5 fe9a 	bl	8000cd4 <__aeabi_fsub>
 800afa0:	1c03      	adds	r3, r0, #0
 800afa2:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (minimum_mm < 0.0f) { minimum_mm = 0.0f; }
 800afa4:	2100      	movs	r1, #0
 800afa6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800afa8:	f7f5 f994 	bl	80002d4 <__aeabi_fcmplt>
 800afac:	1e03      	subs	r3, r0, #0
 800afae:	d100      	bne.n	800afb2 <st_prep_buffer+0x52e>
 800afb0:	e001      	b.n	800afb6 <st_prep_buffer+0x532>
 800afb2:	2300      	movs	r3, #0
 800afb4:	63fb      	str	r3, [r7, #60]	; 0x3c

    do {
      switch (prep.ramp_type) {
 800afb6:	4b36      	ldr	r3, [pc, #216]	; (800b090 <st_prep_buffer+0x60c>)
 800afb8:	7d1b      	ldrb	r3, [r3, #20]
 800afba:	2b01      	cmp	r3, #1
 800afbc:	d100      	bne.n	800afc0 <st_prep_buffer+0x53c>
 800afbe:	e0db      	b.n	800b178 <st_prep_buffer+0x6f4>
 800afc0:	2b03      	cmp	r3, #3
 800afc2:	d002      	beq.n	800afca <st_prep_buffer+0x546>
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d06f      	beq.n	800b0a8 <st_prep_buffer+0x624>
 800afc8:	e105      	b.n	800b1d6 <st_prep_buffer+0x752>
        case RAMP_DECEL_OVERRIDE:
          speed_var = pl_block->acceleration*time_var;
 800afca:	4b32      	ldr	r3, [pc, #200]	; (800b094 <st_prep_buffer+0x610>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	6a1b      	ldr	r3, [r3, #32]
 800afd0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800afd2:	1c18      	adds	r0, r3, #0
 800afd4:	f7f5 fd5e 	bl	8000a94 <__aeabi_fmul>
 800afd8:	1c03      	adds	r3, r0, #0
 800afda:	62fb      	str	r3, [r7, #44]	; 0x2c
          mm_var = time_var*(prep.current_speed - 0.5f*speed_var);
 800afdc:	4b2c      	ldr	r3, [pc, #176]	; (800b090 <st_prep_buffer+0x60c>)
 800afde:	69dc      	ldr	r4, [r3, #28]
 800afe0:	21fc      	movs	r1, #252	; 0xfc
 800afe2:	0589      	lsls	r1, r1, #22
 800afe4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800afe6:	f7f5 fd55 	bl	8000a94 <__aeabi_fmul>
 800afea:	1c03      	adds	r3, r0, #0
 800afec:	1c19      	adds	r1, r3, #0
 800afee:	1c20      	adds	r0, r4, #0
 800aff0:	f7f5 fe70 	bl	8000cd4 <__aeabi_fsub>
 800aff4:	1c03      	adds	r3, r0, #0
 800aff6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aff8:	1c18      	adds	r0, r3, #0
 800affa:	f7f5 fd4b 	bl	8000a94 <__aeabi_fmul>
 800affe:	1c03      	adds	r3, r0, #0
 800b000:	62bb      	str	r3, [r7, #40]	; 0x28
          mm_remaining -= mm_var;
 800b002:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b004:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b006:	f7f5 fe65 	bl	8000cd4 <__aeabi_fsub>
 800b00a:	1c03      	adds	r3, r0, #0
 800b00c:	643b      	str	r3, [r7, #64]	; 0x40
          if ((mm_remaining < prep.accelerate_until) || (mm_var <= 0)) {
 800b00e:	4b20      	ldr	r3, [pc, #128]	; (800b090 <st_prep_buffer+0x60c>)
 800b010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b012:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b014:	1c18      	adds	r0, r3, #0
 800b016:	f7f5 f971 	bl	80002fc <__aeabi_fcmpgt>
 800b01a:	1e03      	subs	r3, r0, #0
 800b01c:	d105      	bne.n	800b02a <st_prep_buffer+0x5a6>
 800b01e:	2100      	movs	r1, #0
 800b020:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b022:	f7f5 f961 	bl	80002e8 <__aeabi_fcmple>
 800b026:	1e03      	subs	r3, r0, #0
 800b028:	d027      	beq.n	800b07a <st_prep_buffer+0x5f6>
            // Cruise or cruise-deceleration types only for deceleration override.
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 800b02a:	4b19      	ldr	r3, [pc, #100]	; (800b090 <st_prep_buffer+0x60c>)
 800b02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b02e:	643b      	str	r3, [r7, #64]	; 0x40
            time_var = 2.0f*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 800b030:	4b18      	ldr	r3, [pc, #96]	; (800b094 <st_prep_buffer+0x610>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b036:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b038:	1c18      	adds	r0, r3, #0
 800b03a:	f7f5 fe4b 	bl	8000cd4 <__aeabi_fsub>
 800b03e:	1c03      	adds	r3, r0, #0
 800b040:	1c19      	adds	r1, r3, #0
 800b042:	1c18      	adds	r0, r3, #0
 800b044:	f7f5 f9a4 	bl	8000390 <__aeabi_fadd>
 800b048:	1c03      	adds	r3, r0, #0
 800b04a:	1c1c      	adds	r4, r3, #0
 800b04c:	4b10      	ldr	r3, [pc, #64]	; (800b090 <st_prep_buffer+0x60c>)
 800b04e:	69da      	ldr	r2, [r3, #28]
 800b050:	4b0f      	ldr	r3, [pc, #60]	; (800b090 <st_prep_buffer+0x60c>)
 800b052:	6a1b      	ldr	r3, [r3, #32]
 800b054:	1c19      	adds	r1, r3, #0
 800b056:	1c10      	adds	r0, r2, #0
 800b058:	f7f5 f99a 	bl	8000390 <__aeabi_fadd>
 800b05c:	1c03      	adds	r3, r0, #0
 800b05e:	1c19      	adds	r1, r3, #0
 800b060:	1c20      	adds	r0, r4, #0
 800b062:	f7f5 fb27 	bl	80006b4 <__aeabi_fdiv>
 800b066:	1c03      	adds	r3, r0, #0
 800b068:	647b      	str	r3, [r7, #68]	; 0x44
            prep.ramp_type = RAMP_CRUISE;
 800b06a:	4b09      	ldr	r3, [pc, #36]	; (800b090 <st_prep_buffer+0x60c>)
 800b06c:	2201      	movs	r2, #1
 800b06e:	751a      	strb	r2, [r3, #20]
            prep.current_speed = prep.maximum_speed;
 800b070:	4b07      	ldr	r3, [pc, #28]	; (800b090 <st_prep_buffer+0x60c>)
 800b072:	6a1a      	ldr	r2, [r3, #32]
 800b074:	4b06      	ldr	r3, [pc, #24]	; (800b090 <st_prep_buffer+0x60c>)
 800b076:	61da      	str	r2, [r3, #28]
          } else { // Mid-deceleration override ramp.
            prep.current_speed -= speed_var;
          }
          break;
 800b078:	e10e      	b.n	800b298 <st_prep_buffer+0x814>
            prep.current_speed -= speed_var;
 800b07a:	4b05      	ldr	r3, [pc, #20]	; (800b090 <st_prep_buffer+0x60c>)
 800b07c:	69db      	ldr	r3, [r3, #28]
 800b07e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b080:	1c18      	adds	r0, r3, #0
 800b082:	f7f5 fe27 	bl	8000cd4 <__aeabi_fsub>
 800b086:	1c03      	adds	r3, r0, #0
 800b088:	1c1a      	adds	r2, r3, #0
 800b08a:	4b01      	ldr	r3, [pc, #4]	; (800b090 <st_prep_buffer+0x60c>)
 800b08c:	61da      	str	r2, [r3, #28]
          break;
 800b08e:	e103      	b.n	800b298 <st_prep_buffer+0x814>
 800b090:	2000058c 	.word	0x2000058c
 800b094:	20000584 	.word	0x20000584
 800b098:	20000bb4 	.word	0x20000bb4
 800b09c:	20000579 	.word	0x20000579
 800b0a0:	20000514 	.word	0x20000514
 800b0a4:	38aec33e 	.word	0x38aec33e
        case RAMP_ACCEL:
          // NOTE: Acceleration ramp only computes during first do-while loop.
          speed_var = pl_block->acceleration*time_var;
 800b0a8:	4bd0      	ldr	r3, [pc, #832]	; (800b3ec <st_prep_buffer+0x968>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	6a1b      	ldr	r3, [r3, #32]
 800b0ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b0b0:	1c18      	adds	r0, r3, #0
 800b0b2:	f7f5 fcef 	bl	8000a94 <__aeabi_fmul>
 800b0b6:	1c03      	adds	r3, r0, #0
 800b0b8:	62fb      	str	r3, [r7, #44]	; 0x2c
          mm_remaining -= time_var*(prep.current_speed + 0.5f*speed_var);
 800b0ba:	4bcd      	ldr	r3, [pc, #820]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b0bc:	69dc      	ldr	r4, [r3, #28]
 800b0be:	21fc      	movs	r1, #252	; 0xfc
 800b0c0:	0589      	lsls	r1, r1, #22
 800b0c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b0c4:	f7f5 fce6 	bl	8000a94 <__aeabi_fmul>
 800b0c8:	1c03      	adds	r3, r0, #0
 800b0ca:	1c19      	adds	r1, r3, #0
 800b0cc:	1c20      	adds	r0, r4, #0
 800b0ce:	f7f5 f95f 	bl	8000390 <__aeabi_fadd>
 800b0d2:	1c03      	adds	r3, r0, #0
 800b0d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b0d6:	1c18      	adds	r0, r3, #0
 800b0d8:	f7f5 fcdc 	bl	8000a94 <__aeabi_fmul>
 800b0dc:	1c03      	adds	r3, r0, #0
 800b0de:	1c19      	adds	r1, r3, #0
 800b0e0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b0e2:	f7f5 fdf7 	bl	8000cd4 <__aeabi_fsub>
 800b0e6:	1c03      	adds	r3, r0, #0
 800b0e8:	643b      	str	r3, [r7, #64]	; 0x40
          if (mm_remaining < prep.accelerate_until) { // End of acceleration ramp.
 800b0ea:	4bc1      	ldr	r3, [pc, #772]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b0ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b0f0:	1c18      	adds	r0, r3, #0
 800b0f2:	f7f5 f903 	bl	80002fc <__aeabi_fcmpgt>
 800b0f6:	1e03      	subs	r3, r0, #0
 800b0f8:	d033      	beq.n	800b162 <st_prep_buffer+0x6de>
            // Acceleration-cruise, acceleration-deceleration ramp junction, or end of block.
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 800b0fa:	4bbd      	ldr	r3, [pc, #756]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b0fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0fe:	643b      	str	r3, [r7, #64]	; 0x40
            time_var = 2.0f*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 800b100:	4bba      	ldr	r3, [pc, #744]	; (800b3ec <st_prep_buffer+0x968>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b106:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b108:	1c18      	adds	r0, r3, #0
 800b10a:	f7f5 fde3 	bl	8000cd4 <__aeabi_fsub>
 800b10e:	1c03      	adds	r3, r0, #0
 800b110:	1c19      	adds	r1, r3, #0
 800b112:	1c18      	adds	r0, r3, #0
 800b114:	f7f5 f93c 	bl	8000390 <__aeabi_fadd>
 800b118:	1c03      	adds	r3, r0, #0
 800b11a:	1c1c      	adds	r4, r3, #0
 800b11c:	4bb4      	ldr	r3, [pc, #720]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b11e:	69da      	ldr	r2, [r3, #28]
 800b120:	4bb3      	ldr	r3, [pc, #716]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b122:	6a1b      	ldr	r3, [r3, #32]
 800b124:	1c19      	adds	r1, r3, #0
 800b126:	1c10      	adds	r0, r2, #0
 800b128:	f7f5 f932 	bl	8000390 <__aeabi_fadd>
 800b12c:	1c03      	adds	r3, r0, #0
 800b12e:	1c19      	adds	r1, r3, #0
 800b130:	1c20      	adds	r0, r4, #0
 800b132:	f7f5 fabf 	bl	80006b4 <__aeabi_fdiv>
 800b136:	1c03      	adds	r3, r0, #0
 800b138:	647b      	str	r3, [r7, #68]	; 0x44
            if (mm_remaining == prep.decelerate_after) { prep.ramp_type = RAMP_DECEL; }
 800b13a:	4bad      	ldr	r3, [pc, #692]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b13c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b13e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b140:	1c18      	adds	r0, r3, #0
 800b142:	f7f5 f8c1 	bl	80002c8 <__aeabi_fcmpeq>
 800b146:	1e03      	subs	r3, r0, #0
 800b148:	d003      	beq.n	800b152 <st_prep_buffer+0x6ce>
 800b14a:	4ba9      	ldr	r3, [pc, #676]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b14c:	2202      	movs	r2, #2
 800b14e:	751a      	strb	r2, [r3, #20]
 800b150:	e002      	b.n	800b158 <st_prep_buffer+0x6d4>
            else { prep.ramp_type = RAMP_CRUISE; }
 800b152:	4ba7      	ldr	r3, [pc, #668]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b154:	2201      	movs	r2, #1
 800b156:	751a      	strb	r2, [r3, #20]
            prep.current_speed = prep.maximum_speed;
 800b158:	4ba5      	ldr	r3, [pc, #660]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b15a:	6a1a      	ldr	r2, [r3, #32]
 800b15c:	4ba4      	ldr	r3, [pc, #656]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b15e:	61da      	str	r2, [r3, #28]
          } else { // Acceleration only.
            prep.current_speed += speed_var;
          }
          break;
 800b160:	e09a      	b.n	800b298 <st_prep_buffer+0x814>
            prep.current_speed += speed_var;
 800b162:	4ba3      	ldr	r3, [pc, #652]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b164:	69db      	ldr	r3, [r3, #28]
 800b166:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b168:	1c18      	adds	r0, r3, #0
 800b16a:	f7f5 f911 	bl	8000390 <__aeabi_fadd>
 800b16e:	1c03      	adds	r3, r0, #0
 800b170:	1c1a      	adds	r2, r3, #0
 800b172:	4b9f      	ldr	r3, [pc, #636]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b174:	61da      	str	r2, [r3, #28]
          break;
 800b176:	e08f      	b.n	800b298 <st_prep_buffer+0x814>
        case RAMP_CRUISE:
          // NOTE: mm_var used to retain the last mm_remaining for incomplete segment time_var calculations.
          // NOTE: If maximum_speed*time_var value is too low, round-off can cause mm_var to not change. To
          //   prevent this, simply enforce a minimum speed threshold in the planner.
          mm_var = mm_remaining - prep.maximum_speed*time_var;
 800b178:	4b9d      	ldr	r3, [pc, #628]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b17a:	6a1b      	ldr	r3, [r3, #32]
 800b17c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b17e:	1c18      	adds	r0, r3, #0
 800b180:	f7f5 fc88 	bl	8000a94 <__aeabi_fmul>
 800b184:	1c03      	adds	r3, r0, #0
 800b186:	1c19      	adds	r1, r3, #0
 800b188:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b18a:	f7f5 fda3 	bl	8000cd4 <__aeabi_fsub>
 800b18e:	1c03      	adds	r3, r0, #0
 800b190:	62bb      	str	r3, [r7, #40]	; 0x28
          if (mm_var < prep.decelerate_after) { // End of cruise.
 800b192:	4b97      	ldr	r3, [pc, #604]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b196:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b198:	1c18      	adds	r0, r3, #0
 800b19a:	f7f5 f8af 	bl	80002fc <__aeabi_fcmpgt>
 800b19e:	1e03      	subs	r3, r0, #0
 800b1a0:	d016      	beq.n	800b1d0 <st_prep_buffer+0x74c>
            // Cruise-deceleration junction or end of block.
            time_var = (mm_remaining - prep.decelerate_after)/prep.maximum_speed;
 800b1a2:	4b93      	ldr	r3, [pc, #588]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b1a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1a6:	1c19      	adds	r1, r3, #0
 800b1a8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b1aa:	f7f5 fd93 	bl	8000cd4 <__aeabi_fsub>
 800b1ae:	1c03      	adds	r3, r0, #0
 800b1b0:	1c1a      	adds	r2, r3, #0
 800b1b2:	4b8f      	ldr	r3, [pc, #572]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b1b4:	6a1b      	ldr	r3, [r3, #32]
 800b1b6:	1c19      	adds	r1, r3, #0
 800b1b8:	1c10      	adds	r0, r2, #0
 800b1ba:	f7f5 fa7b 	bl	80006b4 <__aeabi_fdiv>
 800b1be:	1c03      	adds	r3, r0, #0
 800b1c0:	647b      	str	r3, [r7, #68]	; 0x44
            mm_remaining = prep.decelerate_after; // NOTE: 0.0 at EOB
 800b1c2:	4b8b      	ldr	r3, [pc, #556]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b1c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c6:	643b      	str	r3, [r7, #64]	; 0x40
            prep.ramp_type = RAMP_DECEL;
 800b1c8:	4b89      	ldr	r3, [pc, #548]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b1ca:	2202      	movs	r2, #2
 800b1cc:	751a      	strb	r2, [r3, #20]
          } else { // Cruising only.
            mm_remaining = mm_var;
          }
          break;
 800b1ce:	e063      	b.n	800b298 <st_prep_buffer+0x814>
            mm_remaining = mm_var;
 800b1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d2:	643b      	str	r3, [r7, #64]	; 0x40
          break;
 800b1d4:	e060      	b.n	800b298 <st_prep_buffer+0x814>
        default: // case RAMP_DECEL:
          // NOTE: mm_var used as a misc worker variable to prevent errors when near zero speed.
          speed_var = pl_block->acceleration*time_var; // Used as delta speed (mm/min)
 800b1d6:	4b85      	ldr	r3, [pc, #532]	; (800b3ec <st_prep_buffer+0x968>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	6a1b      	ldr	r3, [r3, #32]
 800b1dc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b1de:	1c18      	adds	r0, r3, #0
 800b1e0:	f7f5 fc58 	bl	8000a94 <__aeabi_fmul>
 800b1e4:	1c03      	adds	r3, r0, #0
 800b1e6:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (prep.current_speed > speed_var) { // Check if at or below zero speed.
 800b1e8:	4b81      	ldr	r3, [pc, #516]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b1ea:	69db      	ldr	r3, [r3, #28]
 800b1ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b1ee:	1c18      	adds	r0, r3, #0
 800b1f0:	f7f5 f884 	bl	80002fc <__aeabi_fcmpgt>
 800b1f4:	1e03      	subs	r3, r0, #0
 800b1f6:	d02c      	beq.n	800b252 <st_prep_buffer+0x7ce>
            // Compute distance from end of segment to end of block.
            mm_var = mm_remaining - time_var*(prep.current_speed - 0.5f*speed_var); // (mm)
 800b1f8:	4b7d      	ldr	r3, [pc, #500]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b1fa:	69dc      	ldr	r4, [r3, #28]
 800b1fc:	21fc      	movs	r1, #252	; 0xfc
 800b1fe:	0589      	lsls	r1, r1, #22
 800b200:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b202:	f7f5 fc47 	bl	8000a94 <__aeabi_fmul>
 800b206:	1c03      	adds	r3, r0, #0
 800b208:	1c19      	adds	r1, r3, #0
 800b20a:	1c20      	adds	r0, r4, #0
 800b20c:	f7f5 fd62 	bl	8000cd4 <__aeabi_fsub>
 800b210:	1c03      	adds	r3, r0, #0
 800b212:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b214:	1c18      	adds	r0, r3, #0
 800b216:	f7f5 fc3d 	bl	8000a94 <__aeabi_fmul>
 800b21a:	1c03      	adds	r3, r0, #0
 800b21c:	1c19      	adds	r1, r3, #0
 800b21e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b220:	f7f5 fd58 	bl	8000cd4 <__aeabi_fsub>
 800b224:	1c03      	adds	r3, r0, #0
 800b226:	62bb      	str	r3, [r7, #40]	; 0x28
            if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 800b228:	4b71      	ldr	r3, [pc, #452]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b22a:	699b      	ldr	r3, [r3, #24]
 800b22c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b22e:	1c18      	adds	r0, r3, #0
 800b230:	f7f5 f850 	bl	80002d4 <__aeabi_fcmplt>
 800b234:	1e03      	subs	r3, r0, #0
 800b236:	d00c      	beq.n	800b252 <st_prep_buffer+0x7ce>
              mm_remaining = mm_var;
 800b238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b23a:	643b      	str	r3, [r7, #64]	; 0x40
              prep.current_speed -= speed_var;
 800b23c:	4b6c      	ldr	r3, [pc, #432]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b23e:	69db      	ldr	r3, [r3, #28]
 800b240:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b242:	1c18      	adds	r0, r3, #0
 800b244:	f7f5 fd46 	bl	8000cd4 <__aeabi_fsub>
 800b248:	1c03      	adds	r3, r0, #0
 800b24a:	1c1a      	adds	r2, r3, #0
 800b24c:	4b68      	ldr	r3, [pc, #416]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b24e:	61da      	str	r2, [r3, #28]
              break; // Segment complete. Exit switch-case statement. Continue do-while loop.
 800b250:	e022      	b.n	800b298 <st_prep_buffer+0x814>
            }
          }
          // Otherwise, at end of block or end of forced-deceleration.
          time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 800b252:	4b67      	ldr	r3, [pc, #412]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b254:	699b      	ldr	r3, [r3, #24]
 800b256:	1c19      	adds	r1, r3, #0
 800b258:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b25a:	f7f5 fd3b 	bl	8000cd4 <__aeabi_fsub>
 800b25e:	1c03      	adds	r3, r0, #0
 800b260:	1c19      	adds	r1, r3, #0
 800b262:	1c18      	adds	r0, r3, #0
 800b264:	f7f5 f894 	bl	8000390 <__aeabi_fadd>
 800b268:	1c03      	adds	r3, r0, #0
 800b26a:	1c1c      	adds	r4, r3, #0
 800b26c:	4b60      	ldr	r3, [pc, #384]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b26e:	69da      	ldr	r2, [r3, #28]
 800b270:	4b5f      	ldr	r3, [pc, #380]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b274:	1c19      	adds	r1, r3, #0
 800b276:	1c10      	adds	r0, r2, #0
 800b278:	f7f5 f88a 	bl	8000390 <__aeabi_fadd>
 800b27c:	1c03      	adds	r3, r0, #0
 800b27e:	1c19      	adds	r1, r3, #0
 800b280:	1c20      	adds	r0, r4, #0
 800b282:	f7f5 fa17 	bl	80006b4 <__aeabi_fdiv>
 800b286:	1c03      	adds	r3, r0, #0
 800b288:	647b      	str	r3, [r7, #68]	; 0x44
          mm_remaining = prep.mm_complete;
 800b28a:	4b59      	ldr	r3, [pc, #356]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b28c:	699b      	ldr	r3, [r3, #24]
 800b28e:	643b      	str	r3, [r7, #64]	; 0x40
          prep.current_speed = prep.exit_speed;
 800b290:	4b57      	ldr	r3, [pc, #348]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b294:	4b56      	ldr	r3, [pc, #344]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b296:	61da      	str	r2, [r3, #28]
      }
      dt += time_var; // Add computed ramp time to total segment time.
 800b298:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b29a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b29c:	f7f5 f878 	bl	8000390 <__aeabi_fadd>
 800b2a0:	1c03      	adds	r3, r0, #0
 800b2a2:	64bb      	str	r3, [r7, #72]	; 0x48
      if (dt < dt_max) { time_var = dt_max - dt; } // **Incomplete** At ramp junction.
 800b2a4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b2a6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b2a8:	f7f5 f814 	bl	80002d4 <__aeabi_fcmplt>
 800b2ac:	1e03      	subs	r3, r0, #0
 800b2ae:	d006      	beq.n	800b2be <st_prep_buffer+0x83a>
 800b2b0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b2b2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b2b4:	f7f5 fd0e 	bl	8000cd4 <__aeabi_fsub>
 800b2b8:	1c03      	adds	r3, r0, #0
 800b2ba:	647b      	str	r3, [r7, #68]	; 0x44
 800b2bc:	e012      	b.n	800b2e4 <st_prep_buffer+0x860>
      else {
        if (mm_remaining > minimum_mm) { // Check for very slow segments with zero steps.
 800b2be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b2c0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b2c2:	f7f5 f81b 	bl	80002fc <__aeabi_fcmpgt>
 800b2c6:	1e03      	subs	r3, r0, #0
 800b2c8:	d100      	bne.n	800b2cc <st_prep_buffer+0x848>
          // Increase segment time to ensure at least one step in segment. Override and loop
          // through distance calculations until minimum_mm or mm_complete.
          dt_max += DT_SEGMENT;
          time_var = dt_max - dt;
        } else {
          break; // **Complete** Exit loop. Segment execution time maxed.
 800b2ca:	e014      	b.n	800b2f6 <st_prep_buffer+0x872>
          dt_max += DT_SEGMENT;
 800b2cc:	4949      	ldr	r1, [pc, #292]	; (800b3f4 <st_prep_buffer+0x970>)
 800b2ce:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b2d0:	f7f5 f85e 	bl	8000390 <__aeabi_fadd>
 800b2d4:	1c03      	adds	r3, r0, #0
 800b2d6:	64fb      	str	r3, [r7, #76]	; 0x4c
          time_var = dt_max - dt;
 800b2d8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b2da:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b2dc:	f7f5 fcfa 	bl	8000cd4 <__aeabi_fsub>
 800b2e0:	1c03      	adds	r3, r0, #0
 800b2e2:	647b      	str	r3, [r7, #68]	; 0x44
        }
      }
    } while (mm_remaining > prep.mm_complete); // **Complete** Exit loop. Profile complete.
 800b2e4:	4b42      	ldr	r3, [pc, #264]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b2e6:	699b      	ldr	r3, [r3, #24]
 800b2e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b2ea:	1c18      	adds	r0, r3, #0
 800b2ec:	f7f4 fff2 	bl	80002d4 <__aeabi_fcmplt>
 800b2f0:	1e03      	subs	r3, r0, #0
 800b2f2:	d000      	beq.n	800b2f6 <st_prep_buffer+0x872>
 800b2f4:	e65f      	b.n	800afb6 <st_prep_buffer+0x532>
    #ifdef VARIABLE_SPINDLE
      /* -----------------------------------------------------------------------------------
        Compute spindle speed PWM output for step segment
      */

      if (st_prep_block->is_pwm_rate_adjusted || (sys.step_control & STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 800b2f6:	4b40      	ldr	r3, [pc, #256]	; (800b3f8 <st_prep_buffer+0x974>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	7d5b      	ldrb	r3, [r3, #21]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d105      	bne.n	800b30c <st_prep_buffer+0x888>
 800b300:	4b3e      	ldr	r3, [pc, #248]	; (800b3fc <st_prep_buffer+0x978>)
 800b302:	791b      	ldrb	r3, [r3, #4]
 800b304:	001a      	movs	r2, r3
 800b306:	2308      	movs	r3, #8
 800b308:	4013      	ands	r3, r2
 800b30a:	d036      	beq.n	800b37a <st_prep_buffer+0x8f6>
        if (pl_block->condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)) {
 800b30c:	4b37      	ldr	r3, [pc, #220]	; (800b3ec <st_prep_buffer+0x968>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	7d5b      	ldrb	r3, [r3, #21]
 800b312:	001a      	movs	r2, r3
 800b314:	2330      	movs	r3, #48	; 0x30
 800b316:	4013      	ands	r3, r2
 800b318:	d021      	beq.n	800b35e <st_prep_buffer+0x8da>
          float rpm = pl_block->spindle_speed;
 800b31a:	4b34      	ldr	r3, [pc, #208]	; (800b3ec <st_prep_buffer+0x968>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b320:	63bb      	str	r3, [r7, #56]	; 0x38
          // NOTE: Feed and rapid overrides are independent of PWM value and do not alter laser power/rate.        
          if (st_prep_block->is_pwm_rate_adjusted) { rpm *= (prep.current_speed * prep.inv_rate); }
 800b322:	4b35      	ldr	r3, [pc, #212]	; (800b3f8 <st_prep_buffer+0x974>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	7d5b      	ldrb	r3, [r3, #21]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d00e      	beq.n	800b34a <st_prep_buffer+0x8c6>
 800b32c:	4b30      	ldr	r3, [pc, #192]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b32e:	69da      	ldr	r2, [r3, #28]
 800b330:	4b2f      	ldr	r3, [pc, #188]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b334:	1c19      	adds	r1, r3, #0
 800b336:	1c10      	adds	r0, r2, #0
 800b338:	f7f5 fbac 	bl	8000a94 <__aeabi_fmul>
 800b33c:	1c03      	adds	r3, r0, #0
 800b33e:	1c19      	adds	r1, r3, #0
 800b340:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b342:	f7f5 fba7 	bl	8000a94 <__aeabi_fmul>
 800b346:	1c03      	adds	r3, r0, #0
 800b348:	63bb      	str	r3, [r7, #56]	; 0x38
          // If current_speed is zero, then may need to be rpm_min*(100/MAX_SPINDLE_SPEED_OVERRIDE)
          // but this would be instantaneous only and during a motion. May not matter at all.
          prep.current_spindle_pwm = spindle_compute_pwm_value(rpm);
 800b34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34c:	1c18      	adds	r0, r3, #0
 800b34e:	f7fe fe05 	bl	8009f5c <spindle_compute_pwm_value>
 800b352:	0003      	movs	r3, r0
 800b354:	0019      	movs	r1, r3
 800b356:	4b26      	ldr	r3, [pc, #152]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b358:	2234      	movs	r2, #52	; 0x34
 800b35a:	5499      	strb	r1, [r3, r2]
 800b35c:	e006      	b.n	800b36c <st_prep_buffer+0x8e8>
        }
        else {
          sys.spindle_speed = 0.0;
 800b35e:	4b27      	ldr	r3, [pc, #156]	; (800b3fc <st_prep_buffer+0x978>)
 800b360:	2200      	movs	r2, #0
 800b362:	611a      	str	r2, [r3, #16]
          prep.current_spindle_pwm = SPINDLE_PWM_OFF_VALUE;
 800b364:	4b22      	ldr	r3, [pc, #136]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b366:	2234      	movs	r2, #52	; 0x34
 800b368:	2100      	movs	r1, #0
 800b36a:	5499      	strb	r1, [r3, r2]
        }
        bit_false(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 800b36c:	4b23      	ldr	r3, [pc, #140]	; (800b3fc <st_prep_buffer+0x978>)
 800b36e:	791b      	ldrb	r3, [r3, #4]
 800b370:	2208      	movs	r2, #8
 800b372:	4393      	bics	r3, r2
 800b374:	b2da      	uxtb	r2, r3
 800b376:	4b21      	ldr	r3, [pc, #132]	; (800b3fc <st_prep_buffer+0x978>)
 800b378:	711a      	strb	r2, [r3, #4]
      }
      prep_segment->spindle_pwm = prep.current_spindle_pwm; // Reload segment PWM value
 800b37a:	4b1d      	ldr	r3, [pc, #116]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b37c:	2234      	movs	r2, #52	; 0x34
 800b37e:	5c9a      	ldrb	r2, [r3, r2]
 800b380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b382:	719a      	strb	r2, [r3, #6]
       However, since floats have only 7.2 significant digits, long moves with extremely
       high step counts can exceed the precision of floats, which can lead to lost steps.
       Fortunately, this scenario is highly unlikely and unrealistic in CNC machines
       supported by Grbl (i.e. exceeding 10 meters axis travel at 200 step/mm).
    */
    float step_dist_remaining = prep.step_per_mm*mm_remaining; // Convert mm_remaining to steps
 800b384:	4b1a      	ldr	r3, [pc, #104]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b386:	68db      	ldr	r3, [r3, #12]
 800b388:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b38a:	1c18      	adds	r0, r3, #0
 800b38c:	f7f5 fb82 	bl	8000a94 <__aeabi_fmul>
 800b390:	1c03      	adds	r3, r0, #0
 800b392:	627b      	str	r3, [r7, #36]	; 0x24
    float n_steps_remaining = ceilf(step_dist_remaining); // Round-up current steps remaining
 800b394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b396:	1c18      	adds	r0, r3, #0
 800b398:	f001 f99a 	bl	800c6d0 <ceilf>
 800b39c:	1c03      	adds	r3, r0, #0
 800b39e:	623b      	str	r3, [r7, #32]
    float last_n_steps_remaining = ceilf(prep.steps_remaining); // Round-up last steps remaining
 800b3a0:	4b13      	ldr	r3, [pc, #76]	; (800b3f0 <st_prep_buffer+0x96c>)
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	1c18      	adds	r0, r3, #0
 800b3a6:	f001 f993 	bl	800c6d0 <ceilf>
 800b3aa:	1c03      	adds	r3, r0, #0
 800b3ac:	61fb      	str	r3, [r7, #28]
	prep_segment->n_step = (uint16_t)(last_n_steps_remaining - n_steps_remaining); // Compute number of steps to execute.
 800b3ae:	6a39      	ldr	r1, [r7, #32]
 800b3b0:	69f8      	ldr	r0, [r7, #28]
 800b3b2:	f7f5 fc8f 	bl	8000cd4 <__aeabi_fsub>
 800b3b6:	1c03      	adds	r3, r0, #0
 800b3b8:	1c18      	adds	r0, r3, #0
 800b3ba:	f7f4 ffb3 	bl	8000324 <__aeabi_f2uiz>
 800b3be:	0003      	movs	r3, r0
 800b3c0:	b29a      	uxth	r2, r3
 800b3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3c4:	801a      	strh	r2, [r3, #0]

    // Bail if we are at the end of a feed hold and don't have a step to execute.
    if (prep_segment->n_step == 0) {
 800b3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3c8:	881b      	ldrh	r3, [r3, #0]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d118      	bne.n	800b400 <st_prep_buffer+0x97c>
      if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 800b3ce:	4b0b      	ldr	r3, [pc, #44]	; (800b3fc <st_prep_buffer+0x978>)
 800b3d0:	791b      	ldrb	r3, [r3, #4]
 800b3d2:	001a      	movs	r2, r3
 800b3d4:	2302      	movs	r3, #2
 800b3d6:	4013      	ands	r3, r2
 800b3d8:	d012      	beq.n	800b400 <st_prep_buffer+0x97c>
        // Less than one step to decelerate to zero speed, but already very close. AMASS
        // requires full steps to execute. So, just bail.
        bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 800b3da:	4b08      	ldr	r3, [pc, #32]	; (800b3fc <st_prep_buffer+0x978>)
 800b3dc:	791b      	ldrb	r3, [r3, #4]
 800b3de:	2201      	movs	r2, #1
 800b3e0:	4313      	orrs	r3, r2
 800b3e2:	b2da      	uxtb	r2, r3
 800b3e4:	4b05      	ldr	r3, [pc, #20]	; (800b3fc <st_prep_buffer+0x978>)
 800b3e6:	711a      	strb	r2, [r3, #4]
        #ifdef PARKING_ENABLE
          if (!(prep.recalculate_flag & PREP_FLAG_PARKING)) { prep.recalculate_flag |= PREP_FLAG_HOLD_PARTIAL_BLOCK; }
        #endif
        return; // Segment not generated, but current step data still retained.
 800b3e8:	e0ea      	b.n	800b5c0 <st_prep_buffer+0xb3c>
 800b3ea:	46c0      	nop			; (mov r8, r8)
 800b3ec:	20000584 	.word	0x20000584
 800b3f0:	2000058c 	.word	0x2000058c
 800b3f4:	38aec33e 	.word	0x38aec33e
 800b3f8:	20000588 	.word	0x20000588
 800b3fc:	20000bb4 	.word	0x20000bb4
    // compensate, we track the time to execute the previous segment's partial step and simply
    // apply it with the partial step distance to the current segment, so that it minutely
    // adjusts the whole segment rate to keep step output exact. These rate adjustments are
    // typically very small and do not adversely effect performance, but ensures that Grbl
    // outputs the exact acceleration and velocity profiles as computed by the planner.
    dt += prep.dt_remainder; // Apply previous segment partial step execute time
 800b400:	4b71      	ldr	r3, [pc, #452]	; (800b5c8 <st_prep_buffer+0xb44>)
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	1c19      	adds	r1, r3, #0
 800b406:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b408:	f7f4 ffc2 	bl	8000390 <__aeabi_fadd>
 800b40c:	1c03      	adds	r3, r0, #0
 800b40e:	64bb      	str	r3, [r7, #72]	; 0x48
    float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 800b410:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b412:	69f8      	ldr	r0, [r7, #28]
 800b414:	f7f5 fc5e 	bl	8000cd4 <__aeabi_fsub>
 800b418:	1c03      	adds	r3, r0, #0
 800b41a:	1c19      	adds	r1, r3, #0
 800b41c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b41e:	f7f5 f949 	bl	80006b4 <__aeabi_fdiv>
 800b422:	1c03      	adds	r3, r0, #0
 800b424:	61bb      	str	r3, [r7, #24]

    // Compute CPU cycles per step for the prepped segment.
	uint32_t cycles = (uint32_t)ceilf((TICKS_PER_MICROSECOND * 1000000) *inv_rate * 60); // (cycles/step)
 800b426:	4b69      	ldr	r3, [pc, #420]	; (800b5cc <st_prep_buffer+0xb48>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	4969      	ldr	r1, [pc, #420]	; (800b5d0 <st_prep_buffer+0xb4c>)
 800b42c:	0018      	movs	r0, r3
 800b42e:	f7f4 fe75 	bl	800011c <__udivsi3>
 800b432:	0003      	movs	r3, r0
 800b434:	001a      	movs	r2, r3
 800b436:	4b66      	ldr	r3, [pc, #408]	; (800b5d0 <st_prep_buffer+0xb4c>)
 800b438:	4353      	muls	r3, r2
 800b43a:	0018      	movs	r0, r3
 800b43c:	f7f5 fe6e 	bl	800111c <__aeabi_ui2f>
 800b440:	1c03      	adds	r3, r0, #0
 800b442:	69b9      	ldr	r1, [r7, #24]
 800b444:	1c18      	adds	r0, r3, #0
 800b446:	f7f5 fb25 	bl	8000a94 <__aeabi_fmul>
 800b44a:	1c03      	adds	r3, r0, #0
 800b44c:	4961      	ldr	r1, [pc, #388]	; (800b5d4 <st_prep_buffer+0xb50>)
 800b44e:	1c18      	adds	r0, r3, #0
 800b450:	f7f5 fb20 	bl	8000a94 <__aeabi_fmul>
 800b454:	1c03      	adds	r3, r0, #0
 800b456:	1c18      	adds	r0, r3, #0
 800b458:	f001 f93a 	bl	800c6d0 <ceilf>
 800b45c:	1c03      	adds	r3, r0, #0
 800b45e:	1c18      	adds	r0, r3, #0
 800b460:	f7f4 ff60 	bl	8000324 <__aeabi_f2uiz>
 800b464:	0003      	movs	r3, r0
 800b466:	637b      	str	r3, [r7, #52]	; 0x34

    #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
      // Compute step timing and multi-axis smoothing level.
      // NOTE: AMASS overdrives the timer with each level, so only one prescalar is required.
      if (cycles < AMASS_LEVEL1) { prep_segment->amass_level = 0; }
 800b468:	4b58      	ldr	r3, [pc, #352]	; (800b5cc <st_prep_buffer+0xb48>)
 800b46a:	681a      	ldr	r2, [r3, #0]
 800b46c:	23fa      	movs	r3, #250	; 0xfa
 800b46e:	0159      	lsls	r1, r3, #5
 800b470:	0010      	movs	r0, r2
 800b472:	f7f4 fe53 	bl	800011c <__udivsi3>
 800b476:	0003      	movs	r3, r0
 800b478:	001a      	movs	r2, r3
 800b47a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d903      	bls.n	800b488 <st_prep_buffer+0xa04>
 800b480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b482:	2200      	movs	r2, #0
 800b484:	715a      	strb	r2, [r3, #5]
 800b486:	e032      	b.n	800b4ee <st_prep_buffer+0xa6a>
      else {
        if (cycles < AMASS_LEVEL2) { prep_segment->amass_level = 1; }
 800b488:	4b50      	ldr	r3, [pc, #320]	; (800b5cc <st_prep_buffer+0xb48>)
 800b48a:	681a      	ldr	r2, [r3, #0]
 800b48c:	23fa      	movs	r3, #250	; 0xfa
 800b48e:	0119      	lsls	r1, r3, #4
 800b490:	0010      	movs	r0, r2
 800b492:	f7f4 fe43 	bl	800011c <__udivsi3>
 800b496:	0003      	movs	r3, r0
 800b498:	001a      	movs	r2, r3
 800b49a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d903      	bls.n	800b4a8 <st_prep_buffer+0xa24>
 800b4a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	715a      	strb	r2, [r3, #5]
 800b4a6:	e012      	b.n	800b4ce <st_prep_buffer+0xa4a>
        else if (cycles < AMASS_LEVEL3) { prep_segment->amass_level = 2; }
 800b4a8:	4b48      	ldr	r3, [pc, #288]	; (800b5cc <st_prep_buffer+0xb48>)
 800b4aa:	681a      	ldr	r2, [r3, #0]
 800b4ac:	23fa      	movs	r3, #250	; 0xfa
 800b4ae:	00d9      	lsls	r1, r3, #3
 800b4b0:	0010      	movs	r0, r2
 800b4b2:	f7f4 fe33 	bl	800011c <__udivsi3>
 800b4b6:	0003      	movs	r3, r0
 800b4b8:	001a      	movs	r2, r3
 800b4ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d903      	bls.n	800b4c8 <st_prep_buffer+0xa44>
 800b4c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4c2:	2202      	movs	r2, #2
 800b4c4:	715a      	strb	r2, [r3, #5]
 800b4c6:	e002      	b.n	800b4ce <st_prep_buffer+0xa4a>
        else { prep_segment->amass_level = 3; }
 800b4c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ca:	2203      	movs	r2, #3
 800b4cc:	715a      	strb	r2, [r3, #5]
        cycles >>= prep_segment->amass_level;
 800b4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d0:	795b      	ldrb	r3, [r3, #5]
 800b4d2:	001a      	movs	r2, r3
 800b4d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4d6:	40d3      	lsrs	r3, r2
 800b4d8:	637b      	str	r3, [r7, #52]	; 0x34
        prep_segment->n_step <<= prep_segment->amass_level;
 800b4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4dc:	881b      	ldrh	r3, [r3, #0]
 800b4de:	001a      	movs	r2, r3
 800b4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e2:	795b      	ldrb	r3, [r3, #5]
 800b4e4:	409a      	lsls	r2, r3
 800b4e6:	0013      	movs	r3, r2
 800b4e8:	b29a      	uxth	r2, r3
 800b4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ec:	801a      	strh	r2, [r3, #0]
      }
      if (cycles < (1UL << 16)) { prep_segment->cycles_per_tick = cycles; } // < 65536 (4.1ms @ 16MHz)
 800b4ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4f0:	4a39      	ldr	r2, [pc, #228]	; (800b5d8 <st_prep_buffer+0xb54>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d804      	bhi.n	800b500 <st_prep_buffer+0xa7c>
 800b4f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4f8:	b29a      	uxth	r2, r3
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4fc:	805a      	strh	r2, [r3, #2]
 800b4fe:	e003      	b.n	800b508 <st_prep_buffer+0xa84>
      else { prep_segment->cycles_per_tick = 0xffff; } // Just set the slowest speed possible.
 800b500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b502:	2201      	movs	r2, #1
 800b504:	4252      	negs	r2, r2
 800b506:	805a      	strh	r2, [r3, #2]
        }
      }
    #endif

    // Segment complete! Increment segment buffer indices, so stepper ISR can immediately execute it.
    segment_buffer_head = segment_next_head;
 800b508:	4b34      	ldr	r3, [pc, #208]	; (800b5dc <st_prep_buffer+0xb58>)
 800b50a:	781a      	ldrb	r2, [r3, #0]
 800b50c:	4b34      	ldr	r3, [pc, #208]	; (800b5e0 <st_prep_buffer+0xb5c>)
 800b50e:	701a      	strb	r2, [r3, #0]
    if ( ++segment_next_head == SEGMENT_BUFFER_SIZE ) { segment_next_head = 0; }
 800b510:	4b32      	ldr	r3, [pc, #200]	; (800b5dc <st_prep_buffer+0xb58>)
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	3301      	adds	r3, #1
 800b516:	b2da      	uxtb	r2, r3
 800b518:	4b30      	ldr	r3, [pc, #192]	; (800b5dc <st_prep_buffer+0xb58>)
 800b51a:	701a      	strb	r2, [r3, #0]
 800b51c:	4b2f      	ldr	r3, [pc, #188]	; (800b5dc <st_prep_buffer+0xb58>)
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	2b06      	cmp	r3, #6
 800b522:	d102      	bne.n	800b52a <st_prep_buffer+0xaa6>
 800b524:	4b2d      	ldr	r3, [pc, #180]	; (800b5dc <st_prep_buffer+0xb58>)
 800b526:	2200      	movs	r2, #0
 800b528:	701a      	strb	r2, [r3, #0]

    // Update the appropriate planner and segment data.
    pl_block->millimeters = mm_remaining;
 800b52a:	4b2e      	ldr	r3, [pc, #184]	; (800b5e4 <st_prep_buffer+0xb60>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b530:	625a      	str	r2, [r3, #36]	; 0x24
    prep.steps_remaining = n_steps_remaining;
 800b532:	4b25      	ldr	r3, [pc, #148]	; (800b5c8 <st_prep_buffer+0xb44>)
 800b534:	6a3a      	ldr	r2, [r7, #32]
 800b536:	609a      	str	r2, [r3, #8]
    prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 800b538:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b53a:	6a38      	ldr	r0, [r7, #32]
 800b53c:	f7f5 fbca 	bl	8000cd4 <__aeabi_fsub>
 800b540:	1c03      	adds	r3, r0, #0
 800b542:	69b9      	ldr	r1, [r7, #24]
 800b544:	1c18      	adds	r0, r3, #0
 800b546:	f7f5 faa5 	bl	8000a94 <__aeabi_fmul>
 800b54a:	1c03      	adds	r3, r0, #0
 800b54c:	1c1a      	adds	r2, r3, #0
 800b54e:	4b1e      	ldr	r3, [pc, #120]	; (800b5c8 <st_prep_buffer+0xb44>)
 800b550:	605a      	str	r2, [r3, #4]

    // Check for exit conditions and flag to load next planner block.
    if (mm_remaining == prep.mm_complete) {
 800b552:	4b1d      	ldr	r3, [pc, #116]	; (800b5c8 <st_prep_buffer+0xb44>)
 800b554:	699b      	ldr	r3, [r3, #24]
 800b556:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b558:	1c18      	adds	r0, r3, #0
 800b55a:	f7f4 feb5 	bl	80002c8 <__aeabi_fcmpeq>
 800b55e:	1e03      	subs	r3, r0, #0
 800b560:	d100      	bne.n	800b564 <st_prep_buffer+0xae0>
 800b562:	e020      	b.n	800b5a6 <st_prep_buffer+0xb22>
      // End of planner block or forced-termination. No more distance to be executed.
      if (mm_remaining > 0.0f) { // At end of forced-termination.
 800b564:	2100      	movs	r1, #0
 800b566:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b568:	f7f4 fec8 	bl	80002fc <__aeabi_fcmpgt>
 800b56c:	1e03      	subs	r3, r0, #0
 800b56e:	d007      	beq.n	800b580 <st_prep_buffer+0xafc>
        // Reset prep parameters for resuming and then bail. Allow the stepper ISR to complete
        // the segment queue, where realtime protocol will set new state upon receiving the
        // cycle stop flag from the ISR. Prep_segment is blocked until then.
        bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 800b570:	4b1d      	ldr	r3, [pc, #116]	; (800b5e8 <st_prep_buffer+0xb64>)
 800b572:	791b      	ldrb	r3, [r3, #4]
 800b574:	2201      	movs	r2, #1
 800b576:	4313      	orrs	r3, r2
 800b578:	b2da      	uxtb	r2, r3
 800b57a:	4b1b      	ldr	r3, [pc, #108]	; (800b5e8 <st_prep_buffer+0xb64>)
 800b57c:	711a      	strb	r2, [r3, #4]
        #ifdef PARKING_ENABLE
          if (!(prep.recalculate_flag & PREP_FLAG_PARKING)) { prep.recalculate_flag |= PREP_FLAG_HOLD_PARTIAL_BLOCK; }
        #endif
        return; // Bail!
 800b57e:	e01f      	b.n	800b5c0 <st_prep_buffer+0xb3c>
      } else { // End of planner block
        // The planner block is complete. All steps are set to be executed in the segment buffer.
        if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 800b580:	4b19      	ldr	r3, [pc, #100]	; (800b5e8 <st_prep_buffer+0xb64>)
 800b582:	791b      	ldrb	r3, [r3, #4]
 800b584:	001a      	movs	r2, r3
 800b586:	2304      	movs	r3, #4
 800b588:	4013      	ands	r3, r2
 800b58a:	d007      	beq.n	800b59c <st_prep_buffer+0xb18>
          bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 800b58c:	4b16      	ldr	r3, [pc, #88]	; (800b5e8 <st_prep_buffer+0xb64>)
 800b58e:	791b      	ldrb	r3, [r3, #4]
 800b590:	2201      	movs	r2, #1
 800b592:	4313      	orrs	r3, r2
 800b594:	b2da      	uxtb	r2, r3
 800b596:	4b14      	ldr	r3, [pc, #80]	; (800b5e8 <st_prep_buffer+0xb64>)
 800b598:	711a      	strb	r2, [r3, #4]
          return;
 800b59a:	e011      	b.n	800b5c0 <st_prep_buffer+0xb3c>
        }
        pl_block = NULL; // Set pointer to indicate check and load next planner block.
 800b59c:	4b11      	ldr	r3, [pc, #68]	; (800b5e4 <st_prep_buffer+0xb60>)
 800b59e:	2200      	movs	r2, #0
 800b5a0:	601a      	str	r2, [r3, #0]
        plan_discard_current_block();
 800b5a2:	f7fb fb7d 	bl	8006ca0 <plan_discard_current_block>
  while (segment_buffer_tail != segment_next_head) { // Check if we need to fill the buffer.
 800b5a6:	4b11      	ldr	r3, [pc, #68]	; (800b5ec <st_prep_buffer+0xb68>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	b2da      	uxtb	r2, r3
 800b5ac:	4b0b      	ldr	r3, [pc, #44]	; (800b5dc <st_prep_buffer+0xb58>)
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d001      	beq.n	800b5b8 <st_prep_buffer+0xb34>
 800b5b4:	f7ff fa73 	bl	800aa9e <st_prep_buffer+0x1a>
 800b5b8:	e002      	b.n	800b5c0 <st_prep_buffer+0xb3c>
  if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 800b5ba:	46c0      	nop			; (mov r8, r8)
 800b5bc:	e000      	b.n	800b5c0 <st_prep_buffer+0xb3c>
      if (pl_block == NULL) { return; } // No planner blocks. Exit.
 800b5be:	46c0      	nop			; (mov r8, r8)
      }
    }

  }
}
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	b017      	add	sp, #92	; 0x5c
 800b5c4:	bd90      	pop	{r4, r7, pc}
 800b5c6:	46c0      	nop			; (mov r8, r8)
 800b5c8:	2000058c 	.word	0x2000058c
 800b5cc:	20000010 	.word	0x20000010
 800b5d0:	000f4240 	.word	0x000f4240
 800b5d4:	42700000 	.word	0x42700000
 800b5d8:	0000ffff 	.word	0x0000ffff
 800b5dc:	2000057a 	.word	0x2000057a
 800b5e0:	20000579 	.word	0x20000579
 800b5e4:	20000584 	.word	0x20000584
 800b5e8:	20000bb4 	.word	0x20000bb4
 800b5ec:	20000578 	.word	0x20000578

0800b5f0 <st_get_realtime_rate>:
// Called by realtime status reporting to fetch the current speed being executed. This value
// however is not exactly the current speed, but the speed computed in the last step segment
// in the segment buffer. It will always be behind by up to the number of segment blocks (-1)
// divided by the ACCELERATION TICKS PER SECOND in seconds.
float st_get_realtime_rate()
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	af00      	add	r7, sp, #0
  if (sys.state & (STATE_CYCLE | STATE_HOMING | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)){
 800b5f4:	4b06      	ldr	r3, [pc, #24]	; (800b610 <st_get_realtime_rate+0x20>)
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	001a      	movs	r2, r3
 800b5fa:	237c      	movs	r3, #124	; 0x7c
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	d002      	beq.n	800b606 <st_get_realtime_rate+0x16>
    return prep.current_speed;
 800b600:	4b04      	ldr	r3, [pc, #16]	; (800b614 <st_get_realtime_rate+0x24>)
 800b602:	69db      	ldr	r3, [r3, #28]
 800b604:	e000      	b.n	800b608 <st_get_realtime_rate+0x18>
  }
  return 0.0f;
 800b606:	2300      	movs	r3, #0
}
 800b608:	1c18      	adds	r0, r3, #0
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	46c0      	nop			; (mov r8, r8)
 800b610:	20000bb4 	.word	0x20000bb4
 800b614:	2000058c 	.word	0x2000058c

0800b618 <TIM_Configuration>:
	NVIC_Init(&NVIC_InitStructure);
}
#endif
#ifdef STM32F0DISCOVERY
void TIM_Configuration(TIM_TypeDef* TIMER, uint16_t Period, uint16_t Prescaler, uint8_t PP)
{
 800b618:	b590      	push	{r4, r7, lr}
 800b61a:	b089      	sub	sp, #36	; 0x24
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	000c      	movs	r4, r1
 800b622:	0010      	movs	r0, r2
 800b624:	0019      	movs	r1, r3
 800b626:	230a      	movs	r3, #10
 800b628:	18fb      	adds	r3, r7, r3
 800b62a:	1c22      	adds	r2, r4, #0
 800b62c:	801a      	strh	r2, [r3, #0]
 800b62e:	2308      	movs	r3, #8
 800b630:	18fb      	adds	r3, r7, r3
 800b632:	1c02      	adds	r2, r0, #0
 800b634:	801a      	strh	r2, [r3, #0]
 800b636:	1dfb      	adds	r3, r7, #7
 800b638:	1c0a      	adds	r2, r1, #0
 800b63a:	701a      	strb	r2, [r3, #0]
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	TIM_TimeBaseStructure.TIM_Period = Period - 1;
 800b63c:	230a      	movs	r3, #10
 800b63e:	18fb      	adds	r3, r7, r3
 800b640:	881b      	ldrh	r3, [r3, #0]
 800b642:	3b01      	subs	r3, #1
 800b644:	001a      	movs	r2, r3
 800b646:	2314      	movs	r3, #20
 800b648:	18fb      	adds	r3, r7, r3
 800b64a:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler - 1;
 800b64c:	2308      	movs	r3, #8
 800b64e:	18fb      	adds	r3, r7, r3
 800b650:	881b      	ldrh	r3, [r3, #0]
 800b652:	3b01      	subs	r3, #1
 800b654:	b29a      	uxth	r2, r3
 800b656:	2314      	movs	r3, #20
 800b658:	18fb      	adds	r3, r7, r3
 800b65a:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800b65c:	2314      	movs	r3, #20
 800b65e:	18fb      	adds	r3, r7, r3
 800b660:	2200      	movs	r2, #0
 800b662:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800b664:	2314      	movs	r3, #20
 800b666:	18fb      	adds	r3, r7, r3
 800b668:	2200      	movs	r2, #0
 800b66a:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIMER, &TIM_TimeBaseStructure);
 800b66c:	2314      	movs	r3, #20
 800b66e:	18fa      	adds	r2, r7, r3
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	0011      	movs	r1, r2
 800b674:	0018      	movs	r0, r3
 800b676:	f7f7 fd4f 	bl	8003118 <TIM_TimeBaseInit>

	TIM_ClearITPendingBit(TIMER, TIM_IT_Update);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	2101      	movs	r1, #1
 800b67e:	0018      	movs	r0, r3
 800b680:	f7f7 ff45 	bl	800350e <TIM_ClearITPendingBit>
	TIM_ITConfig(TIMER, TIM_IT_Update, ENABLE);
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2201      	movs	r2, #1
 800b688:	2101      	movs	r1, #1
 800b68a:	0018      	movs	r0, r3
 800b68c:	f7f7 ff16 	bl	80034bc <TIM_ITConfig>
	TIM_Cmd(TIMER, ENABLE);
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	2101      	movs	r1, #1
 800b694:	0018      	movs	r0, r3
 800b696:	f7f7 fdcf 	bl	8003238 <TIM_Cmd>

	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	if (TIMER == TIM2) { NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn; }
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	2380      	movs	r3, #128	; 0x80
 800b69e:	05db      	lsls	r3, r3, #23
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	d104      	bne.n	800b6ae <TIM_Configuration+0x96>
 800b6a4:	2310      	movs	r3, #16
 800b6a6:	18fb      	adds	r3, r7, r3
 800b6a8:	220f      	movs	r2, #15
 800b6aa:	701a      	strb	r2, [r3, #0]
 800b6ac:	e010      	b.n	800b6d0 <TIM_Configuration+0xb8>
	else if (TIMER == TIM3) { NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn; }
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	4a10      	ldr	r2, [pc, #64]	; (800b6f4 <TIM_Configuration+0xdc>)
 800b6b2:	4293      	cmp	r3, r2
 800b6b4:	d104      	bne.n	800b6c0 <TIM_Configuration+0xa8>
 800b6b6:	2310      	movs	r3, #16
 800b6b8:	18fb      	adds	r3, r7, r3
 800b6ba:	2210      	movs	r2, #16
 800b6bc:	701a      	strb	r2, [r3, #0]
 800b6be:	e007      	b.n	800b6d0 <TIM_Configuration+0xb8>
	else if (TIMER == TIM6) { NVIC_InitStructure.NVIC_IRQChannel = TIM6_DAC_IRQn; } // Was TIM4
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	4a0d      	ldr	r2, [pc, #52]	; (800b6f8 <TIM_Configuration+0xe0>)
 800b6c4:	4293      	cmp	r3, r2
 800b6c6:	d103      	bne.n	800b6d0 <TIM_Configuration+0xb8>
 800b6c8:	2310      	movs	r3, #16
 800b6ca:	18fb      	adds	r3, r7, r3
 800b6cc:	2211      	movs	r2, #17
 800b6ce:	701a      	strb	r2, [r3, #0]

	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PP;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelPriority = PP;
 800b6d0:	2310      	movs	r3, #16
 800b6d2:	18fb      	adds	r3, r7, r3
 800b6d4:	1dfa      	adds	r2, r7, #7
 800b6d6:	7812      	ldrb	r2, [r2, #0]
 800b6d8:	705a      	strb	r2, [r3, #1]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800b6da:	2310      	movs	r3, #16
 800b6dc:	18fb      	adds	r3, r7, r3
 800b6de:	2201      	movs	r2, #1
 800b6e0:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStructure);
 800b6e2:	2310      	movs	r3, #16
 800b6e4:	18fb      	adds	r3, r7, r3
 800b6e6:	0018      	movs	r0, r3
 800b6e8:	f7f7 fa78 	bl	8002bdc <NVIC_Init>
}
 800b6ec:	46c0      	nop			; (mov r8, r8)
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	b009      	add	sp, #36	; 0x24
 800b6f2:	bd90      	pop	{r4, r7, pc}
 800b6f4:	40000400 	.word	0x40000400
 800b6f8:	40001000 	.word	0x40001000

0800b6fc <system_init>:

#include "grbl.h"


void system_init()
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b086      	sub	sp, #24
 800b700:	af00      	add	r7, sp, #0
  NVIC_Init(&NVIC_InitStructure);
#endif
#ifdef STM32F0DISCOVERY
  GPIO_InitTypeDef GPIO_InitStructure;
  //RCC_APB2PeriphClockCmd(RCC_CONTROL_PORT | RCC_APB2Periph_AFIO, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_CONTROL_PORT, ENABLE);
 800b702:	2380      	movs	r3, #128	; 0x80
 800b704:	02db      	lsls	r3, r3, #11
 800b706:	2101      	movs	r1, #1
 800b708:	0018      	movs	r0, r3
 800b70a:	f7f7 fc7b 	bl	8003004 <RCC_AHBPeriphClockCmd>
  /* Enable SYSCFG's APB interface clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800b70e:	2101      	movs	r1, #1
 800b710:	2001      	movs	r0, #1
 800b712:	f7f7 fc97 	bl	8003044 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800b716:	2310      	movs	r3, #16
 800b718:	18fb      	adds	r3, r7, r3
 800b71a:	2203      	movs	r2, #3
 800b71c:	715a      	strb	r2, [r3, #5]
#ifdef DISABLE_CONTROL_PIN_PULL_UP
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
#else
  //GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800b71e:	2310      	movs	r3, #16
 800b720:	18fb      	adds	r3, r7, r3
 800b722:	2200      	movs	r2, #0
 800b724:	711a      	strb	r2, [r3, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800b726:	2310      	movs	r3, #16
 800b728:	18fb      	adds	r3, r7, r3
 800b72a:	2201      	movs	r2, #1
 800b72c:	71da      	strb	r2, [r3, #7]
#endif
  GPIO_InitStructure.GPIO_Pin = CONTROL_MASK;
 800b72e:	2310      	movs	r3, #16
 800b730:	18fb      	adds	r3, r7, r3
 800b732:	22f0      	movs	r2, #240	; 0xf0
 800b734:	0052      	lsls	r2, r2, #1
 800b736:	601a      	str	r2, [r3, #0]
  GPIO_Init(CONTROL_PORT, &GPIO_InitStructure);
 800b738:	2310      	movs	r3, #16
 800b73a:	18fb      	adds	r3, r7, r3
 800b73c:	4a1d      	ldr	r2, [pc, #116]	; (800b7b4 <system_init+0xb8>)
 800b73e:	0019      	movs	r1, r3
 800b740:	0010      	movs	r0, r2
 800b742:	f7f7 f957 	bl	80029f4 <GPIO_Init>

  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_RESET_BIT);
 800b746:	2105      	movs	r1, #5
 800b748:	2001      	movs	r0, #1
 800b74a:	f7f7 fc9b 	bl	8003084 <SYSCFG_EXTILineConfig>
  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_FEED_HOLD_BIT);
 800b74e:	2106      	movs	r1, #6
 800b750:	2001      	movs	r0, #1
 800b752:	f7f7 fc97 	bl	8003084 <SYSCFG_EXTILineConfig>
  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_CYCLE_START_BIT);
 800b756:	2107      	movs	r1, #7
 800b758:	2001      	movs	r0, #1
 800b75a:	f7f7 fc93 	bl	8003084 <SYSCFG_EXTILineConfig>
  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_SAFETY_DOOR_BIT);
 800b75e:	2108      	movs	r1, #8
 800b760:	2001      	movs	r0, #1
 800b762:	f7f7 fc8f 	bl	8003084 <SYSCFG_EXTILineConfig>

  EXTI_InitTypeDef EXTI_InitStructure;
  EXTI_InitStructure.EXTI_Line = CONTROL_MASK;    //
 800b766:	2308      	movs	r3, #8
 800b768:	18fb      	adds	r3, r7, r3
 800b76a:	22f0      	movs	r2, #240	; 0xf0
 800b76c:	0052      	lsls	r2, r2, #1
 800b76e:	601a      	str	r2, [r3, #0]
  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt; //Interrupt mode, optional values for the interrupt EXTI_Mode_Interrupt and event EXTI_Mode_Event.
 800b770:	2308      	movs	r3, #8
 800b772:	18fb      	adds	r3, r7, r3
 800b774:	2200      	movs	r2, #0
 800b776:	711a      	strb	r2, [r3, #4]
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling; //Trigger mode, can be a falling edge trigger EXTI_Trigger_Falling, the rising edge triggered EXTI_Trigger_Rising, or any level (rising edge and falling edge trigger EXTI_Trigger_Rising_Falling)
 800b778:	2308      	movs	r3, #8
 800b77a:	18fb      	adds	r3, r7, r3
 800b77c:	220c      	movs	r2, #12
 800b77e:	715a      	strb	r2, [r3, #5]
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800b780:	2308      	movs	r3, #8
 800b782:	18fb      	adds	r3, r7, r3
 800b784:	2201      	movs	r2, #1
 800b786:	719a      	strb	r2, [r3, #6]
  EXTI_Init(&EXTI_InitStructure);
 800b788:	2308      	movs	r3, #8
 800b78a:	18fb      	adds	r3, r7, r3
 800b78c:	0018      	movs	r0, r3
 800b78e:	f7f7 f893 	bl	80028b8 <EXTI_Init>

  NVIC_InitTypeDef NVIC_InitStructure;
  NVIC_InitStructure.NVIC_IRQChannel = EXTI4_15_IRQn; //Enable keypad external interrupt channel
 800b792:	1d3b      	adds	r3, r7, #4
 800b794:	2207      	movs	r2, #7
 800b796:	701a      	strb	r2, [r3, #0]
  //NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02; //Priority 2,
  //NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02; //Sub priority 2
  NVIC_InitStructure.NVIC_IRQChannelPriority = 0x02; // Priority 2
 800b798:	1d3b      	adds	r3, r7, #4
 800b79a:	2202      	movs	r2, #2
 800b79c:	705a      	strb	r2, [r3, #1]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //Enable external interrupt channel
 800b79e:	1d3b      	adds	r3, r7, #4
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	709a      	strb	r2, [r3, #2]
  NVIC_Init(&NVIC_InitStructure);
 800b7a4:	1d3b      	adds	r3, r7, #4
 800b7a6:	0018      	movs	r0, r3
 800b7a8:	f7f7 fa18 	bl	8002bdc <NVIC_Init>
#endif
}
 800b7ac:	46c0      	nop			; (mov r8, r8)
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	b006      	add	sp, #24
 800b7b2:	bd80      	pop	{r7, pc}
 800b7b4:	48000400 	.word	0x48000400

0800b7b8 <system_control_get_state>:

// Returns control pin state as a uint8 bitfield. Each bit indicates the input pin state, where
// triggered is 1 and not triggered is 0. Invert mask is applied. Bitfield organization is
// defined by the CONTROL_PIN_INDEX in the header file.
uint8_t system_control_get_state()
{
 800b7b8:	b590      	push	{r4, r7, lr}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
  uint8_t control_state = 0;
 800b7be:	1dfb      	adds	r3, r7, #7
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	701a      	strb	r2, [r3, #0]
#endif
#ifdef STM32F103C8
  uint16_t pin= GPIO_ReadInputData(CONTROL_PIN_PORT);
#endif
#ifdef STM32F0DISCOVERY
  uint16_t pin= GPIO_ReadInputData(CONTROL_PIN_PORT);
 800b7c4:	1d3c      	adds	r4, r7, #4
 800b7c6:	4b18      	ldr	r3, [pc, #96]	; (800b828 <system_control_get_state+0x70>)
 800b7c8:	0018      	movs	r0, r3
 800b7ca:	f7f7 f9a6 	bl	8002b1a <GPIO_ReadInputData>
 800b7ce:	0003      	movs	r3, r0
 800b7d0:	8023      	strh	r3, [r4, #0]
#endif
  #ifdef INVERT_CONTROL_PIN_MASK
    pin ^= INVERT_CONTROL_PIN_MASK;
  #endif
  if (pin) {
 800b7d2:	1d3b      	adds	r3, r7, #4
 800b7d4:	881b      	ldrh	r3, [r3, #0]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d020      	beq.n	800b81c <system_control_get_state+0x64>
    #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
      if (bit_isfalse(pin,(1<<CONTROL_SAFETY_DOOR_BIT))) { control_state |= CONTROL_PIN_INDEX_SAFETY_DOOR; }
    #endif
    if (bit_isfalse(pin,(1<<CONTROL_RESET_BIT))) { control_state |= CONTROL_PIN_INDEX_RESET; }
 800b7da:	1d3b      	adds	r3, r7, #4
 800b7dc:	881b      	ldrh	r3, [r3, #0]
 800b7de:	2220      	movs	r2, #32
 800b7e0:	4013      	ands	r3, r2
 800b7e2:	d105      	bne.n	800b7f0 <system_control_get_state+0x38>
 800b7e4:	1dfb      	adds	r3, r7, #7
 800b7e6:	1dfa      	adds	r2, r7, #7
 800b7e8:	7812      	ldrb	r2, [r2, #0]
 800b7ea:	2101      	movs	r1, #1
 800b7ec:	430a      	orrs	r2, r1
 800b7ee:	701a      	strb	r2, [r3, #0]
    if (bit_isfalse(pin,(1<<CONTROL_FEED_HOLD_BIT))) { control_state |= CONTROL_PIN_INDEX_FEED_HOLD; }
 800b7f0:	1d3b      	adds	r3, r7, #4
 800b7f2:	881b      	ldrh	r3, [r3, #0]
 800b7f4:	2240      	movs	r2, #64	; 0x40
 800b7f6:	4013      	ands	r3, r2
 800b7f8:	d105      	bne.n	800b806 <system_control_get_state+0x4e>
 800b7fa:	1dfb      	adds	r3, r7, #7
 800b7fc:	1dfa      	adds	r2, r7, #7
 800b7fe:	7812      	ldrb	r2, [r2, #0]
 800b800:	2102      	movs	r1, #2
 800b802:	430a      	orrs	r2, r1
 800b804:	701a      	strb	r2, [r3, #0]
    if (bit_isfalse(pin,(1<<CONTROL_CYCLE_START_BIT))) { control_state |= CONTROL_PIN_INDEX_CYCLE_START; }
 800b806:	1d3b      	adds	r3, r7, #4
 800b808:	881b      	ldrh	r3, [r3, #0]
 800b80a:	2280      	movs	r2, #128	; 0x80
 800b80c:	4013      	ands	r3, r2
 800b80e:	d105      	bne.n	800b81c <system_control_get_state+0x64>
 800b810:	1dfb      	adds	r3, r7, #7
 800b812:	1dfa      	adds	r2, r7, #7
 800b814:	7812      	ldrb	r2, [r2, #0]
 800b816:	2104      	movs	r1, #4
 800b818:	430a      	orrs	r2, r1
 800b81a:	701a      	strb	r2, [r3, #0]
  }
  return(control_state);
 800b81c:	1dfb      	adds	r3, r7, #7
 800b81e:	781b      	ldrb	r3, [r3, #0]
}
 800b820:	0018      	movs	r0, r3
 800b822:	46bd      	mov	sp, r7
 800b824:	b003      	add	sp, #12
 800b826:	bd90      	pop	{r4, r7, pc}
 800b828:	48000400 	.word	0x48000400

0800b82c <system_check_safety_door_ajar>:
}
#endif

// Returns if safety door is ajar(T) or closed(F), based on pin state.
uint8_t system_check_safety_door_ajar()
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	af00      	add	r7, sp, #0
  #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
    return(system_control_get_state() & CONTROL_PIN_INDEX_SAFETY_DOOR);
  #else
    return(false); // Input pin not enabled, so just return that it's closed.
 800b830:	2300      	movs	r3, #0
  #endif
}
 800b832:	0018      	movs	r0, r3
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <system_execute_startup>:


// Executes user startup script, if stored.
void system_execute_startup(char *line)
{
 800b838:	b590      	push	{r4, r7, lr}
 800b83a:	b085      	sub	sp, #20
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  uint8_t n;
  for (n=0; n < N_STARTUP_LINE; n++) {
 800b840:	230f      	movs	r3, #15
 800b842:	18fb      	adds	r3, r7, r3
 800b844:	2200      	movs	r2, #0
 800b846:	701a      	strb	r2, [r3, #0]
 800b848:	e02d      	b.n	800b8a6 <system_execute_startup+0x6e>
    if (!(settings_read_startup_line(n, line))) {
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	230f      	movs	r3, #15
 800b84e:	18fb      	adds	r3, r7, r3
 800b850:	781b      	ldrb	r3, [r3, #0]
 800b852:	0011      	movs	r1, r2
 800b854:	0018      	movs	r0, r3
 800b856:	f7fd ffed 	bl	8009834 <settings_read_startup_line>
 800b85a:	1e03      	subs	r3, r0, #0
 800b85c:	d108      	bne.n	800b870 <system_execute_startup+0x38>
      line[0] = 0;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2200      	movs	r2, #0
 800b862:	701a      	strb	r2, [r3, #0]
      report_execute_startup_message(line,STATUS_SETTING_READ_FAIL);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2107      	movs	r1, #7
 800b868:	0018      	movs	r0, r3
 800b86a:	f7fd fa8d 	bl	8008d88 <report_execute_startup_message>
 800b86e:	e013      	b.n	800b898 <system_execute_startup+0x60>
    } else {
      if (line[0] != 0) {
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d00f      	beq.n	800b898 <system_execute_startup+0x60>
        uint8_t status_code = gc_execute_line(line);
 800b878:	230e      	movs	r3, #14
 800b87a:	18fc      	adds	r4, r7, r3
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	0018      	movs	r0, r3
 800b880:	f7f8 f8ae 	bl	80039e0 <gc_execute_line>
 800b884:	0003      	movs	r3, r0
 800b886:	7023      	strb	r3, [r4, #0]
        report_execute_startup_message(line,status_code);
 800b888:	230e      	movs	r3, #14
 800b88a:	18fb      	adds	r3, r7, r3
 800b88c:	781a      	ldrb	r2, [r3, #0]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	0011      	movs	r1, r2
 800b892:	0018      	movs	r0, r3
 800b894:	f7fd fa78 	bl	8008d88 <report_execute_startup_message>
  for (n=0; n < N_STARTUP_LINE; n++) {
 800b898:	230f      	movs	r3, #15
 800b89a:	18fb      	adds	r3, r7, r3
 800b89c:	781a      	ldrb	r2, [r3, #0]
 800b89e:	230f      	movs	r3, #15
 800b8a0:	18fb      	adds	r3, r7, r3
 800b8a2:	3201      	adds	r2, #1
 800b8a4:	701a      	strb	r2, [r3, #0]
 800b8a6:	230f      	movs	r3, #15
 800b8a8:	18fb      	adds	r3, r7, r3
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d9cc      	bls.n	800b84a <system_execute_startup+0x12>
      }
    }
  }
}
 800b8b0:	46c0      	nop			; (mov r8, r8)
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	b005      	add	sp, #20
 800b8b6:	bd90      	pop	{r4, r7, pc}

0800b8b8 <system_execute_line>:
// next line during a cycle, so for switches like block delete, the switch only effects
// the lines that are processed afterward, not necessarily real-time during a cycle,
// since there are motions already stored in the buffer. However, this 'lag' should not
// be an issue, since these commands are not typically used during a cycle.
uint8_t system_execute_line(char *line)
{
 800b8b8:	b590      	push	{r4, r7, lr}
 800b8ba:	b087      	sub	sp, #28
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  uint8_t char_counter = 1;
 800b8c0:	2316      	movs	r3, #22
 800b8c2:	18fb      	adds	r3, r7, r3
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	701a      	strb	r2, [r3, #0]
  uint8_t helper_var = 0; // Helper variable
 800b8c8:	2317      	movs	r3, #23
 800b8ca:	18fb      	adds	r3, r7, r3
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	701a      	strb	r2, [r3, #0]
  float parameter, value;
  switch( line[char_counter] ) {
 800b8d0:	2316      	movs	r3, #22
 800b8d2:	18fb      	adds	r3, r7, r3
 800b8d4:	781b      	ldrb	r3, [r3, #0]
 800b8d6:	001a      	movs	r2, r3
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	189b      	adds	r3, r3, r2
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	2b43      	cmp	r3, #67	; 0x43
 800b8e0:	d026      	beq.n	800b930 <system_execute_line+0x78>
 800b8e2:	dc04      	bgt.n	800b8ee <system_execute_line+0x36>
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d009      	beq.n	800b8fc <system_execute_line+0x44>
 800b8e8:	2b24      	cmp	r3, #36	; 0x24
 800b8ea:	d021      	beq.n	800b930 <system_execute_line+0x78>
 800b8ec:	e06c      	b.n	800b9c8 <system_execute_line+0x110>
 800b8ee:	2b4a      	cmp	r3, #74	; 0x4a
 800b8f0:	d007      	beq.n	800b902 <system_execute_line+0x4a>
 800b8f2:	2b58      	cmp	r3, #88	; 0x58
 800b8f4:	d01c      	beq.n	800b930 <system_execute_line+0x78>
 800b8f6:	2b47      	cmp	r3, #71	; 0x47
 800b8f8:	d01a      	beq.n	800b930 <system_execute_line+0x78>
 800b8fa:	e065      	b.n	800b9c8 <system_execute_line+0x110>
    case 0 : report_grbl_help(); break;
 800b8fc:	f7fc ff7e 	bl	80087fc <report_grbl_help>
 800b900:	e23f      	b.n	800bd82 <system_execute_line+0x4ca>
    case 'J' : // Jogging
      // Execute only if in IDLE or JOG states.
      if (sys.state != STATE_IDLE && sys.state != STATE_JOG) { return(STATUS_IDLE_ERROR); }
 800b902:	4bbc      	ldr	r3, [pc, #752]	; (800bbf4 <system_execute_line+0x33c>)
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d005      	beq.n	800b916 <system_execute_line+0x5e>
 800b90a:	4bba      	ldr	r3, [pc, #744]	; (800bbf4 <system_execute_line+0x33c>)
 800b90c:	781b      	ldrb	r3, [r3, #0]
 800b90e:	2b20      	cmp	r3, #32
 800b910:	d001      	beq.n	800b916 <system_execute_line+0x5e>
 800b912:	2308      	movs	r3, #8
 800b914:	e236      	b.n	800bd84 <system_execute_line+0x4cc>
      if(line[2] != '=') { return(STATUS_INVALID_STATEMENT); }
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	3302      	adds	r3, #2
 800b91a:	781b      	ldrb	r3, [r3, #0]
 800b91c:	2b3d      	cmp	r3, #61	; 0x3d
 800b91e:	d001      	beq.n	800b924 <system_execute_line+0x6c>
 800b920:	2303      	movs	r3, #3
 800b922:	e22f      	b.n	800bd84 <system_execute_line+0x4cc>
      return(gc_execute_line(line)); // NOTE: $J= is ignored inside g-code parser and used to detect jog motions.
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	0018      	movs	r0, r3
 800b928:	f7f8 f85a 	bl	80039e0 <gc_execute_line>
 800b92c:	0003      	movs	r3, r0
 800b92e:	e229      	b.n	800bd84 <system_execute_line+0x4cc>
      break;
    case '$': case 'G': case 'C': case 'X':
      if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	3302      	adds	r3, #2
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d001      	beq.n	800b93e <system_execute_line+0x86>
 800b93a:	2303      	movs	r3, #3
 800b93c:	e222      	b.n	800bd84 <system_execute_line+0x4cc>
      switch( line[1] ) {
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	3301      	adds	r3, #1
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	2b43      	cmp	r3, #67	; 0x43
 800b946:	d016      	beq.n	800b976 <system_execute_line+0xbe>
 800b948:	dc02      	bgt.n	800b950 <system_execute_line+0x98>
 800b94a:	2b24      	cmp	r3, #36	; 0x24
 800b94c:	d005      	beq.n	800b95a <system_execute_line+0xa2>
            sys.state = STATE_IDLE;
            // Don't run startup script. Prevents stored moves in startup from causing accidents.
          } // Otherwise, no effect.
          break;
      }
      break;
 800b94e:	e218      	b.n	800bd82 <system_execute_line+0x4ca>
      switch( line[1] ) {
 800b950:	2b47      	cmp	r3, #71	; 0x47
 800b952:	d00d      	beq.n	800b970 <system_execute_line+0xb8>
 800b954:	2b58      	cmp	r3, #88	; 0x58
 800b956:	d025      	beq.n	800b9a4 <system_execute_line+0xec>
      break;
 800b958:	e213      	b.n	800bd82 <system_execute_line+0x4ca>
          if ( sys.state & (STATE_CYCLE | STATE_HOLD) ) { return(STATUS_IDLE_ERROR); } // Block during cycle. Takes too long to print.
 800b95a:	4ba6      	ldr	r3, [pc, #664]	; (800bbf4 <system_execute_line+0x33c>)
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	001a      	movs	r2, r3
 800b960:	2318      	movs	r3, #24
 800b962:	4013      	ands	r3, r2
 800b964:	d001      	beq.n	800b96a <system_execute_line+0xb2>
 800b966:	2308      	movs	r3, #8
 800b968:	e20c      	b.n	800bd84 <system_execute_line+0x4cc>
          else { report_grbl_settings(); }
 800b96a:	f7fc ff53 	bl	8008814 <report_grbl_settings>
          break;
 800b96e:	e02a      	b.n	800b9c6 <system_execute_line+0x10e>
          report_gcode_modes();
 800b970:	f7fd f936 	bl	8008be0 <report_gcode_modes>
          break;
 800b974:	e027      	b.n	800b9c6 <system_execute_line+0x10e>
          if ( sys.state == STATE_CHECK_MODE ) {
 800b976:	4b9f      	ldr	r3, [pc, #636]	; (800bbf4 <system_execute_line+0x33c>)
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d105      	bne.n	800b98a <system_execute_line+0xd2>
            mc_reset();
 800b97e:	f7fa fd83 	bl	8006488 <mc_reset>
            report_feedback_message(MESSAGE_DISABLED);
 800b982:	2005      	movs	r0, #5
 800b984:	f7fc fec4 	bl	8008710 <report_feedback_message>
          break;
 800b988:	e01d      	b.n	800b9c6 <system_execute_line+0x10e>
            if (sys.state) { return(STATUS_IDLE_ERROR); } // Requires no alarm mode.
 800b98a:	4b9a      	ldr	r3, [pc, #616]	; (800bbf4 <system_execute_line+0x33c>)
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d001      	beq.n	800b996 <system_execute_line+0xde>
 800b992:	2308      	movs	r3, #8
 800b994:	e1f6      	b.n	800bd84 <system_execute_line+0x4cc>
            sys.state = STATE_CHECK_MODE;
 800b996:	4b97      	ldr	r3, [pc, #604]	; (800bbf4 <system_execute_line+0x33c>)
 800b998:	2202      	movs	r2, #2
 800b99a:	701a      	strb	r2, [r3, #0]
            report_feedback_message(MESSAGE_ENABLED);
 800b99c:	2004      	movs	r0, #4
 800b99e:	f7fc feb7 	bl	8008710 <report_feedback_message>
          break;
 800b9a2:	e010      	b.n	800b9c6 <system_execute_line+0x10e>
          if (sys.state == STATE_ALARM) {
 800b9a4:	4b93      	ldr	r3, [pc, #588]	; (800bbf4 <system_execute_line+0x33c>)
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	2b01      	cmp	r3, #1
 800b9aa:	d10b      	bne.n	800b9c4 <system_execute_line+0x10c>
            if (system_check_safety_door_ajar()) { return(STATUS_CHECK_DOOR); }
 800b9ac:	f7ff ff3e 	bl	800b82c <system_check_safety_door_ajar>
 800b9b0:	1e03      	subs	r3, r0, #0
 800b9b2:	d001      	beq.n	800b9b8 <system_execute_line+0x100>
 800b9b4:	230d      	movs	r3, #13
 800b9b6:	e1e5      	b.n	800bd84 <system_execute_line+0x4cc>
            report_feedback_message(MESSAGE_ALARM_UNLOCK);
 800b9b8:	2003      	movs	r0, #3
 800b9ba:	f7fc fea9 	bl	8008710 <report_feedback_message>
            sys.state = STATE_IDLE;
 800b9be:	4b8d      	ldr	r3, [pc, #564]	; (800bbf4 <system_execute_line+0x33c>)
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	701a      	strb	r2, [r3, #0]
          break;
 800b9c4:	46c0      	nop			; (mov r8, r8)
      break;
 800b9c6:	e1dc      	b.n	800bd82 <system_execute_line+0x4ca>
    default :
      // Block any system command that requires the state as IDLE/ALARM. (i.e. EEPROM, homing)
      if ( !(sys.state == STATE_IDLE || sys.state == STATE_ALARM) ) { return(STATUS_IDLE_ERROR); }
 800b9c8:	4b8a      	ldr	r3, [pc, #552]	; (800bbf4 <system_execute_line+0x33c>)
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d005      	beq.n	800b9dc <system_execute_line+0x124>
 800b9d0:	4b88      	ldr	r3, [pc, #544]	; (800bbf4 <system_execute_line+0x33c>)
 800b9d2:	781b      	ldrb	r3, [r3, #0]
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	d001      	beq.n	800b9dc <system_execute_line+0x124>
 800b9d8:	2308      	movs	r3, #8
 800b9da:	e1d3      	b.n	800bd84 <system_execute_line+0x4cc>
      switch( line[1] ) {
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	3301      	adds	r3, #1
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	3b23      	subs	r3, #35	; 0x23
 800b9e4:	2b30      	cmp	r3, #48	; 0x30
 800b9e6:	d900      	bls.n	800b9ea <system_execute_line+0x132>
 800b9e8:	e129      	b.n	800bc3e <system_execute_line+0x386>
 800b9ea:	009a      	lsls	r2, r3, #2
 800b9ec:	4b82      	ldr	r3, [pc, #520]	; (800bbf8 <system_execute_line+0x340>)
 800b9ee:	18d3      	adds	r3, r2, r3
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	469f      	mov	pc, r3
        case '#' : // Print Grbl NGC parameters
          if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	3302      	adds	r3, #2
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d001      	beq.n	800ba02 <system_execute_line+0x14a>
 800b9fe:	2303      	movs	r3, #3
 800ba00:	e1c0      	b.n	800bd84 <system_execute_line+0x4cc>
          else { report_ngc_parameters(); }
 800ba02:	f7fd f87b 	bl	8008afc <report_ngc_parameters>
          break;
 800ba06:	e1bc      	b.n	800bd82 <system_execute_line+0x4ca>
        case 'H' : // Perform homing cycle [IDLE/ALARM]
          if (bit_isfalse(settings.flags,BITFLAG_HOMING_ENABLE)) {return(STATUS_SETTING_DISABLED); }
 800ba08:	4b7c      	ldr	r3, [pc, #496]	; (800bbfc <system_execute_line+0x344>)
 800ba0a:	2258      	movs	r2, #88	; 0x58
 800ba0c:	5c9b      	ldrb	r3, [r3, r2]
 800ba0e:	001a      	movs	r2, r3
 800ba10:	2310      	movs	r3, #16
 800ba12:	4013      	ands	r3, r2
 800ba14:	d101      	bne.n	800ba1a <system_execute_line+0x162>
 800ba16:	2305      	movs	r3, #5
 800ba18:	e1b4      	b.n	800bd84 <system_execute_line+0x4cc>
          if (system_check_safety_door_ajar()) { return(STATUS_CHECK_DOOR); } // Block if safety door is ajar.
 800ba1a:	f7ff ff07 	bl	800b82c <system_check_safety_door_ajar>
 800ba1e:	1e03      	subs	r3, r0, #0
 800ba20:	d001      	beq.n	800ba26 <system_execute_line+0x16e>
 800ba22:	230d      	movs	r3, #13
 800ba24:	e1ae      	b.n	800bd84 <system_execute_line+0x4cc>
          sys.state = STATE_HOMING; // Set system state variable
 800ba26:	4b73      	ldr	r3, [pc, #460]	; (800bbf4 <system_execute_line+0x33c>)
 800ba28:	2204      	movs	r2, #4
 800ba2a:	701a      	strb	r2, [r3, #0]
          if (line[2] == 0) {
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	3302      	adds	r3, #2
 800ba30:	781b      	ldrb	r3, [r3, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d108      	bne.n	800ba48 <system_execute_line+0x190>
            mc_homing_cycle(HOMING_CYCLE_ALL);
 800ba36:	2000      	movs	r0, #0
 800ba38:	f7fa fc6e 	bl	8006318 <mc_homing_cycle>
                case 'Z': mc_homing_cycle(HOMING_CYCLE_Z); break;
                default: return(STATUS_INVALID_STATEMENT);
              }
          #endif
          } else { return(STATUS_INVALID_STATEMENT); }
          if (!sys.abort) {  // Execute startup scripts after successful homing.
 800ba3c:	4b6d      	ldr	r3, [pc, #436]	; (800bbf4 <system_execute_line+0x33c>)
 800ba3e:	785b      	ldrb	r3, [r3, #1]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d000      	beq.n	800ba46 <system_execute_line+0x18e>
 800ba44:	e19c      	b.n	800bd80 <system_execute_line+0x4c8>
 800ba46:	e001      	b.n	800ba4c <system_execute_line+0x194>
          } else { return(STATUS_INVALID_STATEMENT); }
 800ba48:	2303      	movs	r3, #3
 800ba4a:	e19b      	b.n	800bd84 <system_execute_line+0x4cc>
            sys.state = STATE_IDLE; // Set to IDLE when complete.
 800ba4c:	4b69      	ldr	r3, [pc, #420]	; (800bbf4 <system_execute_line+0x33c>)
 800ba4e:	2200      	movs	r2, #0
 800ba50:	701a      	strb	r2, [r3, #0]
            st_go_idle(); // Set steppers to the settings idle state before returning.
 800ba52:	f7fe fbe9 	bl	800a228 <st_go_idle>
            if (line[2] == 0) { system_execute_startup(line); }
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	3302      	adds	r3, #2
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d000      	beq.n	800ba62 <system_execute_line+0x1aa>
 800ba60:	e18e      	b.n	800bd80 <system_execute_line+0x4c8>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	0018      	movs	r0, r3
 800ba66:	f7ff fee7 	bl	800b838 <system_execute_startup>
          }
          break;
 800ba6a:	e189      	b.n	800bd80 <system_execute_line+0x4c8>
        case 'S' : // Puts Grbl to sleep [IDLE/ALARM]
          if ((line[2] != 'L') || (line[3] != 'P') || (line[4] != 0)) { return(STATUS_INVALID_STATEMENT); }
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	3302      	adds	r3, #2
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	2b4c      	cmp	r3, #76	; 0x4c
 800ba74:	d109      	bne.n	800ba8a <system_execute_line+0x1d2>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	3303      	adds	r3, #3
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	2b50      	cmp	r3, #80	; 0x50
 800ba7e:	d104      	bne.n	800ba8a <system_execute_line+0x1d2>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	3304      	adds	r3, #4
 800ba84:	781b      	ldrb	r3, [r3, #0]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d001      	beq.n	800ba8e <system_execute_line+0x1d6>
 800ba8a:	2303      	movs	r3, #3
 800ba8c:	e17a      	b.n	800bd84 <system_execute_line+0x4cc>
          system_set_exec_state_flag(EXEC_SLEEP); // Set to execute sleep mode immediately
 800ba8e:	2080      	movs	r0, #128	; 0x80
 800ba90:	f000 fa68 	bl	800bf64 <system_set_exec_state_flag>
          break;
 800ba94:	e175      	b.n	800bd82 <system_execute_line+0x4ca>
        case 'I' : // Print or store build info. [IDLE/ALARM]
          if ( line[++char_counter] == 0 ) {
 800ba96:	2316      	movs	r3, #22
 800ba98:	18fb      	adds	r3, r7, r3
 800ba9a:	781b      	ldrb	r3, [r3, #0]
 800ba9c:	3301      	adds	r3, #1
 800ba9e:	b2da      	uxtb	r2, r3
 800baa0:	2316      	movs	r3, #22
 800baa2:	18fb      	adds	r3, r7, r3
 800baa4:	701a      	strb	r2, [r3, #0]
 800baa6:	2316      	movs	r3, #22
 800baa8:	18fb      	adds	r3, r7, r3
 800baaa:	781b      	ldrb	r3, [r3, #0]
 800baac:	001a      	movs	r2, r3
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	189b      	adds	r3, r3, r2
 800bab2:	781b      	ldrb	r3, [r3, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d108      	bne.n	800baca <system_execute_line+0x212>
            settings_read_build_info(line);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	0018      	movs	r0, r3
 800babc:	f7fd fee6 	bl	800988c <settings_read_build_info>
            report_build_info(line);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	0018      	movs	r0, r3
 800bac4:	f7fd f97a 	bl	8008dbc <report_build_info>
                line[char_counter-helper_var] = line[char_counter];
              } while (line[char_counter++] != 0);
              settings_store_build_info(line);
          #endif
          }
          break;
 800bac8:	e15b      	b.n	800bd82 <system_execute_line+0x4ca>
              if(line[char_counter++] != '=') { return(STATUS_INVALID_STATEMENT); }
 800baca:	2316      	movs	r3, #22
 800bacc:	18fb      	adds	r3, r7, r3
 800bace:	781b      	ldrb	r3, [r3, #0]
 800bad0:	1c5a      	adds	r2, r3, #1
 800bad2:	b2d1      	uxtb	r1, r2
 800bad4:	2216      	movs	r2, #22
 800bad6:	18ba      	adds	r2, r7, r2
 800bad8:	7011      	strb	r1, [r2, #0]
 800bada:	001a      	movs	r2, r3
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	189b      	adds	r3, r3, r2
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	2b3d      	cmp	r3, #61	; 0x3d
 800bae4:	d001      	beq.n	800baea <system_execute_line+0x232>
 800bae6:	2303      	movs	r3, #3
 800bae8:	e14c      	b.n	800bd84 <system_execute_line+0x4cc>
              helper_var = char_counter; // Set helper variable as counter to start of user info line.
 800baea:	2317      	movs	r3, #23
 800baec:	18fb      	adds	r3, r7, r3
 800baee:	2216      	movs	r2, #22
 800baf0:	18ba      	adds	r2, r7, r2
 800baf2:	7812      	ldrb	r2, [r2, #0]
 800baf4:	701a      	strb	r2, [r3, #0]
                line[char_counter-helper_var] = line[char_counter];
 800baf6:	2316      	movs	r3, #22
 800baf8:	18fb      	adds	r3, r7, r3
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	001a      	movs	r2, r3
 800bafe:	2317      	movs	r3, #23
 800bb00:	18fb      	adds	r3, r7, r3
 800bb02:	781b      	ldrb	r3, [r3, #0]
 800bb04:	1ad3      	subs	r3, r2, r3
 800bb06:	001a      	movs	r2, r3
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	189b      	adds	r3, r3, r2
 800bb0c:	2216      	movs	r2, #22
 800bb0e:	18ba      	adds	r2, r7, r2
 800bb10:	7812      	ldrb	r2, [r2, #0]
 800bb12:	0011      	movs	r1, r2
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	1852      	adds	r2, r2, r1
 800bb18:	7812      	ldrb	r2, [r2, #0]
 800bb1a:	701a      	strb	r2, [r3, #0]
              } while (line[char_counter++] != 0);
 800bb1c:	2316      	movs	r3, #22
 800bb1e:	18fb      	adds	r3, r7, r3
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	1c5a      	adds	r2, r3, #1
 800bb24:	b2d1      	uxtb	r1, r2
 800bb26:	2216      	movs	r2, #22
 800bb28:	18ba      	adds	r2, r7, r2
 800bb2a:	7011      	strb	r1, [r2, #0]
 800bb2c:	001a      	movs	r2, r3
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	189b      	adds	r3, r3, r2
 800bb32:	781b      	ldrb	r3, [r3, #0]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d1de      	bne.n	800baf6 <system_execute_line+0x23e>
              settings_store_build_info(line);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	0018      	movs	r0, r3
 800bb3c:	f7fd fd4c 	bl	80095d8 <settings_store_build_info>
          break;
 800bb40:	e11f      	b.n	800bd82 <system_execute_line+0x4ca>
        case 'R' : // Restore defaults [IDLE/ALARM]
          if ((line[2] != 'S') || (line[3] != 'T') || (line[4] != '=') || (line[6] != 0)) { return(STATUS_INVALID_STATEMENT); }
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	3302      	adds	r3, #2
 800bb46:	781b      	ldrb	r3, [r3, #0]
 800bb48:	2b53      	cmp	r3, #83	; 0x53
 800bb4a:	d10e      	bne.n	800bb6a <system_execute_line+0x2b2>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	3303      	adds	r3, #3
 800bb50:	781b      	ldrb	r3, [r3, #0]
 800bb52:	2b54      	cmp	r3, #84	; 0x54
 800bb54:	d109      	bne.n	800bb6a <system_execute_line+0x2b2>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	3304      	adds	r3, #4
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	2b3d      	cmp	r3, #61	; 0x3d
 800bb5e:	d104      	bne.n	800bb6a <system_execute_line+0x2b2>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	3306      	adds	r3, #6
 800bb64:	781b      	ldrb	r3, [r3, #0]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d001      	beq.n	800bb6e <system_execute_line+0x2b6>
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	e10a      	b.n	800bd84 <system_execute_line+0x4cc>
          switch (line[5]) {
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	3305      	adds	r3, #5
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	2b24      	cmp	r3, #36	; 0x24
 800bb76:	d004      	beq.n	800bb82 <system_execute_line+0x2ca>
 800bb78:	2b2a      	cmp	r3, #42	; 0x2a
 800bb7a:	d00a      	beq.n	800bb92 <system_execute_line+0x2da>
 800bb7c:	2b23      	cmp	r3, #35	; 0x23
 800bb7e:	d004      	beq.n	800bb8a <system_execute_line+0x2d2>
 800bb80:	e00b      	b.n	800bb9a <system_execute_line+0x2e2>
            #ifdef ENABLE_RESTORE_EEPROM_DEFAULT_SETTINGS
              case '$': settings_restore(SETTINGS_RESTORE_DEFAULTS); break;
 800bb82:	2001      	movs	r0, #1
 800bb84:	f7fd fd68 	bl	8009658 <settings_restore>
 800bb88:	e009      	b.n	800bb9e <system_execute_line+0x2e6>
            #endif
            #ifdef ENABLE_RESTORE_EEPROM_CLEAR_PARAMETERS
              case '#': settings_restore(SETTINGS_RESTORE_PARAMETERS); break;
 800bb8a:	2002      	movs	r0, #2
 800bb8c:	f7fd fd64 	bl	8009658 <settings_restore>
 800bb90:	e005      	b.n	800bb9e <system_execute_line+0x2e6>
            #endif
            #ifdef ENABLE_RESTORE_EEPROM_WIPE_ALL
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
 800bb92:	20ff      	movs	r0, #255	; 0xff
 800bb94:	f7fd fd60 	bl	8009658 <settings_restore>
 800bb98:	e001      	b.n	800bb9e <system_execute_line+0x2e6>
            #endif
            default: return(STATUS_INVALID_STATEMENT);
 800bb9a:	2303      	movs	r3, #3
 800bb9c:	e0f2      	b.n	800bd84 <system_execute_line+0x4cc>
          }
          report_feedback_message(MESSAGE_RESTORE_DEFAULTS);
 800bb9e:	2009      	movs	r0, #9
 800bba0:	f7fc fdb6 	bl	8008710 <report_feedback_message>
          mc_reset(); // Force reset to ensure settings are initialized correctly.
 800bba4:	f7fa fc70 	bl	8006488 <mc_reset>
          break;
 800bba8:	e0eb      	b.n	800bd82 <system_execute_line+0x4ca>
        case 'N' : // Startup lines. [IDLE/ALARM]
          if ( line[++char_counter] == 0 ) { // Print startup lines
 800bbaa:	2316      	movs	r3, #22
 800bbac:	18fb      	adds	r3, r7, r3
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	b2da      	uxtb	r2, r3
 800bbb4:	2316      	movs	r3, #22
 800bbb6:	18fb      	adds	r3, r7, r3
 800bbb8:	701a      	strb	r2, [r3, #0]
 800bbba:	2316      	movs	r3, #22
 800bbbc:	18fb      	adds	r3, r7, r3
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	001a      	movs	r2, r3
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	189b      	adds	r3, r3, r2
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d12e      	bne.n	800bc2a <system_execute_line+0x372>
            for (helper_var=0; helper_var < N_STARTUP_LINE; helper_var++) {
 800bbcc:	2317      	movs	r3, #23
 800bbce:	18fb      	adds	r3, r7, r3
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	701a      	strb	r2, [r3, #0]
 800bbd4:	e023      	b.n	800bc1e <system_execute_line+0x366>
              if (!(settings_read_startup_line(helper_var, line))) {
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	2317      	movs	r3, #23
 800bbda:	18fb      	adds	r3, r7, r3
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	0011      	movs	r1, r2
 800bbe0:	0018      	movs	r0, r3
 800bbe2:	f7fd fe27 	bl	8009834 <settings_read_startup_line>
 800bbe6:	1e03      	subs	r3, r0, #0
 800bbe8:	d10a      	bne.n	800bc00 <system_execute_line+0x348>
                report_status_message(STATUS_SETTING_READ_FAIL);
 800bbea:	2007      	movs	r0, #7
 800bbec:	f7fc fd52 	bl	8008694 <report_status_message>
 800bbf0:	e00e      	b.n	800bc10 <system_execute_line+0x358>
 800bbf2:	46c0      	nop			; (mov r8, r8)
 800bbf4:	20000bb4 	.word	0x20000bb4
 800bbf8:	0800df94 	.word	0x0800df94
 800bbfc:	20000b44 	.word	0x20000b44
              } else {
                report_startup_line(helper_var,line);
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	2317      	movs	r3, #23
 800bc04:	18fb      	adds	r3, r7, r3
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	0011      	movs	r1, r2
 800bc0a:	0018      	movs	r0, r3
 800bc0c:	f7fd f89c 	bl	8008d48 <report_startup_line>
            for (helper_var=0; helper_var < N_STARTUP_LINE; helper_var++) {
 800bc10:	2317      	movs	r3, #23
 800bc12:	18fb      	adds	r3, r7, r3
 800bc14:	781a      	ldrb	r2, [r3, #0]
 800bc16:	2317      	movs	r3, #23
 800bc18:	18fb      	adds	r3, r7, r3
 800bc1a:	3201      	adds	r2, #1
 800bc1c:	701a      	strb	r2, [r3, #0]
 800bc1e:	2317      	movs	r3, #23
 800bc20:	18fb      	adds	r3, r7, r3
 800bc22:	781b      	ldrb	r3, [r3, #0]
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d9d6      	bls.n	800bbd6 <system_execute_line+0x31e>
              }
            }
            break;
 800bc28:	e0ab      	b.n	800bd82 <system_execute_line+0x4ca>
          } else { // Store startup line [IDLE Only] Prevents motion during ALARM.
            if (sys.state != STATE_IDLE) { return(STATUS_IDLE_ERROR); } // Store only when idle.
 800bc2a:	4b58      	ldr	r3, [pc, #352]	; (800bd8c <system_execute_line+0x4d4>)
 800bc2c:	781b      	ldrb	r3, [r3, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d001      	beq.n	800bc36 <system_execute_line+0x37e>
 800bc32:	2308      	movs	r3, #8
 800bc34:	e0a6      	b.n	800bd84 <system_execute_line+0x4cc>
            helper_var = true;  // Set helper_var to flag storing method.
 800bc36:	2317      	movs	r3, #23
 800bc38:	18fb      	adds	r3, r7, r3
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	701a      	strb	r2, [r3, #0]
            // No break. Continues into default: to read remaining command characters.
          }
        default :  // Storing setting methods [IDLE/ALARM]
          if(!read_float(line, &char_counter, &parameter)) { return(STATUS_BAD_NUMBER_FORMAT); }
 800bc3e:	2310      	movs	r3, #16
 800bc40:	18fa      	adds	r2, r7, r3
 800bc42:	2316      	movs	r3, #22
 800bc44:	18f9      	adds	r1, r7, r3
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	0018      	movs	r0, r3
 800bc4a:	f7fa fc55 	bl	80064f8 <read_float>
 800bc4e:	1e03      	subs	r3, r0, #0
 800bc50:	d101      	bne.n	800bc56 <system_execute_line+0x39e>
 800bc52:	2302      	movs	r3, #2
 800bc54:	e096      	b.n	800bd84 <system_execute_line+0x4cc>
          if(line[char_counter++] != '=') { return(STATUS_INVALID_STATEMENT); }
 800bc56:	2316      	movs	r3, #22
 800bc58:	18fb      	adds	r3, r7, r3
 800bc5a:	781b      	ldrb	r3, [r3, #0]
 800bc5c:	1c5a      	adds	r2, r3, #1
 800bc5e:	b2d1      	uxtb	r1, r2
 800bc60:	2216      	movs	r2, #22
 800bc62:	18ba      	adds	r2, r7, r2
 800bc64:	7011      	strb	r1, [r2, #0]
 800bc66:	001a      	movs	r2, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	189b      	adds	r3, r3, r2
 800bc6c:	781b      	ldrb	r3, [r3, #0]
 800bc6e:	2b3d      	cmp	r3, #61	; 0x3d
 800bc70:	d001      	beq.n	800bc76 <system_execute_line+0x3be>
 800bc72:	2303      	movs	r3, #3
 800bc74:	e086      	b.n	800bd84 <system_execute_line+0x4cc>
          if (helper_var) { // Store startup line
 800bc76:	2317      	movs	r3, #23
 800bc78:	18fb      	adds	r3, r7, r3
 800bc7a:	781b      	ldrb	r3, [r3, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d054      	beq.n	800bd2a <system_execute_line+0x472>
            // Prepare sending gcode block to gcode parser by shifting all characters
            helper_var = char_counter; // Set helper variable as counter to start of gcode block
 800bc80:	2317      	movs	r3, #23
 800bc82:	18fb      	adds	r3, r7, r3
 800bc84:	2216      	movs	r2, #22
 800bc86:	18ba      	adds	r2, r7, r2
 800bc88:	7812      	ldrb	r2, [r2, #0]
 800bc8a:	701a      	strb	r2, [r3, #0]
            do {
              line[char_counter-helper_var] = line[char_counter];
 800bc8c:	2316      	movs	r3, #22
 800bc8e:	18fb      	adds	r3, r7, r3
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	001a      	movs	r2, r3
 800bc94:	2317      	movs	r3, #23
 800bc96:	18fb      	adds	r3, r7, r3
 800bc98:	781b      	ldrb	r3, [r3, #0]
 800bc9a:	1ad3      	subs	r3, r2, r3
 800bc9c:	001a      	movs	r2, r3
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	189b      	adds	r3, r3, r2
 800bca2:	2216      	movs	r2, #22
 800bca4:	18ba      	adds	r2, r7, r2
 800bca6:	7812      	ldrb	r2, [r2, #0]
 800bca8:	0011      	movs	r1, r2
 800bcaa:	687a      	ldr	r2, [r7, #4]
 800bcac:	1852      	adds	r2, r2, r1
 800bcae:	7812      	ldrb	r2, [r2, #0]
 800bcb0:	701a      	strb	r2, [r3, #0]
            } while (line[char_counter++] != 0);
 800bcb2:	2316      	movs	r3, #22
 800bcb4:	18fb      	adds	r3, r7, r3
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	1c5a      	adds	r2, r3, #1
 800bcba:	b2d1      	uxtb	r1, r2
 800bcbc:	2216      	movs	r2, #22
 800bcbe:	18ba      	adds	r2, r7, r2
 800bcc0:	7011      	strb	r1, [r2, #0]
 800bcc2:	001a      	movs	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	189b      	adds	r3, r3, r2
 800bcc8:	781b      	ldrb	r3, [r3, #0]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d1de      	bne.n	800bc8c <system_execute_line+0x3d4>
            // Execute gcode block to ensure block is valid.
            helper_var = gc_execute_line(line); // Set helper_var to returned status code.
 800bcce:	2317      	movs	r3, #23
 800bcd0:	18fc      	adds	r4, r7, r3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	0018      	movs	r0, r3
 800bcd6:	f7f7 fe83 	bl	80039e0 <gc_execute_line>
 800bcda:	0003      	movs	r3, r0
 800bcdc:	7023      	strb	r3, [r4, #0]
            if (helper_var) { return(helper_var); }
 800bcde:	2317      	movs	r3, #23
 800bce0:	18fb      	adds	r3, r7, r3
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d003      	beq.n	800bcf0 <system_execute_line+0x438>
 800bce8:	2317      	movs	r3, #23
 800bcea:	18fb      	adds	r3, r7, r3
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	e049      	b.n	800bd84 <system_execute_line+0x4cc>
            else {
              helper_var = trunc(parameter); // Set helper_var to int value of parameter
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	1c18      	adds	r0, r3, #0
 800bcf4:	f7f6 fce6 	bl	80026c4 <__aeabi_f2d>
 800bcf8:	0003      	movs	r3, r0
 800bcfa:	000c      	movs	r4, r1
 800bcfc:	0018      	movs	r0, r3
 800bcfe:	0021      	movs	r1, r4
 800bd00:	f000 fcb6 	bl	800c670 <trunc>
 800bd04:	0002      	movs	r2, r0
 800bd06:	000b      	movs	r3, r1
 800bd08:	2117      	movs	r1, #23
 800bd0a:	187c      	adds	r4, r7, r1
 800bd0c:	0010      	movs	r0, r2
 800bd0e:	0019      	movs	r1, r3
 800bd10:	f7f4 fb20 	bl	8000354 <__aeabi_d2uiz>
 800bd14:	0003      	movs	r3, r0
 800bd16:	7023      	strb	r3, [r4, #0]
              settings_store_startup_line(helper_var,line);
 800bd18:	687a      	ldr	r2, [r7, #4]
 800bd1a:	2317      	movs	r3, #23
 800bd1c:	18fb      	adds	r3, r7, r3
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	0011      	movs	r1, r2
 800bd22:	0018      	movs	r0, r3
 800bd24:	f7fd fc38 	bl	8009598 <settings_store_startup_line>
 800bd28:	e02b      	b.n	800bd82 <system_execute_line+0x4ca>
            }
          } else { // Store global setting.
            if(!read_float(line, &char_counter, &value)) { return(STATUS_BAD_NUMBER_FORMAT); }
 800bd2a:	230c      	movs	r3, #12
 800bd2c:	18fa      	adds	r2, r7, r3
 800bd2e:	2316      	movs	r3, #22
 800bd30:	18f9      	adds	r1, r7, r3
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	0018      	movs	r0, r3
 800bd36:	f7fa fbdf 	bl	80064f8 <read_float>
 800bd3a:	1e03      	subs	r3, r0, #0
 800bd3c:	d101      	bne.n	800bd42 <system_execute_line+0x48a>
 800bd3e:	2302      	movs	r3, #2
 800bd40:	e020      	b.n	800bd84 <system_execute_line+0x4cc>
            if((line[char_counter] != 0) || (parameter > 255)) { return(STATUS_INVALID_STATEMENT); }
 800bd42:	2316      	movs	r3, #22
 800bd44:	18fb      	adds	r3, r7, r3
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	001a      	movs	r2, r3
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	189b      	adds	r3, r3, r2
 800bd4e:	781b      	ldrb	r3, [r3, #0]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d106      	bne.n	800bd62 <system_execute_line+0x4aa>
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	490e      	ldr	r1, [pc, #56]	; (800bd90 <system_execute_line+0x4d8>)
 800bd58:	1c18      	adds	r0, r3, #0
 800bd5a:	f7f4 facf 	bl	80002fc <__aeabi_fcmpgt>
 800bd5e:	1e03      	subs	r3, r0, #0
 800bd60:	d001      	beq.n	800bd66 <system_execute_line+0x4ae>
 800bd62:	2303      	movs	r3, #3
 800bd64:	e00e      	b.n	800bd84 <system_execute_line+0x4cc>
            return(settings_store_global_setting((uint8_t)parameter, value));
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	1c18      	adds	r0, r3, #0
 800bd6a:	f7f4 fadb 	bl	8000324 <__aeabi_f2uiz>
 800bd6e:	0003      	movs	r3, r0
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	68fa      	ldr	r2, [r7, #12]
 800bd74:	1c11      	adds	r1, r2, #0
 800bd76:	0018      	movs	r0, r3
 800bd78:	f7fd fdf2 	bl	8009960 <settings_store_global_setting>
 800bd7c:	0003      	movs	r3, r0
 800bd7e:	e001      	b.n	800bd84 <system_execute_line+0x4cc>
          break;
 800bd80:	46c0      	nop			; (mov r8, r8)
          }
      }
  }
  return(STATUS_OK); // If '$' command makes it to here, then everything's ok.
 800bd82:	2300      	movs	r3, #0
}
 800bd84:	0018      	movs	r0, r3
 800bd86:	46bd      	mov	sp, r7
 800bd88:	b007      	add	sp, #28
 800bd8a:	bd90      	pop	{r4, r7, pc}
 800bd8c:	20000bb4 	.word	0x20000bb4
 800bd90:	437f0000 	.word	0x437f0000

0800bd94 <system_flag_wco_change>:



void system_flag_wco_change()
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	af00      	add	r7, sp, #0
  #ifdef FORCE_BUFFER_SYNC_DURING_WCO_CHANGE
    protocol_buffer_synchronize();
 800bd98:	f7fb ff4c 	bl	8007c34 <protocol_buffer_synchronize>
  #endif
  sys.report_wco_counter = 0;
 800bd9c:	4b02      	ldr	r3, [pc, #8]	; (800bda8 <system_flag_wco_change+0x14>)
 800bd9e:	2200      	movs	r2, #0
 800bda0:	731a      	strb	r2, [r3, #12]
}
 800bda2:	46c0      	nop			; (mov r8, r8)
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	20000bb4 	.word	0x20000bb4

0800bdac <system_convert_axis_steps_to_mpos>:

// Returns machine position of axis 'idx'. Must be sent a 'step' array.
// NOTE: If motor steps and machine position are not in the same coordinate frame, this function
//   serves as a central place to compute the transformation.
float system_convert_axis_steps_to_mpos(int32_t *steps, uint8_t idx)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b084      	sub	sp, #16
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	000a      	movs	r2, r1
 800bdb6:	1cfb      	adds	r3, r7, #3
 800bdb8:	701a      	strb	r2, [r3, #0]
  float pos;
  #ifdef COREXY
    if (idx==X_AXIS) {
 800bdba:	1cfb      	adds	r3, r7, #3
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d112      	bne.n	800bde8 <system_convert_axis_steps_to_mpos+0x3c>
      pos = (float)system_convert_corexy_to_x_axis_steps(steps) / settings.steps_per_mm[idx];
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	0018      	movs	r0, r3
 800bdc6:	f000 f86b 	bl	800bea0 <system_convert_corexy_to_x_axis_steps>
 800bdca:	0003      	movs	r3, r0
 800bdcc:	0018      	movs	r0, r3
 800bdce:	f7f5 f955 	bl	800107c <__aeabi_i2f>
 800bdd2:	1cfb      	adds	r3, r7, #3
 800bdd4:	781a      	ldrb	r2, [r3, #0]
 800bdd6:	4b1c      	ldr	r3, [pc, #112]	; (800be48 <system_convert_axis_steps_to_mpos+0x9c>)
 800bdd8:	0092      	lsls	r2, r2, #2
 800bdda:	58d3      	ldr	r3, [r2, r3]
 800bddc:	1c19      	adds	r1, r3, #0
 800bdde:	f7f4 fc69 	bl	80006b4 <__aeabi_fdiv>
 800bde2:	1c03      	adds	r3, r0, #0
 800bde4:	60fb      	str	r3, [r7, #12]
 800bde6:	e029      	b.n	800be3c <system_convert_axis_steps_to_mpos+0x90>
    } else if (idx==Y_AXIS) {
 800bde8:	1cfb      	adds	r3, r7, #3
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d112      	bne.n	800be16 <system_convert_axis_steps_to_mpos+0x6a>
      pos = (float)system_convert_corexy_to_y_axis_steps(steps) / settings.steps_per_mm[idx];
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	0018      	movs	r0, r3
 800bdf4:	f000 f866 	bl	800bec4 <system_convert_corexy_to_y_axis_steps>
 800bdf8:	0003      	movs	r3, r0
 800bdfa:	0018      	movs	r0, r3
 800bdfc:	f7f5 f93e 	bl	800107c <__aeabi_i2f>
 800be00:	1cfb      	adds	r3, r7, #3
 800be02:	781a      	ldrb	r2, [r3, #0]
 800be04:	4b10      	ldr	r3, [pc, #64]	; (800be48 <system_convert_axis_steps_to_mpos+0x9c>)
 800be06:	0092      	lsls	r2, r2, #2
 800be08:	58d3      	ldr	r3, [r2, r3]
 800be0a:	1c19      	adds	r1, r3, #0
 800be0c:	f7f4 fc52 	bl	80006b4 <__aeabi_fdiv>
 800be10:	1c03      	adds	r3, r0, #0
 800be12:	60fb      	str	r3, [r7, #12]
 800be14:	e012      	b.n	800be3c <system_convert_axis_steps_to_mpos+0x90>
    } else {
      pos = steps[idx]/settings.steps_per_mm[idx];
 800be16:	1cfb      	adds	r3, r7, #3
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	687a      	ldr	r2, [r7, #4]
 800be1e:	18d3      	adds	r3, r2, r3
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	0018      	movs	r0, r3
 800be24:	f7f5 f92a 	bl	800107c <__aeabi_i2f>
 800be28:	1cfb      	adds	r3, r7, #3
 800be2a:	781a      	ldrb	r2, [r3, #0]
 800be2c:	4b06      	ldr	r3, [pc, #24]	; (800be48 <system_convert_axis_steps_to_mpos+0x9c>)
 800be2e:	0092      	lsls	r2, r2, #2
 800be30:	58d3      	ldr	r3, [r2, r3]
 800be32:	1c19      	adds	r1, r3, #0
 800be34:	f7f4 fc3e 	bl	80006b4 <__aeabi_fdiv>
 800be38:	1c03      	adds	r3, r0, #0
 800be3a:	60fb      	str	r3, [r7, #12]
    }
  #else
    pos = steps[idx]/settings.steps_per_mm[idx];
  #endif
  return(pos);
 800be3c:	68fb      	ldr	r3, [r7, #12]
}
 800be3e:	1c18      	adds	r0, r3, #0
 800be40:	46bd      	mov	sp, r7
 800be42:	b004      	add	sp, #16
 800be44:	bd80      	pop	{r7, pc}
 800be46:	46c0      	nop			; (mov r8, r8)
 800be48:	20000b44 	.word	0x20000b44

0800be4c <system_convert_array_steps_to_mpos>:


void system_convert_array_steps_to_mpos(float *position, int32_t *steps)
{
 800be4c:	b590      	push	{r4, r7, lr}
 800be4e:	b085      	sub	sp, #20
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	6039      	str	r1, [r7, #0]
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800be56:	230f      	movs	r3, #15
 800be58:	18fb      	adds	r3, r7, r3
 800be5a:	2200      	movs	r2, #0
 800be5c:	701a      	strb	r2, [r3, #0]
 800be5e:	e016      	b.n	800be8e <system_convert_array_steps_to_mpos+0x42>
    position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
 800be60:	230f      	movs	r3, #15
 800be62:	18fb      	adds	r3, r7, r3
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	009b      	lsls	r3, r3, #2
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	18d4      	adds	r4, r2, r3
 800be6c:	230f      	movs	r3, #15
 800be6e:	18fb      	adds	r3, r7, r3
 800be70:	781a      	ldrb	r2, [r3, #0]
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	0011      	movs	r1, r2
 800be76:	0018      	movs	r0, r3
 800be78:	f7ff ff98 	bl	800bdac <system_convert_axis_steps_to_mpos>
 800be7c:	1c03      	adds	r3, r0, #0
 800be7e:	6023      	str	r3, [r4, #0]
  for (idx=0; idx<N_AXIS; idx++) {
 800be80:	230f      	movs	r3, #15
 800be82:	18fb      	adds	r3, r7, r3
 800be84:	781a      	ldrb	r2, [r3, #0]
 800be86:	230f      	movs	r3, #15
 800be88:	18fb      	adds	r3, r7, r3
 800be8a:	3201      	adds	r2, #1
 800be8c:	701a      	strb	r2, [r3, #0]
 800be8e:	230f      	movs	r3, #15
 800be90:	18fb      	adds	r3, r7, r3
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	2b03      	cmp	r3, #3
 800be96:	d9e3      	bls.n	800be60 <system_convert_array_steps_to_mpos+0x14>
  }
  return;
 800be98:	46c0      	nop			; (mov r8, r8)
}
 800be9a:	46bd      	mov	sp, r7
 800be9c:	b005      	add	sp, #20
 800be9e:	bd90      	pop	{r4, r7, pc}

0800bea0 <system_convert_corexy_to_x_axis_steps>:


// CoreXY calculation only. Returns x or y-axis "steps" based on CoreXY motor steps.
#ifdef COREXY
  int32_t system_convert_corexy_to_x_axis_steps(int32_t *steps)
  {
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b082      	sub	sp, #8
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
    return( (steps[A_MOTOR] + steps[B_MOTOR])/2 );
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	3304      	adds	r3, #4
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	18d3      	adds	r3, r2, r3
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	da00      	bge.n	800beba <system_convert_corexy_to_x_axis_steps+0x1a>
 800beb8:	3301      	adds	r3, #1
 800beba:	105b      	asrs	r3, r3, #1
  }
 800bebc:	0018      	movs	r0, r3
 800bebe:	46bd      	mov	sp, r7
 800bec0:	b002      	add	sp, #8
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <system_convert_corexy_to_y_axis_steps>:
  int32_t system_convert_corexy_to_y_axis_steps(int32_t *steps)
  {
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
    return( (steps[A_MOTOR] - steps[B_MOTOR])/2 );
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681a      	ldr	r2, [r3, #0]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	3304      	adds	r3, #4
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	1ad3      	subs	r3, r2, r3
 800bed8:	d500      	bpl.n	800bedc <system_convert_corexy_to_y_axis_steps+0x18>
 800beda:	3301      	adds	r3, #1
 800bedc:	105b      	asrs	r3, r3, #1
  }
 800bede:	0018      	movs	r0, r3
 800bee0:	46bd      	mov	sp, r7
 800bee2:	b002      	add	sp, #8
 800bee4:	bd80      	pop	{r7, pc}
	...

0800bee8 <system_check_travel_limits>:
#endif


// Checks and reports if target array exceeds machine travel limits.
uint8_t system_check_travel_limits(float *target)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b084      	sub	sp, #16
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800bef0:	230f      	movs	r3, #15
 800bef2:	18fb      	adds	r3, r7, r3
 800bef4:	2200      	movs	r2, #0
 800bef6:	701a      	strb	r2, [r3, #0]
 800bef8:	e028      	b.n	800bf4c <system_check_travel_limits+0x64>
      } else {
        if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
      }
    #else
      // NOTE: max_travel is stored as negative
      if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 800befa:	230f      	movs	r3, #15
 800befc:	18fb      	adds	r3, r7, r3
 800befe:	781b      	ldrb	r3, [r3, #0]
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	687a      	ldr	r2, [r7, #4]
 800bf04:	18d3      	adds	r3, r2, r3
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	2100      	movs	r1, #0
 800bf0a:	1c18      	adds	r0, r3, #0
 800bf0c:	f7f4 f9f6 	bl	80002fc <__aeabi_fcmpgt>
 800bf10:	1e03      	subs	r3, r0, #0
 800bf12:	d112      	bne.n	800bf3a <system_check_travel_limits+0x52>
 800bf14:	230f      	movs	r3, #15
 800bf16:	18fb      	adds	r3, r7, r3
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	009b      	lsls	r3, r3, #2
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	18d3      	adds	r3, r2, r3
 800bf20:	6818      	ldr	r0, [r3, #0]
 800bf22:	230f      	movs	r3, #15
 800bf24:	18fb      	adds	r3, r7, r3
 800bf26:	781a      	ldrb	r2, [r3, #0]
 800bf28:	4b0d      	ldr	r3, [pc, #52]	; (800bf60 <system_check_travel_limits+0x78>)
 800bf2a:	320c      	adds	r2, #12
 800bf2c:	0092      	lsls	r2, r2, #2
 800bf2e:	58d3      	ldr	r3, [r2, r3]
 800bf30:	1c19      	adds	r1, r3, #0
 800bf32:	f7f4 f9cf 	bl	80002d4 <__aeabi_fcmplt>
 800bf36:	1e03      	subs	r3, r0, #0
 800bf38:	d001      	beq.n	800bf3e <system_check_travel_limits+0x56>
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	e00c      	b.n	800bf58 <system_check_travel_limits+0x70>
  for (idx=0; idx<N_AXIS; idx++) {
 800bf3e:	230f      	movs	r3, #15
 800bf40:	18fb      	adds	r3, r7, r3
 800bf42:	781a      	ldrb	r2, [r3, #0]
 800bf44:	230f      	movs	r3, #15
 800bf46:	18fb      	adds	r3, r7, r3
 800bf48:	3201      	adds	r2, #1
 800bf4a:	701a      	strb	r2, [r3, #0]
 800bf4c:	230f      	movs	r3, #15
 800bf4e:	18fb      	adds	r3, r7, r3
 800bf50:	781b      	ldrb	r3, [r3, #0]
 800bf52:	2b03      	cmp	r3, #3
 800bf54:	d9d1      	bls.n	800befa <system_check_travel_limits+0x12>
    #endif
  }
  return(false);
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	0018      	movs	r0, r3
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	b004      	add	sp, #16
 800bf5e:	bd80      	pop	{r7, pc}
 800bf60:	20000b44 	.word	0x20000b44

0800bf64 <system_set_exec_state_flag>:
#ifdef WIN32
extern CRITICAL_SECTION CriticalSection;
#endif

// Special handlers for setting and clearing Grbl's real-time execution flags.
void system_set_exec_state_flag(uint8_t mask) {
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b082      	sub	sp, #8
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	0002      	movs	r2, r0
 800bf6c:	1dfb      	adds	r3, r7, #7
 800bf6e:	701a      	strb	r2, [r3, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800bf70:	b672      	cpsid	i
  sys_rt_exec_state |= (mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_state |= (mask);
 800bf72:	4b07      	ldr	r3, [pc, #28]	; (800bf90 <system_set_exec_state_flag+0x2c>)
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	b2da      	uxtb	r2, r3
 800bf78:	1dfb      	adds	r3, r7, #7
 800bf7a:	781b      	ldrb	r3, [r3, #0]
 800bf7c:	4313      	orrs	r3, r2
 800bf7e:	b2da      	uxtb	r2, r3
 800bf80:	4b03      	ldr	r3, [pc, #12]	; (800bf90 <system_set_exec_state_flag+0x2c>)
 800bf82:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800bf84:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800bf86:	46c0      	nop			; (mov r8, r8)
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	b002      	add	sp, #8
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	46c0      	nop			; (mov r8, r8)
 800bf90:	20000bc9 	.word	0x20000bc9

0800bf94 <system_clear_exec_state_flag>:

void system_clear_exec_state_flag(uint8_t mask) {
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	0002      	movs	r2, r0
 800bf9c:	1dfb      	adds	r3, r7, #7
 800bf9e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800bfa0:	b672      	cpsid	i
  sys_rt_exec_state &= ~(mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_state &= ~(mask);
 800bfa2:	1dfb      	adds	r3, r7, #7
 800bfa4:	781b      	ldrb	r3, [r3, #0]
 800bfa6:	b25b      	sxtb	r3, r3
 800bfa8:	43db      	mvns	r3, r3
 800bfaa:	b25b      	sxtb	r3, r3
 800bfac:	4a06      	ldr	r2, [pc, #24]	; (800bfc8 <system_clear_exec_state_flag+0x34>)
 800bfae:	7812      	ldrb	r2, [r2, #0]
 800bfb0:	b2d2      	uxtb	r2, r2
 800bfb2:	b252      	sxtb	r2, r2
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	b25b      	sxtb	r3, r3
 800bfb8:	b2da      	uxtb	r2, r3
 800bfba:	4b03      	ldr	r3, [pc, #12]	; (800bfc8 <system_clear_exec_state_flag+0x34>)
 800bfbc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800bfbe:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800bfc0:	46c0      	nop			; (mov r8, r8)
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	b002      	add	sp, #8
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	20000bc9 	.word	0x20000bc9

0800bfcc <system_set_exec_alarm>:

void system_set_exec_alarm(uint8_t code) {
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	0002      	movs	r2, r0
 800bfd4:	1dfb      	adds	r3, r7, #7
 800bfd6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800bfd8:	b672      	cpsid	i
  sys_rt_exec_alarm |= (code);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_alarm |= (code);
 800bfda:	4b07      	ldr	r3, [pc, #28]	; (800bff8 <system_set_exec_alarm+0x2c>)
 800bfdc:	781b      	ldrb	r3, [r3, #0]
 800bfde:	b2da      	uxtb	r2, r3
 800bfe0:	1dfb      	adds	r3, r7, #7
 800bfe2:	781b      	ldrb	r3, [r3, #0]
 800bfe4:	4313      	orrs	r3, r2
 800bfe6:	b2da      	uxtb	r2, r3
 800bfe8:	4b03      	ldr	r3, [pc, #12]	; (800bff8 <system_set_exec_alarm+0x2c>)
 800bfea:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800bfec:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800bfee:	46c0      	nop			; (mov r8, r8)
 800bff0:	46bd      	mov	sp, r7
 800bff2:	b002      	add	sp, #8
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	46c0      	nop			; (mov r8, r8)
 800bff8:	20000bec 	.word	0x20000bec

0800bffc <system_clear_exec_alarm>:

void system_clear_exec_alarm() {
 800bffc:	b580      	push	{r7, lr}
 800bffe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800c000:	b672      	cpsid	i
  sys_rt_exec_alarm = 0;
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_alarm = 0;
 800c002:	4b03      	ldr	r3, [pc, #12]	; (800c010 <system_clear_exec_alarm+0x14>)
 800c004:	2200      	movs	r2, #0
 800c006:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c008:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800c00a:	46c0      	nop			; (mov r8, r8)
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}
 800c010:	20000bec 	.word	0x20000bec

0800c014 <system_set_exec_motion_override_flag>:

void system_set_exec_motion_override_flag(uint8_t mask) {
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
 800c01a:	0002      	movs	r2, r0
 800c01c:	1dfb      	adds	r3, r7, #7
 800c01e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800c020:	b672      	cpsid	i
  sys_rt_exec_motion_override |= (mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_motion_override |= (mask);
 800c022:	4b07      	ldr	r3, [pc, #28]	; (800c040 <system_set_exec_motion_override_flag+0x2c>)
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	b2da      	uxtb	r2, r3
 800c028:	1dfb      	adds	r3, r7, #7
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	4313      	orrs	r3, r2
 800c02e:	b2da      	uxtb	r2, r3
 800c030:	4b03      	ldr	r3, [pc, #12]	; (800c040 <system_set_exec_motion_override_flag+0x2c>)
 800c032:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c034:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800c036:	46c0      	nop			; (mov r8, r8)
 800c038:	46bd      	mov	sp, r7
 800c03a:	b002      	add	sp, #8
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	46c0      	nop			; (mov r8, r8)
 800c040:	20000bb0 	.word	0x20000bb0

0800c044 <system_set_exec_accessory_override_flag>:

void system_set_exec_accessory_override_flag(uint8_t mask) {
 800c044:	b580      	push	{r7, lr}
 800c046:	b082      	sub	sp, #8
 800c048:	af00      	add	r7, sp, #0
 800c04a:	0002      	movs	r2, r0
 800c04c:	1dfb      	adds	r3, r7, #7
 800c04e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800c050:	b672      	cpsid	i
  sys_rt_exec_accessory_override |= (mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_accessory_override |= (mask);
 800c052:	4b07      	ldr	r3, [pc, #28]	; (800c070 <system_set_exec_accessory_override_flag+0x2c>)
 800c054:	781b      	ldrb	r3, [r3, #0]
 800c056:	b2da      	uxtb	r2, r3
 800c058:	1dfb      	adds	r3, r7, #7
 800c05a:	781b      	ldrb	r3, [r3, #0]
 800c05c:	4313      	orrs	r3, r2
 800c05e:	b2da      	uxtb	r2, r3
 800c060:	4b03      	ldr	r3, [pc, #12]	; (800c070 <system_set_exec_accessory_override_flag+0x2c>)
 800c062:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c064:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800c066:	46c0      	nop			; (mov r8, r8)
 800c068:	46bd      	mov	sp, r7
 800c06a:	b002      	add	sp, #8
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	46c0      	nop			; (mov r8, r8)
 800c070:	20000bc8 	.word	0x20000bc8

0800c074 <system_clear_exec_motion_overrides>:

void system_clear_exec_motion_overrides() {
 800c074:	b580      	push	{r7, lr}
 800c076:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800c078:	b672      	cpsid	i
  sys_rt_exec_motion_override = 0;
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_motion_override = 0;
 800c07a:	4b03      	ldr	r3, [pc, #12]	; (800c088 <system_clear_exec_motion_overrides+0x14>)
 800c07c:	2200      	movs	r2, #0
 800c07e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c080:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800c082:	46c0      	nop			; (mov r8, r8)
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	20000bb0 	.word	0x20000bb0

0800c08c <system_clear_exec_accessory_overrides>:

void system_clear_exec_accessory_overrides() {
 800c08c:	b580      	push	{r7, lr}
 800c08e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800c090:	b672      	cpsid	i
  sys_rt_exec_accessory_override = 0;
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_accessory_override = 0;
 800c092:	4b03      	ldr	r3, [pc, #12]	; (800c0a0 <system_clear_exec_accessory_overrides+0x14>)
 800c094:	2200      	movs	r2, #0
 800c096:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c098:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800c09a:	46c0      	nop			; (mov r8, r8)
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}
 800c0a0:	20000bc8 	.word	0x20000bc8

0800c0a4 <USART1_Configuration>:
#include "stm32eeprom.h"
#ifndef USEUSB
#include "stm32f0xx_usart.h"

void USART1_Configuration(uint32_t BaudRate)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b08c      	sub	sp, #48	; 0x30
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4); TODO - Check if priority groups avaialbe for stm32f0xx
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 800c0ac:	230c      	movs	r3, #12
 800c0ae:	18fb      	adds	r3, r7, r3
 800c0b0:	221b      	movs	r2, #27
 800c0b2:	701a      	strb	r2, [r3, #0]
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelPriority = 0;
 800c0b4:	230c      	movs	r3, #12
 800c0b6:	18fb      	adds	r3, r7, r3
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	705a      	strb	r2, [r3, #1]

	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800c0bc:	230c      	movs	r3, #12
 800c0be:	18fb      	adds	r3, r7, r3
 800c0c0:	2201      	movs	r2, #1
 800c0c2:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStructure);
 800c0c4:	230c      	movs	r3, #12
 800c0c6:	18fb      	adds	r3, r7, r3
 800c0c8:	0018      	movs	r0, r3
 800c0ca:	f7f6 fd87 	bl	8002bdc <NVIC_Init>
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);

	RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800c0ce:	2000      	movs	r0, #0
 800c0d0:	f7f6 fdda 	bl	8002c88 <RCC_HCLKConfig>
	RCC_USARTCLKConfig(RCC_USART1CLK_PCLK);
 800c0d4:	2380      	movs	r3, #128	; 0x80
 800c0d6:	055b      	lsls	r3, r3, #21
 800c0d8:	0018      	movs	r0, r3
 800c0da:	f7f6 fdef 	bl	8002cbc <RCC_USARTCLKConfig>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800c0de:	2380      	movs	r3, #128	; 0x80
 800c0e0:	01db      	lsls	r3, r3, #7
 800c0e2:	2101      	movs	r1, #1
 800c0e4:	0018      	movs	r0, r3
 800c0e6:	f7f6 ffad 	bl	8003044 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800c0ea:	2380      	movs	r3, #128	; 0x80
 800c0ec:	029b      	lsls	r3, r3, #10
 800c0ee:	2101      	movs	r1, #1
 800c0f0:	0018      	movs	r0, r3
 800c0f2:	f7f6 ff87 	bl	8003004 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 800c0f6:	2380      	movs	r3, #128	; 0x80
 800c0f8:	031b      	lsls	r3, r3, #12
 800c0fa:	2101      	movs	r1, #1
 800c0fc:	0018      	movs	r0, r3
 800c0fe:	f7f6 ff81 	bl	8003004 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 800c102:	2328      	movs	r3, #40	; 0x28
 800c104:	18fb      	adds	r3, r7, r3
 800c106:	2280      	movs	r2, #128	; 0x80
 800c108:	0092      	lsls	r2, r2, #2
 800c10a:	601a      	str	r2, [r3, #0]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800c10c:	2328      	movs	r3, #40	; 0x28
 800c10e:	18fb      	adds	r3, r7, r3
 800c110:	2202      	movs	r2, #2
 800c112:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800c114:	2328      	movs	r3, #40	; 0x28
 800c116:	18fb      	adds	r3, r7, r3
 800c118:	2200      	movs	r2, #0
 800c11a:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //CMS
 800c11c:	2328      	movs	r3, #40	; 0x28
 800c11e:	18fb      	adds	r3, r7, r3
 800c120:	2201      	movs	r2, #1
 800c122:	71da      	strb	r2, [r3, #7]

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800c124:	2328      	movs	r3, #40	; 0x28
 800c126:	18fb      	adds	r3, r7, r3
 800c128:	2203      	movs	r2, #3
 800c12a:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800c12c:	2328      	movs	r3, #40	; 0x28
 800c12e:	18fa      	adds	r2, r7, r3
 800c130:	2390      	movs	r3, #144	; 0x90
 800c132:	05db      	lsls	r3, r3, #23
 800c134:	0011      	movs	r1, r2
 800c136:	0018      	movs	r0, r3
 800c138:	f7f6 fc5c 	bl	80029f4 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 800c13c:	2328      	movs	r3, #40	; 0x28
 800c13e:	18fb      	adds	r3, r7, r3
 800c140:	2280      	movs	r2, #128	; 0x80
 800c142:	00d2      	lsls	r2, r2, #3
 800c144:	601a      	str	r2, [r3, #0]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;		//CMS
 800c146:	2328      	movs	r3, #40	; 0x28
 800c148:	18fb      	adds	r3, r7, r3
 800c14a:	2202      	movs	r2, #2
 800c14c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//CMS
 800c14e:	2328      	movs	r3, #40	; 0x28
 800c150:	18fb      	adds	r3, r7, r3
 800c152:	2203      	movs	r2, #3
 800c154:	715a      	strb	r2, [r3, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;		//CMS
 800c156:	2328      	movs	r3, #40	; 0x28
 800c158:	18fb      	adds	r3, r7, r3
 800c15a:	2201      	movs	r2, #1
 800c15c:	71da      	strb	r2, [r3, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800c15e:	2328      	movs	r3, #40	; 0x28
 800c160:	18fa      	adds	r2, r7, r3
 800c162:	2390      	movs	r3, #144	; 0x90
 800c164:	05db      	lsls	r3, r3, #23
 800c166:	0011      	movs	r1, r2
 800c168:	0018      	movs	r0, r3
 800c16a:	f7f6 fc43 	bl	80029f4 <GPIO_Init>

	GPIOA->AFR[1] |= 0x110;
 800c16e:	2390      	movs	r3, #144	; 0x90
 800c170:	05db      	lsls	r3, r3, #23
 800c172:	2290      	movs	r2, #144	; 0x90
 800c174:	05d2      	lsls	r2, r2, #23
 800c176:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c178:	2188      	movs	r1, #136	; 0x88
 800c17a:	0049      	lsls	r1, r1, #1
 800c17c:	430a      	orrs	r2, r1
 800c17e:	625a      	str	r2, [r3, #36]	; 0x24

	USART_InitStructure.USART_BaudRate = BaudRate;
 800c180:	2310      	movs	r3, #16
 800c182:	18fb      	adds	r3, r7, r3
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	601a      	str	r2, [r3, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800c188:	2310      	movs	r3, #16
 800c18a:	18fb      	adds	r3, r7, r3
 800c18c:	2200      	movs	r2, #0
 800c18e:	605a      	str	r2, [r3, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800c190:	2310      	movs	r3, #16
 800c192:	18fb      	adds	r3, r7, r3
 800c194:	2200      	movs	r2, #0
 800c196:	609a      	str	r2, [r3, #8]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800c198:	2310      	movs	r3, #16
 800c19a:	18fb      	adds	r3, r7, r3
 800c19c:	2200      	movs	r2, #0
 800c19e:	60da      	str	r2, [r3, #12]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800c1a0:	2310      	movs	r3, #16
 800c1a2:	18fb      	adds	r3, r7, r3
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	615a      	str	r2, [r3, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800c1a8:	2310      	movs	r3, #16
 800c1aa:	18fb      	adds	r3, r7, r3
 800c1ac:	220c      	movs	r2, #12
 800c1ae:	611a      	str	r2, [r3, #16]
	USART1->CR1 |= (USART_CR1_RE | USART_CR1_TE);
 800c1b0:	4b0d      	ldr	r3, [pc, #52]	; (800c1e8 <USART1_Configuration+0x144>)
 800c1b2:	4a0d      	ldr	r2, [pc, #52]	; (800c1e8 <USART1_Configuration+0x144>)
 800c1b4:	6812      	ldr	r2, [r2, #0]
 800c1b6:	210c      	movs	r1, #12
 800c1b8:	430a      	orrs	r2, r1
 800c1ba:	601a      	str	r2, [r3, #0]
	USART_Init(USART1, &USART_InitStructure);
 800c1bc:	2310      	movs	r3, #16
 800c1be:	18fb      	adds	r3, r7, r3
 800c1c0:	4a09      	ldr	r2, [pc, #36]	; (800c1e8 <USART1_Configuration+0x144>)
 800c1c2:	0019      	movs	r1, r3
 800c1c4:	0010      	movs	r0, r2
 800c1c6:	f7f7 f9b3 	bl	8003530 <USART_Init>
	//USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800c1ca:	4908      	ldr	r1, [pc, #32]	; (800c1ec <USART1_Configuration+0x148>)
 800c1cc:	4b06      	ldr	r3, [pc, #24]	; (800c1e8 <USART1_Configuration+0x144>)
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	0018      	movs	r0, r3
 800c1d2:	f7f7 faa2 	bl	800371a <USART_ITConfig>
	USART_Cmd(USART1, ENABLE);
 800c1d6:	4b04      	ldr	r3, [pc, #16]	; (800c1e8 <USART1_Configuration+0x144>)
 800c1d8:	2101      	movs	r1, #1
 800c1da:	0018      	movs	r0, r3
 800c1dc:	f7f7 fa6e 	bl	80036bc <USART_Cmd>


}
 800c1e0:	46c0      	nop			; (mov r8, r8)
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	b00c      	add	sp, #48	; 0x30
 800c1e6:	bd80      	pop	{r7, pc}
 800c1e8:	40013800 	.word	0x40013800
 800c1ec:	00050105 	.word	0x00050105

0800c1f0 <main>:
#ifdef WIN32
int main(int argc, char *argv[])
#else
int main(void)
#endif
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
	GPIO_Init(GPIOC, &GPIO_InitStructure);
#endif
	//Set_System();
#ifndef USEUSB
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	USART1_Configuration(115200);
 800c1f6:	23e1      	movs	r3, #225	; 0xe1
 800c1f8:	025b      	lsls	r3, r3, #9
 800c1fa:	0018      	movs	r0, r3
 800c1fc:	f7ff ff52 	bl	800c0a4 <USART1_Configuration>
#ifndef NOEEPROMSUPPORT
	FLASH_Unlock();
	eeprom_init();G0 X10

#endif
	 SysTick->CTRL &= 0xfffffffb;
 800c200:	4b31      	ldr	r3, [pc, #196]	; (800c2c8 <main+0xd8>)
 800c202:	4a31      	ldr	r2, [pc, #196]	; (800c2c8 <main+0xd8>)
 800c204:	6812      	ldr	r2, [r2, #0]
 800c206:	2104      	movs	r1, #4
 800c208:	438a      	bics	r2, r1
 800c20a:	601a      	str	r2, [r3, #0]
#endif
  // Initialize system upon power-up.
  serial_init();   // Setup serial baud rate and interrupts
 800c20c:	f7fd f89e 	bl	800934c <serial_init>
#ifdef WIN32
  winserial_init(argv[1]);
  eeprom_init();
#endif
  settings_init(); // Load Grbl settings from EEPROM
 800c210:	f7fd fd8e 	bl	8009d30 <settings_init>
  stepper_init();  // Configure stepper pins and interrupt timers
 800c214:	f7fe fb84 	bl	800a920 <stepper_init>
  system_init();   // Configure pinout pins and pin-change interrupt
 800c218:	f7ff fa70 	bl	800b6fc <system_init>

  memset(sys_position,0,sizeof(sys_position)); // Clear machine position.
 800c21c:	4b2b      	ldr	r3, [pc, #172]	; (800c2cc <main+0xdc>)
 800c21e:	2210      	movs	r2, #16
 800c220:	2100      	movs	r1, #0
 800c222:	0018      	movs	r0, r3
 800c224:	f000 f9ce 	bl	800c5c4 <memset>
  // Initialize system state.
  #ifdef FORCE_INITIALIZATION_ALARM
    // Force Grbl into an ALARM state upon a power-cycle or hard reset.
    sys.state = STATE_ALARM;
  #else
    sys.state = STATE_IDLE;
 800c228:	4b29      	ldr	r3, [pc, #164]	; (800c2d0 <main+0xe0>)
 800c22a:	2200      	movs	r2, #0
 800c22c:	701a      	strb	r2, [r3, #0]
  // cycle '$H' or kill alarm locks '$X' will disable the alarm.
  // NOTE: The startup script will run after successful completion of the homing cycle, but
  // not after disabling the alarm locks. Prevents motion startup blocks from crashing into
  // things uncontrollably. Very bad.
  #ifdef HOMING_INIT_LOCK
    if (bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE)) { sys.state = STATE_ALARM; }
 800c22e:	4b29      	ldr	r3, [pc, #164]	; (800c2d4 <main+0xe4>)
 800c230:	2258      	movs	r2, #88	; 0x58
 800c232:	5c9b      	ldrb	r3, [r3, r2]
 800c234:	001a      	movs	r2, r3
 800c236:	2310      	movs	r3, #16
 800c238:	4013      	ands	r3, r2
 800c23a:	d002      	beq.n	800c242 <main+0x52>
 800c23c:	4b24      	ldr	r3, [pc, #144]	; (800c2d0 <main+0xe0>)
 800c23e:	2201      	movs	r2, #1
 800c240:	701a      	strb	r2, [r3, #0]
  // Grbl initialization loop upon power-up or a system abort. For the latter, all processes
  // will return to this loop to be cleanly re-initialized.
  for(;;) {

    // Reset system variables.
    uint8_t prior_state = sys.state;
 800c242:	1dfb      	adds	r3, r7, #7
 800c244:	4a22      	ldr	r2, [pc, #136]	; (800c2d0 <main+0xe0>)
 800c246:	7812      	ldrb	r2, [r2, #0]
 800c248:	701a      	strb	r2, [r3, #0]
    memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 800c24a:	4b21      	ldr	r3, [pc, #132]	; (800c2d0 <main+0xe0>)
 800c24c:	2214      	movs	r2, #20
 800c24e:	2100      	movs	r1, #0
 800c250:	0018      	movs	r0, r3
 800c252:	f000 f9b7 	bl	800c5c4 <memset>
    sys.state = prior_state;
 800c256:	4b1e      	ldr	r3, [pc, #120]	; (800c2d0 <main+0xe0>)
 800c258:	1dfa      	adds	r2, r7, #7
 800c25a:	7812      	ldrb	r2, [r2, #0]
 800c25c:	701a      	strb	r2, [r3, #0]
    sys.f_override = DEFAULT_FEED_OVERRIDE;  // Set to 100%
 800c25e:	4b1c      	ldr	r3, [pc, #112]	; (800c2d0 <main+0xe0>)
 800c260:	2264      	movs	r2, #100	; 0x64
 800c262:	71da      	strb	r2, [r3, #7]
    sys.r_override = DEFAULT_RAPID_OVERRIDE; // Set to 100%
 800c264:	4b1a      	ldr	r3, [pc, #104]	; (800c2d0 <main+0xe0>)
 800c266:	2264      	movs	r2, #100	; 0x64
 800c268:	721a      	strb	r2, [r3, #8]
    sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE; // Set to 100%
 800c26a:	4b19      	ldr	r3, [pc, #100]	; (800c2d0 <main+0xe0>)
 800c26c:	2264      	movs	r2, #100	; 0x64
 800c26e:	725a      	strb	r2, [r3, #9]
		memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 800c270:	4b19      	ldr	r3, [pc, #100]	; (800c2d8 <main+0xe8>)
 800c272:	2210      	movs	r2, #16
 800c274:	2100      	movs	r1, #0
 800c276:	0018      	movs	r0, r3
 800c278:	f000 f9a4 	bl	800c5c4 <memset>
    sys_probe_state = 0;
 800c27c:	4b17      	ldr	r3, [pc, #92]	; (800c2dc <main+0xec>)
 800c27e:	2200      	movs	r2, #0
 800c280:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_state = 0;
 800c282:	4b17      	ldr	r3, [pc, #92]	; (800c2e0 <main+0xf0>)
 800c284:	2200      	movs	r2, #0
 800c286:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_alarm = 0;
 800c288:	4b16      	ldr	r3, [pc, #88]	; (800c2e4 <main+0xf4>)
 800c28a:	2200      	movs	r2, #0
 800c28c:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_motion_override = 0;
 800c28e:	4b16      	ldr	r3, [pc, #88]	; (800c2e8 <main+0xf8>)
 800c290:	2200      	movs	r2, #0
 800c292:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_accessory_override = 0;
 800c294:	4b15      	ldr	r3, [pc, #84]	; (800c2ec <main+0xfc>)
 800c296:	2200      	movs	r2, #0
 800c298:	701a      	strb	r2, [r3, #0]

    // Reset Grbl primary systems.
    serial_reset_read_buffer(); // Clear serial read buffer
 800c29a:	f7fd f96f 	bl	800957c <serial_reset_read_buffer>
    gc_init(); // Set g-code parser to default state
 800c29e:	f7f7 fb73 	bl	8003988 <gc_init>
    spindle_init();
 800c2a2:	f7fd fd57 	bl	8009d54 <spindle_init>
#ifndef STM32F0DISCOVERY
    coolant_init();
#endif
    limits_init();
 800c2a6:	f7f9 f959 	bl	800555c <limits_init>
    probe_init();
 800c2aa:	f7fb fb13 	bl	80078d4 <probe_init>
    plan_reset(); // Clear block buffer and planner variables
 800c2ae:	f7fa fccd 	bl	8006c4c <plan_reset>
    st_reset(); // Clear stepper subsystem variables.
 800c2b2:	f7fe fac5 	bl	800a840 <st_reset>

    // Sync cleared gcode and planner positions to current system position.
    plan_sync_position();
 800c2b6:	f7fb f92f 	bl	8007518 <plan_sync_position>
    gc_sync_position();
 800c2ba:	f7f7 fb81 	bl	80039c0 <gc_sync_position>

    // Print welcome message. Indicates an initialization has occured at power-up or with a reset.
    report_init_message();
 800c2be:	f7fc fa91 	bl	80087e4 <report_init_message>

    // Start Grbl main loop. Processes program inputs and executes them.
    protocol_main_loop();
 800c2c2:	f7fb fb89 	bl	80079d8 <protocol_main_loop>
  for(;;) {
 800c2c6:	e7bc      	b.n	800c242 <main+0x52>
 800c2c8:	e000e010 	.word	0xe000e010
 800c2cc:	20000bdc 	.word	0x20000bdc
 800c2d0:	20000bb4 	.word	0x20000bb4
 800c2d4:	20000b44 	.word	0x20000b44
 800c2d8:	20000bcc 	.word	0x20000bcc
 800c2dc:	20000bca 	.word	0x20000bca
 800c2e0:	20000bc9 	.word	0x20000bc9
 800c2e4:	20000bec 	.word	0x20000bec
 800c2e8:	20000bb0 	.word	0x20000bb0
 800c2ec:	20000bc8 	.word	0x20000bc8

0800c2f0 <_delay_ms>:
	nOnFlag = (nOnFlag == Bit_SET) ? Bit_RESET : Bit_SET;
}
#endif
#if defined (STM32F0DISCOVERY)
void _delay_ms(uint32_t x)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	SysTick->LOAD = (uint32_t)72000000 / 8000;                     // Loading time
 800c2f8:	4b0f      	ldr	r3, [pc, #60]	; (800c338 <_delay_ms+0x48>)
 800c2fa:	4a10      	ldr	r2, [pc, #64]	; (800c33c <_delay_ms+0x4c>)
 800c2fc:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0x00;                                            // Empty the counter
 800c2fe:	4b0e      	ldr	r3, [pc, #56]	; (800c338 <_delay_ms+0x48>)
 800c300:	2200      	movs	r2, #0
 800c302:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 0x01;                                           // Start from bottom
 800c304:	4b0c      	ldr	r3, [pc, #48]	; (800c338 <_delay_ms+0x48>)
 800c306:	2201      	movs	r2, #1
 800c308:	601a      	str	r2, [r3, #0]
	do
	{
		temp = SysTick->CTRL;
 800c30a:	4b0b      	ldr	r3, [pc, #44]	; (800c338 <_delay_ms+0x48>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	60fb      	str	r3, [r7, #12]
	} while (temp & 0x01 && !(temp&(1 << 16)));                             // Wait time arrive
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	2201      	movs	r2, #1
 800c314:	4013      	ands	r3, r2
 800c316:	d004      	beq.n	800c322 <_delay_ms+0x32>
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	2380      	movs	r3, #128	; 0x80
 800c31c:	025b      	lsls	r3, r3, #9
 800c31e:	4013      	ands	r3, r2
 800c320:	d0f3      	beq.n	800c30a <_delay_ms+0x1a>
	SysTick->CTRL = 0x00;                                            // Close the counter
 800c322:	4b05      	ldr	r3, [pc, #20]	; (800c338 <_delay_ms+0x48>)
 800c324:	2200      	movs	r2, #0
 800c326:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0X00;                                            // Empty the counter
 800c328:	4b03      	ldr	r3, [pc, #12]	; (800c338 <_delay_ms+0x48>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	609a      	str	r2, [r3, #8]
}
 800c32e:	46c0      	nop			; (mov r8, r8)
 800c330:	46bd      	mov	sp, r7
 800c332:	b004      	add	sp, #16
 800c334:	bd80      	pop	{r7, pc}
 800c336:	46c0      	nop			; (mov r8, r8)
 800c338:	e000e010 	.word	0xe000e010
 800c33c:	00002328 	.word	0x00002328

0800c340 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800c340:	4813      	ldr	r0, [pc, #76]	; (800c390 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800c342:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800c344:	2004      	movs	r0, #4
    LDR R1, [R0]
 800c346:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800c348:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800c34a:	221f      	movs	r2, #31
    CMP R1, R2
 800c34c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800c34e:	d105      	bne.n	800c35c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800c350:	4810      	ldr	r0, [pc, #64]	; (800c394 <LoopForever+0x6>)
    LDR R1,=0x00000001
 800c352:	2101      	movs	r1, #1
    STR R1, [R0]
 800c354:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800c356:	4810      	ldr	r0, [pc, #64]	; (800c398 <LoopForever+0xa>)
    LDR R1,=0x00000000
 800c358:	2100      	movs	r1, #0
    STR R1, [R0]
 800c35a:	6001      	str	r1, [r0, #0]

0800c35c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800c35c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800c35e:	e003      	b.n	800c368 <LoopCopyDataInit>

0800c360 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800c360:	4b0e      	ldr	r3, [pc, #56]	; (800c39c <LoopForever+0xe>)
  ldr r3, [r3, r1]
 800c362:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800c364:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800c366:	3104      	adds	r1, #4

0800c368 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800c368:	480d      	ldr	r0, [pc, #52]	; (800c3a0 <LoopForever+0x12>)
  ldr r3, =_edata
 800c36a:	4b0e      	ldr	r3, [pc, #56]	; (800c3a4 <LoopForever+0x16>)
  adds r2, r0, r1
 800c36c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800c36e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800c370:	d3f6      	bcc.n	800c360 <CopyDataInit>
  ldr r2, =_sbss
 800c372:	4a0d      	ldr	r2, [pc, #52]	; (800c3a8 <LoopForever+0x1a>)
  b LoopFillZerobss
 800c374:	e002      	b.n	800c37c <LoopFillZerobss>

0800c376 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800c376:	2300      	movs	r3, #0
  str  r3, [r2]
 800c378:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c37a:	3204      	adds	r2, #4

0800c37c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800c37c:	4b0b      	ldr	r3, [pc, #44]	; (800c3ac <LoopForever+0x1e>)
  cmp r2, r3
 800c37e:	429a      	cmp	r2, r3
  bcc FillZerobss
 800c380:	d3f9      	bcc.n	800c376 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c382:	f000 f82d 	bl	800c3e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c386:	f000 f8e1 	bl	800c54c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800c38a:	f7ff ff31 	bl	800c1f0 <main>

0800c38e <LoopForever>:
  
LoopForever:
    b LoopForever
 800c38e:	e7fe      	b.n	800c38e <LoopForever>
  ldr   r0, =_estack
 800c390:	20002000 	.word	0x20002000
    LDR R0,=0x40021018
 800c394:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 800c398:	40010000 	.word	0x40010000
  ldr r3, =_sidata
 800c39c:	0800e458 	.word	0x0800e458
  ldr r0, =_sdata
 800c3a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800c3a4:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 800c3a8:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 800c3ac:	20000bf0 	.word	0x20000bf0

0800c3b0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c3b0:	e7fe      	b.n	800c3b0 <ADC1_COMP_IRQHandler>

0800c3b2 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800c3b2:	b580      	push	{r7, lr}
 800c3b4:	af00      	add	r7, sp, #0
}
 800c3b6:	46c0      	nop			; (mov r8, r8)
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}

0800c3bc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800c3c0:	e7fe      	b.n	800c3c0 <HardFault_Handler+0x4>

0800c3c2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800c3c2:	b580      	push	{r7, lr}
 800c3c4:	af00      	add	r7, sp, #0
}
 800c3c6:	46c0      	nop			; (mov r8, r8)
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	af00      	add	r7, sp, #0
}
 800c3d0:	46c0      	nop			; (mov r8, r8)
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}

0800c3d6 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800c3d6:	b580      	push	{r7, lr}
 800c3d8:	af00      	add	r7, sp, #0
}
 800c3da:	46c0      	nop			; (mov r8, r8)
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	bd80      	pop	{r7, pc}

0800c3e0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c3e4:	4b1b      	ldr	r3, [pc, #108]	; (800c454 <SystemInit+0x74>)
 800c3e6:	4a1b      	ldr	r2, [pc, #108]	; (800c454 <SystemInit+0x74>)
 800c3e8:	6812      	ldr	r2, [r2, #0]
 800c3ea:	2101      	movs	r1, #1
 800c3ec:	430a      	orrs	r2, r1
 800c3ee:	601a      	str	r2, [r3, #0]

#if defined(STM32F051)  
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 800c3f0:	4b18      	ldr	r3, [pc, #96]	; (800c454 <SystemInit+0x74>)
 800c3f2:	4a18      	ldr	r2, [pc, #96]	; (800c454 <SystemInit+0x74>)
 800c3f4:	6852      	ldr	r2, [r2, #4]
 800c3f6:	4918      	ldr	r1, [pc, #96]	; (800c458 <SystemInit+0x78>)
 800c3f8:	400a      	ands	r2, r1
 800c3fa:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
#endif /* STM32F051 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c3fc:	4b15      	ldr	r3, [pc, #84]	; (800c454 <SystemInit+0x74>)
 800c3fe:	4a15      	ldr	r2, [pc, #84]	; (800c454 <SystemInit+0x74>)
 800c400:	6812      	ldr	r2, [r2, #0]
 800c402:	4916      	ldr	r1, [pc, #88]	; (800c45c <SystemInit+0x7c>)
 800c404:	400a      	ands	r2, r1
 800c406:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c408:	4b12      	ldr	r3, [pc, #72]	; (800c454 <SystemInit+0x74>)
 800c40a:	4a12      	ldr	r2, [pc, #72]	; (800c454 <SystemInit+0x74>)
 800c40c:	6812      	ldr	r2, [r2, #0]
 800c40e:	4914      	ldr	r1, [pc, #80]	; (800c460 <SystemInit+0x80>)
 800c410:	400a      	ands	r2, r1
 800c412:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 800c414:	4b0f      	ldr	r3, [pc, #60]	; (800c454 <SystemInit+0x74>)
 800c416:	4a0f      	ldr	r2, [pc, #60]	; (800c454 <SystemInit+0x74>)
 800c418:	6852      	ldr	r2, [r2, #4]
 800c41a:	4912      	ldr	r1, [pc, #72]	; (800c464 <SystemInit+0x84>)
 800c41c:	400a      	ands	r2, r1
 800c41e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800c420:	4b0c      	ldr	r3, [pc, #48]	; (800c454 <SystemInit+0x74>)
 800c422:	4a0c      	ldr	r2, [pc, #48]	; (800c454 <SystemInit+0x74>)
 800c424:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c426:	210f      	movs	r1, #15
 800c428:	438a      	bics	r2, r1
 800c42a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 800c42c:	4b09      	ldr	r3, [pc, #36]	; (800c454 <SystemInit+0x74>)
 800c42e:	4a09      	ldr	r2, [pc, #36]	; (800c454 <SystemInit+0x74>)
 800c430:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c432:	490d      	ldr	r1, [pc, #52]	; (800c468 <SystemInit+0x88>)
 800c434:	400a      	ands	r2, r1
 800c436:	631a      	str	r2, [r3, #48]	; 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 800c438:	4b06      	ldr	r3, [pc, #24]	; (800c454 <SystemInit+0x74>)
 800c43a:	4a06      	ldr	r2, [pc, #24]	; (800c454 <SystemInit+0x74>)
 800c43c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c43e:	2101      	movs	r1, #1
 800c440:	438a      	bics	r2, r1
 800c442:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c444:	4b03      	ldr	r3, [pc, #12]	; (800c454 <SystemInit+0x74>)
 800c446:	2200      	movs	r2, #0
 800c448:	609a      	str	r2, [r3, #8]

  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 800c44a:	f000 f80f 	bl	800c46c <SetSysClock>
}
 800c44e:	46c0      	nop			; (mov r8, r8)
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}
 800c454:	40021000 	.word	0x40021000
 800c458:	f8ffb80c 	.word	0xf8ffb80c
 800c45c:	fef6ffff 	.word	0xfef6ffff
 800c460:	fffbffff 	.word	0xfffbffff
 800c464:	ffc0ffff 	.word	0xffc0ffff
 800c468:	fffffeac 	.word	0xfffffeac

0800c46c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b082      	sub	sp, #8
 800c470:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800c472:	2300      	movs	r3, #0
 800c474:	607b      	str	r3, [r7, #4]
 800c476:	2300      	movs	r3, #0
 800c478:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800c47a:	4b31      	ldr	r3, [pc, #196]	; (800c540 <SetSysClock+0xd4>)
 800c47c:	4a30      	ldr	r2, [pc, #192]	; (800c540 <SetSysClock+0xd4>)
 800c47e:	6812      	ldr	r2, [r2, #0]
 800c480:	2180      	movs	r1, #128	; 0x80
 800c482:	0249      	lsls	r1, r1, #9
 800c484:	430a      	orrs	r2, r1
 800c486:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800c488:	4b2d      	ldr	r3, [pc, #180]	; (800c540 <SetSysClock+0xd4>)
 800c48a:	681a      	ldr	r2, [r3, #0]
 800c48c:	2380      	movs	r3, #128	; 0x80
 800c48e:	029b      	lsls	r3, r3, #10
 800c490:	4013      	ands	r3, r2
 800c492:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	3301      	adds	r3, #1
 800c498:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d104      	bne.n	800c4aa <SetSysClock+0x3e>
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	23a0      	movs	r3, #160	; 0xa0
 800c4a4:	01db      	lsls	r3, r3, #7
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d1ee      	bne.n	800c488 <SetSysClock+0x1c>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800c4aa:	4b25      	ldr	r3, [pc, #148]	; (800c540 <SetSysClock+0xd4>)
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	2380      	movs	r3, #128	; 0x80
 800c4b0:	029b      	lsls	r3, r3, #10
 800c4b2:	4013      	ands	r3, r2
 800c4b4:	d002      	beq.n	800c4bc <SetSysClock+0x50>
  {
    HSEStatus = (uint32_t)0x01;
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	603b      	str	r3, [r7, #0]
 800c4ba:	e001      	b.n	800c4c0 <SetSysClock+0x54>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800c4bc:	2300      	movs	r3, #0
 800c4be:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d138      	bne.n	800c538 <SetSysClock+0xcc>
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 800c4c6:	4b1f      	ldr	r3, [pc, #124]	; (800c544 <SetSysClock+0xd8>)
 800c4c8:	2211      	movs	r2, #17
 800c4ca:	601a      	str	r2, [r3, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800c4cc:	4b1c      	ldr	r3, [pc, #112]	; (800c540 <SetSysClock+0xd4>)
 800c4ce:	4a1c      	ldr	r2, [pc, #112]	; (800c540 <SetSysClock+0xd4>)
 800c4d0:	6852      	ldr	r2, [r2, #4]
 800c4d2:	605a      	str	r2, [r3, #4]
      
    /* PCLK = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 800c4d4:	4b1a      	ldr	r3, [pc, #104]	; (800c540 <SetSysClock+0xd4>)
 800c4d6:	4a1a      	ldr	r2, [pc, #104]	; (800c540 <SetSysClock+0xd4>)
 800c4d8:	6852      	ldr	r2, [r2, #4]
 800c4da:	605a      	str	r2, [r3, #4]

    /* PLL configuration = HSE * 6 = 48 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800c4dc:	4b18      	ldr	r3, [pc, #96]	; (800c540 <SetSysClock+0xd4>)
 800c4de:	4a18      	ldr	r2, [pc, #96]	; (800c540 <SetSysClock+0xd4>)
 800c4e0:	6852      	ldr	r2, [r2, #4]
 800c4e2:	4919      	ldr	r1, [pc, #100]	; (800c548 <SetSysClock+0xdc>)
 800c4e4:	400a      	ands	r2, r1
 800c4e6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6);
 800c4e8:	4b15      	ldr	r3, [pc, #84]	; (800c540 <SetSysClock+0xd4>)
 800c4ea:	4a15      	ldr	r2, [pc, #84]	; (800c540 <SetSysClock+0xd4>)
 800c4ec:	6852      	ldr	r2, [r2, #4]
 800c4ee:	2188      	movs	r1, #136	; 0x88
 800c4f0:	0349      	lsls	r1, r1, #13
 800c4f2:	430a      	orrs	r2, r1
 800c4f4:	605a      	str	r2, [r3, #4]
            
    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800c4f6:	4b12      	ldr	r3, [pc, #72]	; (800c540 <SetSysClock+0xd4>)
 800c4f8:	4a11      	ldr	r2, [pc, #68]	; (800c540 <SetSysClock+0xd4>)
 800c4fa:	6812      	ldr	r2, [r2, #0]
 800c4fc:	2180      	movs	r1, #128	; 0x80
 800c4fe:	0449      	lsls	r1, r1, #17
 800c500:	430a      	orrs	r2, r1
 800c502:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800c504:	46c0      	nop			; (mov r8, r8)
 800c506:	4b0e      	ldr	r3, [pc, #56]	; (800c540 <SetSysClock+0xd4>)
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	2380      	movs	r3, #128	; 0x80
 800c50c:	049b      	lsls	r3, r3, #18
 800c50e:	4013      	ands	r3, r2
 800c510:	d0f9      	beq.n	800c506 <SetSysClock+0x9a>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800c512:	4b0b      	ldr	r3, [pc, #44]	; (800c540 <SetSysClock+0xd4>)
 800c514:	4a0a      	ldr	r2, [pc, #40]	; (800c540 <SetSysClock+0xd4>)
 800c516:	6852      	ldr	r2, [r2, #4]
 800c518:	2103      	movs	r1, #3
 800c51a:	438a      	bics	r2, r1
 800c51c:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800c51e:	4b08      	ldr	r3, [pc, #32]	; (800c540 <SetSysClock+0xd4>)
 800c520:	4a07      	ldr	r2, [pc, #28]	; (800c540 <SetSysClock+0xd4>)
 800c522:	6852      	ldr	r2, [r2, #4]
 800c524:	2102      	movs	r1, #2
 800c526:	430a      	orrs	r2, r1
 800c528:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800c52a:	46c0      	nop			; (mov r8, r8)
 800c52c:	4b04      	ldr	r3, [pc, #16]	; (800c540 <SetSysClock+0xd4>)
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	220c      	movs	r2, #12
 800c532:	4013      	ands	r3, r2
 800c534:	2b08      	cmp	r3, #8
 800c536:	d1f9      	bne.n	800c52c <SetSysClock+0xc0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }  
}
 800c538:	46c0      	nop			; (mov r8, r8)
 800c53a:	46bd      	mov	sp, r7
 800c53c:	b002      	add	sp, #8
 800c53e:	bd80      	pop	{r7, pc}
 800c540:	40021000 	.word	0x40021000
 800c544:	40022000 	.word	0x40022000
 800c548:	ffc07fff 	.word	0xffc07fff

0800c54c <__libc_init_array>:
 800c54c:	b570      	push	{r4, r5, r6, lr}
 800c54e:	2600      	movs	r6, #0
 800c550:	4d0c      	ldr	r5, [pc, #48]	; (800c584 <__libc_init_array+0x38>)
 800c552:	4c0d      	ldr	r4, [pc, #52]	; (800c588 <__libc_init_array+0x3c>)
 800c554:	1b64      	subs	r4, r4, r5
 800c556:	10a4      	asrs	r4, r4, #2
 800c558:	42a6      	cmp	r6, r4
 800c55a:	d109      	bne.n	800c570 <__libc_init_array+0x24>
 800c55c:	2600      	movs	r6, #0
 800c55e:	f001 f9a5 	bl	800d8ac <_init>
 800c562:	4d0a      	ldr	r5, [pc, #40]	; (800c58c <__libc_init_array+0x40>)
 800c564:	4c0a      	ldr	r4, [pc, #40]	; (800c590 <__libc_init_array+0x44>)
 800c566:	1b64      	subs	r4, r4, r5
 800c568:	10a4      	asrs	r4, r4, #2
 800c56a:	42a6      	cmp	r6, r4
 800c56c:	d105      	bne.n	800c57a <__libc_init_array+0x2e>
 800c56e:	bd70      	pop	{r4, r5, r6, pc}
 800c570:	00b3      	lsls	r3, r6, #2
 800c572:	58eb      	ldr	r3, [r5, r3]
 800c574:	4798      	blx	r3
 800c576:	3601      	adds	r6, #1
 800c578:	e7ee      	b.n	800c558 <__libc_init_array+0xc>
 800c57a:	00b3      	lsls	r3, r6, #2
 800c57c:	58eb      	ldr	r3, [r5, r3]
 800c57e:	4798      	blx	r3
 800c580:	3601      	adds	r6, #1
 800c582:	e7f2      	b.n	800c56a <__libc_init_array+0x1e>
 800c584:	0800e450 	.word	0x0800e450
 800c588:	0800e450 	.word	0x0800e450
 800c58c:	0800e450 	.word	0x0800e450
 800c590:	0800e454 	.word	0x0800e454

0800c594 <memcmp>:
 800c594:	b530      	push	{r4, r5, lr}
 800c596:	2400      	movs	r4, #0
 800c598:	42a2      	cmp	r2, r4
 800c59a:	d101      	bne.n	800c5a0 <memcmp+0xc>
 800c59c:	2000      	movs	r0, #0
 800c59e:	e005      	b.n	800c5ac <memcmp+0x18>
 800c5a0:	5d03      	ldrb	r3, [r0, r4]
 800c5a2:	1c65      	adds	r5, r4, #1
 800c5a4:	5d0c      	ldrb	r4, [r1, r4]
 800c5a6:	42a3      	cmp	r3, r4
 800c5a8:	d001      	beq.n	800c5ae <memcmp+0x1a>
 800c5aa:	1b18      	subs	r0, r3, r4
 800c5ac:	bd30      	pop	{r4, r5, pc}
 800c5ae:	002c      	movs	r4, r5
 800c5b0:	e7f2      	b.n	800c598 <memcmp+0x4>

0800c5b2 <memcpy>:
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	b510      	push	{r4, lr}
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d100      	bne.n	800c5bc <memcpy+0xa>
 800c5ba:	bd10      	pop	{r4, pc}
 800c5bc:	5ccc      	ldrb	r4, [r1, r3]
 800c5be:	54c4      	strb	r4, [r0, r3]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	e7f8      	b.n	800c5b6 <memcpy+0x4>

0800c5c4 <memset>:
 800c5c4:	0003      	movs	r3, r0
 800c5c6:	1882      	adds	r2, r0, r2
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	d100      	bne.n	800c5ce <memset+0xa>
 800c5cc:	4770      	bx	lr
 800c5ce:	7019      	strb	r1, [r3, #0]
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	e7f9      	b.n	800c5c8 <memset+0x4>

0800c5d4 <lround>:
 800c5d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5d6:	000f      	movs	r7, r1
 800c5d8:	2301      	movs	r3, #1
 800c5da:	0006      	movs	r6, r0
 800c5dc:	0001      	movs	r1, r0
 800c5de:	17f8      	asrs	r0, r7, #31
 800c5e0:	4318      	orrs	r0, r3
 800c5e2:	007d      	lsls	r5, r7, #1
 800c5e4:	4b1f      	ldr	r3, [pc, #124]	; (800c664 <lround+0x90>)
 800c5e6:	0d6d      	lsrs	r5, r5, #21
 800c5e8:	18ec      	adds	r4, r5, r3
 800c5ea:	033b      	lsls	r3, r7, #12
 800c5ec:	0b1b      	lsrs	r3, r3, #12
 800c5ee:	001a      	movs	r2, r3
 800c5f0:	2380      	movs	r3, #128	; 0x80
 800c5f2:	035b      	lsls	r3, r3, #13
 800c5f4:	431a      	orrs	r2, r3
 800c5f6:	9001      	str	r0, [sp, #4]
 800c5f8:	0013      	movs	r3, r2
 800c5fa:	2c13      	cmp	r4, #19
 800c5fc:	dc0f      	bgt.n	800c61e <lround+0x4a>
 800c5fe:	2c00      	cmp	r4, #0
 800c600:	da03      	bge.n	800c60a <lround+0x36>
 800c602:	1c63      	adds	r3, r4, #1
 800c604:	d02d      	beq.n	800c662 <lround+0x8e>
 800c606:	2000      	movs	r0, #0
 800c608:	e02b      	b.n	800c662 <lround+0x8e>
 800c60a:	2080      	movs	r0, #128	; 0x80
 800c60c:	0300      	lsls	r0, r0, #12
 800c60e:	4120      	asrs	r0, r4
 800c610:	2314      	movs	r3, #20
 800c612:	1880      	adds	r0, r0, r2
 800c614:	1b1c      	subs	r4, r3, r4
 800c616:	40e0      	lsrs	r0, r4
 800c618:	9b01      	ldr	r3, [sp, #4]
 800c61a:	4358      	muls	r0, r3
 800c61c:	e021      	b.n	800c662 <lround+0x8e>
 800c61e:	2c1e      	cmp	r4, #30
 800c620:	d81b      	bhi.n	800c65a <lround+0x86>
 800c622:	4811      	ldr	r0, [pc, #68]	; (800c668 <lround+0x94>)
 800c624:	182f      	adds	r7, r5, r0
 800c626:	2c33      	cmp	r4, #51	; 0x33
 800c628:	dd06      	ble.n	800c638 <lround+0x64>
 800c62a:	0030      	movs	r0, r6
 800c62c:	490f      	ldr	r1, [pc, #60]	; (800c66c <lround+0x98>)
 800c62e:	40bb      	lsls	r3, r7
 800c630:	186d      	adds	r5, r5, r1
 800c632:	40a8      	lsls	r0, r5
 800c634:	4318      	orrs	r0, r3
 800c636:	e7ef      	b.n	800c618 <lround+0x44>
 800c638:	2080      	movs	r0, #128	; 0x80
 800c63a:	0600      	lsls	r0, r0, #24
 800c63c:	40f8      	lsrs	r0, r7
 800c63e:	1986      	adds	r6, r0, r6
 800c640:	428e      	cmp	r6, r1
 800c642:	4189      	sbcs	r1, r1
 800c644:	4249      	negs	r1, r1
 800c646:	1853      	adds	r3, r2, r1
 800c648:	2134      	movs	r1, #52	; 0x34
 800c64a:	40bb      	lsls	r3, r7
 800c64c:	1b0c      	subs	r4, r1, r4
 800c64e:	2000      	movs	r0, #0
 800c650:	2c20      	cmp	r4, #32
 800c652:	d0ef      	beq.n	800c634 <lround+0x60>
 800c654:	0030      	movs	r0, r6
 800c656:	40e0      	lsrs	r0, r4
 800c658:	e7ec      	b.n	800c634 <lround+0x60>
 800c65a:	0030      	movs	r0, r6
 800c65c:	0039      	movs	r1, r7
 800c65e:	f7f5 fffd 	bl	800265c <__aeabi_d2iz>
 800c662:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c664:	fffffc01 	.word	0xfffffc01
 800c668:	fffffbed 	.word	0xfffffbed
 800c66c:	fffffbcd 	.word	0xfffffbcd

0800c670 <trunc>:
 800c670:	b570      	push	{r4, r5, r6, lr}
 800c672:	004b      	lsls	r3, r1, #1
 800c674:	4d13      	ldr	r5, [pc, #76]	; (800c6c4 <trunc+0x54>)
 800c676:	0d5b      	lsrs	r3, r3, #21
 800c678:	195d      	adds	r5, r3, r5
 800c67a:	0004      	movs	r4, r0
 800c67c:	000a      	movs	r2, r1
 800c67e:	2d13      	cmp	r5, #19
 800c680:	dc0b      	bgt.n	800c69a <trunc+0x2a>
 800c682:	2d00      	cmp	r5, #0
 800c684:	da03      	bge.n	800c68e <trunc+0x1e>
 800c686:	2000      	movs	r0, #0
 800c688:	0fca      	lsrs	r2, r1, #31
 800c68a:	07d1      	lsls	r1, r2, #31
 800c68c:	bd70      	pop	{r4, r5, r6, pc}
 800c68e:	4b0e      	ldr	r3, [pc, #56]	; (800c6c8 <trunc+0x58>)
 800c690:	2000      	movs	r0, #0
 800c692:	412b      	asrs	r3, r5
 800c694:	439a      	bics	r2, r3
 800c696:	0011      	movs	r1, r2
 800c698:	e7f8      	b.n	800c68c <trunc+0x1c>
 800c69a:	2d33      	cmp	r5, #51	; 0x33
 800c69c:	dd08      	ble.n	800c6b0 <trunc+0x40>
 800c69e:	2380      	movs	r3, #128	; 0x80
 800c6a0:	00db      	lsls	r3, r3, #3
 800c6a2:	429d      	cmp	r5, r3
 800c6a4:	d1f2      	bne.n	800c68c <trunc+0x1c>
 800c6a6:	0002      	movs	r2, r0
 800c6a8:	000b      	movs	r3, r1
 800c6aa:	f7f4 fd7d 	bl	80011a8 <__aeabi_dadd>
 800c6ae:	e7ed      	b.n	800c68c <trunc+0x1c>
 800c6b0:	0011      	movs	r1, r2
 800c6b2:	4a06      	ldr	r2, [pc, #24]	; (800c6cc <trunc+0x5c>)
 800c6b4:	189b      	adds	r3, r3, r2
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	4252      	negs	r2, r2
 800c6ba:	40da      	lsrs	r2, r3
 800c6bc:	4394      	bics	r4, r2
 800c6be:	0020      	movs	r0, r4
 800c6c0:	e7e4      	b.n	800c68c <trunc+0x1c>
 800c6c2:	46c0      	nop			; (mov r8, r8)
 800c6c4:	fffffc01 	.word	0xfffffc01
 800c6c8:	000fffff 	.word	0x000fffff
 800c6cc:	fffffbed 	.word	0xfffffbed

0800c6d0 <ceilf>:
 800c6d0:	b570      	push	{r4, r5, r6, lr}
 800c6d2:	0045      	lsls	r5, r0, #1
 800c6d4:	086e      	lsrs	r6, r5, #1
 800c6d6:	0e2d      	lsrs	r5, r5, #24
 800c6d8:	3d7f      	subs	r5, #127	; 0x7f
 800c6da:	0004      	movs	r4, r0
 800c6dc:	2d16      	cmp	r5, #22
 800c6de:	dc25      	bgt.n	800c72c <ceilf+0x5c>
 800c6e0:	2d00      	cmp	r5, #0
 800c6e2:	da0f      	bge.n	800c704 <ceilf+0x34>
 800c6e4:	4916      	ldr	r1, [pc, #88]	; (800c740 <ceilf+0x70>)
 800c6e6:	f7f3 fe53 	bl	8000390 <__aeabi_fadd>
 800c6ea:	2100      	movs	r1, #0
 800c6ec:	f7f3 fe06 	bl	80002fc <__aeabi_fcmpgt>
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	d005      	beq.n	800c700 <ceilf+0x30>
 800c6f4:	2c00      	cmp	r4, #0
 800c6f6:	db20      	blt.n	800c73a <ceilf+0x6a>
 800c6f8:	2e00      	cmp	r6, #0
 800c6fa:	d001      	beq.n	800c700 <ceilf+0x30>
 800c6fc:	24fe      	movs	r4, #254	; 0xfe
 800c6fe:	05a4      	lsls	r4, r4, #22
 800c700:	1c20      	adds	r0, r4, #0
 800c702:	e019      	b.n	800c738 <ceilf+0x68>
 800c704:	4e0f      	ldr	r6, [pc, #60]	; (800c744 <ceilf+0x74>)
 800c706:	412e      	asrs	r6, r5
 800c708:	4206      	tst	r6, r0
 800c70a:	d015      	beq.n	800c738 <ceilf+0x68>
 800c70c:	490c      	ldr	r1, [pc, #48]	; (800c740 <ceilf+0x70>)
 800c70e:	f7f3 fe3f 	bl	8000390 <__aeabi_fadd>
 800c712:	2100      	movs	r1, #0
 800c714:	f7f3 fdf2 	bl	80002fc <__aeabi_fcmpgt>
 800c718:	2800      	cmp	r0, #0
 800c71a:	d0f1      	beq.n	800c700 <ceilf+0x30>
 800c71c:	2c00      	cmp	r4, #0
 800c71e:	dd03      	ble.n	800c728 <ceilf+0x58>
 800c720:	2380      	movs	r3, #128	; 0x80
 800c722:	041b      	lsls	r3, r3, #16
 800c724:	412b      	asrs	r3, r5
 800c726:	18e4      	adds	r4, r4, r3
 800c728:	43b4      	bics	r4, r6
 800c72a:	e7e9      	b.n	800c700 <ceilf+0x30>
 800c72c:	4b06      	ldr	r3, [pc, #24]	; (800c748 <ceilf+0x78>)
 800c72e:	429e      	cmp	r6, r3
 800c730:	d902      	bls.n	800c738 <ceilf+0x68>
 800c732:	1c01      	adds	r1, r0, #0
 800c734:	f7f3 fe2c 	bl	8000390 <__aeabi_fadd>
 800c738:	bd70      	pop	{r4, r5, r6, pc}
 800c73a:	2480      	movs	r4, #128	; 0x80
 800c73c:	0624      	lsls	r4, r4, #24
 800c73e:	e7df      	b.n	800c700 <ceilf+0x30>
 800c740:	7149f2ca 	.word	0x7149f2ca
 800c744:	007fffff 	.word	0x007fffff
 800c748:	7f7fffff 	.word	0x7f7fffff

0800c74c <cosf>:
 800c74c:	b507      	push	{r0, r1, r2, lr}
 800c74e:	4a18      	ldr	r2, [pc, #96]	; (800c7b0 <cosf+0x64>)
 800c750:	0043      	lsls	r3, r0, #1
 800c752:	085b      	lsrs	r3, r3, #1
 800c754:	2100      	movs	r1, #0
 800c756:	4293      	cmp	r3, r2
 800c758:	dd13      	ble.n	800c782 <cosf+0x36>
 800c75a:	4a16      	ldr	r2, [pc, #88]	; (800c7b4 <cosf+0x68>)
 800c75c:	4293      	cmp	r3, r2
 800c75e:	dd03      	ble.n	800c768 <cosf+0x1c>
 800c760:	1c01      	adds	r1, r0, #0
 800c762:	f7f4 fab7 	bl	8000cd4 <__aeabi_fsub>
 800c766:	bd0e      	pop	{r1, r2, r3, pc}
 800c768:	4669      	mov	r1, sp
 800c76a:	f000 f99b 	bl	800caa4 <__ieee754_rem_pio2f>
 800c76e:	2203      	movs	r2, #3
 800c770:	4002      	ands	r2, r0
 800c772:	2a01      	cmp	r2, #1
 800c774:	d008      	beq.n	800c788 <cosf+0x3c>
 800c776:	2a02      	cmp	r2, #2
 800c778:	d00e      	beq.n	800c798 <cosf+0x4c>
 800c77a:	2a00      	cmp	r2, #0
 800c77c:	d111      	bne.n	800c7a2 <cosf+0x56>
 800c77e:	9901      	ldr	r1, [sp, #4]
 800c780:	9800      	ldr	r0, [sp, #0]
 800c782:	f000 fb45 	bl	800ce10 <__kernel_cosf>
 800c786:	e7ee      	b.n	800c766 <cosf+0x1a>
 800c788:	9901      	ldr	r1, [sp, #4]
 800c78a:	9800      	ldr	r0, [sp, #0]
 800c78c:	f000 fe9c 	bl	800d4c8 <__kernel_sinf>
 800c790:	2380      	movs	r3, #128	; 0x80
 800c792:	061b      	lsls	r3, r3, #24
 800c794:	18c0      	adds	r0, r0, r3
 800c796:	e7e6      	b.n	800c766 <cosf+0x1a>
 800c798:	9901      	ldr	r1, [sp, #4]
 800c79a:	9800      	ldr	r0, [sp, #0]
 800c79c:	f000 fb38 	bl	800ce10 <__kernel_cosf>
 800c7a0:	e7f6      	b.n	800c790 <cosf+0x44>
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	9901      	ldr	r1, [sp, #4]
 800c7a6:	9800      	ldr	r0, [sp, #0]
 800c7a8:	f000 fe8e 	bl	800d4c8 <__kernel_sinf>
 800c7ac:	e7db      	b.n	800c766 <cosf+0x1a>
 800c7ae:	46c0      	nop			; (mov r8, r8)
 800c7b0:	3f490fd8 	.word	0x3f490fd8
 800c7b4:	7f7fffff 	.word	0x7f7fffff

0800c7b8 <floorf>:
 800c7b8:	b570      	push	{r4, r5, r6, lr}
 800c7ba:	0045      	lsls	r5, r0, #1
 800c7bc:	086e      	lsrs	r6, r5, #1
 800c7be:	0e2d      	lsrs	r5, r5, #24
 800c7c0:	3d7f      	subs	r5, #127	; 0x7f
 800c7c2:	0004      	movs	r4, r0
 800c7c4:	2d16      	cmp	r5, #22
 800c7c6:	dc24      	bgt.n	800c812 <floorf+0x5a>
 800c7c8:	2d00      	cmp	r5, #0
 800c7ca:	da0e      	bge.n	800c7ea <floorf+0x32>
 800c7cc:	4915      	ldr	r1, [pc, #84]	; (800c824 <floorf+0x6c>)
 800c7ce:	f7f3 fddf 	bl	8000390 <__aeabi_fadd>
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	f7f3 fd92 	bl	80002fc <__aeabi_fcmpgt>
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d004      	beq.n	800c7e6 <floorf+0x2e>
 800c7dc:	2c00      	cmp	r4, #0
 800c7de:	da1f      	bge.n	800c820 <floorf+0x68>
 800c7e0:	2e00      	cmp	r6, #0
 800c7e2:	d000      	beq.n	800c7e6 <floorf+0x2e>
 800c7e4:	4c10      	ldr	r4, [pc, #64]	; (800c828 <floorf+0x70>)
 800c7e6:	1c20      	adds	r0, r4, #0
 800c7e8:	e019      	b.n	800c81e <floorf+0x66>
 800c7ea:	4e10      	ldr	r6, [pc, #64]	; (800c82c <floorf+0x74>)
 800c7ec:	412e      	asrs	r6, r5
 800c7ee:	4206      	tst	r6, r0
 800c7f0:	d015      	beq.n	800c81e <floorf+0x66>
 800c7f2:	490c      	ldr	r1, [pc, #48]	; (800c824 <floorf+0x6c>)
 800c7f4:	f7f3 fdcc 	bl	8000390 <__aeabi_fadd>
 800c7f8:	2100      	movs	r1, #0
 800c7fa:	f7f3 fd7f 	bl	80002fc <__aeabi_fcmpgt>
 800c7fe:	2800      	cmp	r0, #0
 800c800:	d0f1      	beq.n	800c7e6 <floorf+0x2e>
 800c802:	2c00      	cmp	r4, #0
 800c804:	da03      	bge.n	800c80e <floorf+0x56>
 800c806:	2380      	movs	r3, #128	; 0x80
 800c808:	041b      	lsls	r3, r3, #16
 800c80a:	412b      	asrs	r3, r5
 800c80c:	18e4      	adds	r4, r4, r3
 800c80e:	43b4      	bics	r4, r6
 800c810:	e7e9      	b.n	800c7e6 <floorf+0x2e>
 800c812:	4b07      	ldr	r3, [pc, #28]	; (800c830 <floorf+0x78>)
 800c814:	429e      	cmp	r6, r3
 800c816:	d902      	bls.n	800c81e <floorf+0x66>
 800c818:	1c01      	adds	r1, r0, #0
 800c81a:	f7f3 fdb9 	bl	8000390 <__aeabi_fadd>
 800c81e:	bd70      	pop	{r4, r5, r6, pc}
 800c820:	2400      	movs	r4, #0
 800c822:	e7e0      	b.n	800c7e6 <floorf+0x2e>
 800c824:	7149f2ca 	.word	0x7149f2ca
 800c828:	bf800000 	.word	0xbf800000
 800c82c:	007fffff 	.word	0x007fffff
 800c830:	7f7fffff 	.word	0x7f7fffff

0800c834 <roundf>:
 800c834:	0dc3      	lsrs	r3, r0, #23
 800c836:	b2db      	uxtb	r3, r3
 800c838:	3b7f      	subs	r3, #127	; 0x7f
 800c83a:	b510      	push	{r4, lr}
 800c83c:	0002      	movs	r2, r0
 800c83e:	2b16      	cmp	r3, #22
 800c840:	dc13      	bgt.n	800c86a <roundf+0x36>
 800c842:	2b00      	cmp	r3, #0
 800c844:	da07      	bge.n	800c856 <roundf+0x22>
 800c846:	0fc0      	lsrs	r0, r0, #31
 800c848:	07c0      	lsls	r0, r0, #31
 800c84a:	3301      	adds	r3, #1
 800c84c:	d102      	bne.n	800c854 <roundf+0x20>
 800c84e:	23fe      	movs	r3, #254	; 0xfe
 800c850:	059b      	lsls	r3, r3, #22
 800c852:	4318      	orrs	r0, r3
 800c854:	bd10      	pop	{r4, pc}
 800c856:	4908      	ldr	r1, [pc, #32]	; (800c878 <roundf+0x44>)
 800c858:	4119      	asrs	r1, r3
 800c85a:	4201      	tst	r1, r0
 800c85c:	d0fa      	beq.n	800c854 <roundf+0x20>
 800c85e:	2080      	movs	r0, #128	; 0x80
 800c860:	03c0      	lsls	r0, r0, #15
 800c862:	4118      	asrs	r0, r3
 800c864:	1880      	adds	r0, r0, r2
 800c866:	4388      	bics	r0, r1
 800c868:	e7f4      	b.n	800c854 <roundf+0x20>
 800c86a:	2b80      	cmp	r3, #128	; 0x80
 800c86c:	d1f2      	bne.n	800c854 <roundf+0x20>
 800c86e:	1c01      	adds	r1, r0, #0
 800c870:	f7f3 fd8e 	bl	8000390 <__aeabi_fadd>
 800c874:	e7ee      	b.n	800c854 <roundf+0x20>
 800c876:	46c0      	nop			; (mov r8, r8)
 800c878:	007fffff 	.word	0x007fffff

0800c87c <sinf>:
 800c87c:	b507      	push	{r0, r1, r2, lr}
 800c87e:	4a19      	ldr	r2, [pc, #100]	; (800c8e4 <sinf+0x68>)
 800c880:	0043      	lsls	r3, r0, #1
 800c882:	085b      	lsrs	r3, r3, #1
 800c884:	4293      	cmp	r3, r2
 800c886:	dc04      	bgt.n	800c892 <sinf+0x16>
 800c888:	2200      	movs	r2, #0
 800c88a:	2100      	movs	r1, #0
 800c88c:	f000 fe1c 	bl	800d4c8 <__kernel_sinf>
 800c890:	e005      	b.n	800c89e <sinf+0x22>
 800c892:	4a15      	ldr	r2, [pc, #84]	; (800c8e8 <sinf+0x6c>)
 800c894:	4293      	cmp	r3, r2
 800c896:	dd03      	ble.n	800c8a0 <sinf+0x24>
 800c898:	1c01      	adds	r1, r0, #0
 800c89a:	f7f4 fa1b 	bl	8000cd4 <__aeabi_fsub>
 800c89e:	bd0e      	pop	{r1, r2, r3, pc}
 800c8a0:	4669      	mov	r1, sp
 800c8a2:	f000 f8ff 	bl	800caa4 <__ieee754_rem_pio2f>
 800c8a6:	2303      	movs	r3, #3
 800c8a8:	4018      	ands	r0, r3
 800c8aa:	2801      	cmp	r0, #1
 800c8ac:	d007      	beq.n	800c8be <sinf+0x42>
 800c8ae:	2802      	cmp	r0, #2
 800c8b0:	d00a      	beq.n	800c8c8 <sinf+0x4c>
 800c8b2:	2800      	cmp	r0, #0
 800c8b4:	d111      	bne.n	800c8da <sinf+0x5e>
 800c8b6:	2201      	movs	r2, #1
 800c8b8:	9901      	ldr	r1, [sp, #4]
 800c8ba:	9800      	ldr	r0, [sp, #0]
 800c8bc:	e7e6      	b.n	800c88c <sinf+0x10>
 800c8be:	9901      	ldr	r1, [sp, #4]
 800c8c0:	9800      	ldr	r0, [sp, #0]
 800c8c2:	f000 faa5 	bl	800ce10 <__kernel_cosf>
 800c8c6:	e7ea      	b.n	800c89e <sinf+0x22>
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	9901      	ldr	r1, [sp, #4]
 800c8cc:	9800      	ldr	r0, [sp, #0]
 800c8ce:	f000 fdfb 	bl	800d4c8 <__kernel_sinf>
 800c8d2:	2380      	movs	r3, #128	; 0x80
 800c8d4:	061b      	lsls	r3, r3, #24
 800c8d6:	18c0      	adds	r0, r0, r3
 800c8d8:	e7e1      	b.n	800c89e <sinf+0x22>
 800c8da:	9901      	ldr	r1, [sp, #4]
 800c8dc:	9800      	ldr	r0, [sp, #0]
 800c8de:	f000 fa97 	bl	800ce10 <__kernel_cosf>
 800c8e2:	e7f6      	b.n	800c8d2 <sinf+0x56>
 800c8e4:	3f490fd8 	.word	0x3f490fd8
 800c8e8:	7f7fffff 	.word	0x7f7fffff

0800c8ec <atan2f>:
 800c8ec:	b510      	push	{r4, lr}
 800c8ee:	f000 f851 	bl	800c994 <__ieee754_atan2f>
 800c8f2:	bd10      	pop	{r4, pc}

0800c8f4 <sqrtf>:
 800c8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8f6:	2500      	movs	r5, #0
 800c8f8:	b08d      	sub	sp, #52	; 0x34
 800c8fa:	1c04      	adds	r4, r0, #0
 800c8fc:	f000 fa32 	bl	800cd64 <__ieee754_sqrtf>
 800c900:	4b22      	ldr	r3, [pc, #136]	; (800c98c <sqrtf+0x98>)
 800c902:	1c06      	adds	r6, r0, #0
 800c904:	575d      	ldrsb	r5, [r3, r5]
 800c906:	1c6b      	adds	r3, r5, #1
 800c908:	d030      	beq.n	800c96c <sqrtf+0x78>
 800c90a:	1c21      	adds	r1, r4, #0
 800c90c:	1c20      	adds	r0, r4, #0
 800c90e:	f7f4 fb7d 	bl	800100c <__aeabi_fcmpun>
 800c912:	1e07      	subs	r7, r0, #0
 800c914:	d12a      	bne.n	800c96c <sqrtf+0x78>
 800c916:	2100      	movs	r1, #0
 800c918:	1c20      	adds	r0, r4, #0
 800c91a:	f7f3 fcdb 	bl	80002d4 <__aeabi_fcmplt>
 800c91e:	2800      	cmp	r0, #0
 800c920:	d024      	beq.n	800c96c <sqrtf+0x78>
 800c922:	2301      	movs	r3, #1
 800c924:	9302      	str	r3, [sp, #8]
 800c926:	4b1a      	ldr	r3, [pc, #104]	; (800c990 <sqrtf+0x9c>)
 800c928:	1c20      	adds	r0, r4, #0
 800c92a:	9303      	str	r3, [sp, #12]
 800c92c:	970a      	str	r7, [sp, #40]	; 0x28
 800c92e:	f7f5 fec9 	bl	80026c4 <__aeabi_f2d>
 800c932:	2200      	movs	r2, #0
 800c934:	9006      	str	r0, [sp, #24]
 800c936:	9107      	str	r1, [sp, #28]
 800c938:	9004      	str	r0, [sp, #16]
 800c93a:	9105      	str	r1, [sp, #20]
 800c93c:	2300      	movs	r3, #0
 800c93e:	2d00      	cmp	r5, #0
 800c940:	d117      	bne.n	800c972 <sqrtf+0x7e>
 800c942:	9208      	str	r2, [sp, #32]
 800c944:	9309      	str	r3, [sp, #36]	; 0x24
 800c946:	a802      	add	r0, sp, #8
 800c948:	f000 fe34 	bl	800d5b4 <matherr>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d018      	beq.n	800c982 <sqrtf+0x8e>
 800c950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c952:	9301      	str	r3, [sp, #4]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d004      	beq.n	800c962 <sqrtf+0x6e>
 800c958:	f000 ffa2 	bl	800d8a0 <__errno>
 800c95c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c95e:	9301      	str	r3, [sp, #4]
 800c960:	6003      	str	r3, [r0, #0]
 800c962:	9808      	ldr	r0, [sp, #32]
 800c964:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c966:	f7f5 feff 	bl	8002768 <__aeabi_d2f>
 800c96a:	1c06      	adds	r6, r0, #0
 800c96c:	1c30      	adds	r0, r6, #0
 800c96e:	b00d      	add	sp, #52	; 0x34
 800c970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c972:	0010      	movs	r0, r2
 800c974:	0019      	movs	r1, r3
 800c976:	f7f4 ff27 	bl	80017c8 <__aeabi_ddiv>
 800c97a:	9008      	str	r0, [sp, #32]
 800c97c:	9109      	str	r1, [sp, #36]	; 0x24
 800c97e:	2d02      	cmp	r5, #2
 800c980:	d1e1      	bne.n	800c946 <sqrtf+0x52>
 800c982:	f000 ff8d 	bl	800d8a0 <__errno>
 800c986:	2321      	movs	r3, #33	; 0x21
 800c988:	6003      	str	r3, [r0, #0]
 800c98a:	e7e1      	b.n	800c950 <sqrtf+0x5c>
 800c98c:	20000078 	.word	0x20000078
 800c990:	0800e058 	.word	0x0800e058

0800c994 <__ieee754_atan2f>:
 800c994:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c996:	25ff      	movs	r5, #255	; 0xff
 800c998:	004a      	lsls	r2, r1, #1
 800c99a:	9101      	str	r1, [sp, #4]
 800c99c:	0852      	lsrs	r2, r2, #1
 800c99e:	05ed      	lsls	r5, r5, #23
 800c9a0:	42aa      	cmp	r2, r5
 800c9a2:	dc04      	bgt.n	800c9ae <__ieee754_atan2f+0x1a>
 800c9a4:	0043      	lsls	r3, r0, #1
 800c9a6:	0007      	movs	r7, r0
 800c9a8:	085b      	lsrs	r3, r3, #1
 800c9aa:	42ab      	cmp	r3, r5
 800c9ac:	dd02      	ble.n	800c9b4 <__ieee754_atan2f+0x20>
 800c9ae:	f7f3 fcef 	bl	8000390 <__aeabi_fadd>
 800c9b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c9b4:	24fe      	movs	r4, #254	; 0xfe
 800c9b6:	05a4      	lsls	r4, r4, #22
 800c9b8:	42a1      	cmp	r1, r4
 800c9ba:	d102      	bne.n	800c9c2 <__ieee754_atan2f+0x2e>
 800c9bc:	f000 fdfc 	bl	800d5b8 <atanf>
 800c9c0:	e7f7      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800c9c2:	2602      	movs	r6, #2
 800c9c4:	178c      	asrs	r4, r1, #30
 800c9c6:	4034      	ands	r4, r6
 800c9c8:	0fc6      	lsrs	r6, r0, #31
 800c9ca:	4334      	orrs	r4, r6
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d105      	bne.n	800c9dc <__ieee754_atan2f+0x48>
 800c9d0:	2c02      	cmp	r4, #2
 800c9d2:	d023      	beq.n	800ca1c <__ieee754_atan2f+0x88>
 800c9d4:	2c03      	cmp	r4, #3
 800c9d6:	d1ec      	bne.n	800c9b2 <__ieee754_atan2f+0x1e>
 800c9d8:	4829      	ldr	r0, [pc, #164]	; (800ca80 <__ieee754_atan2f+0xec>)
 800c9da:	e7ea      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800c9dc:	2a00      	cmp	r2, #0
 800c9de:	d103      	bne.n	800c9e8 <__ieee754_atan2f+0x54>
 800c9e0:	2f00      	cmp	r7, #0
 800c9e2:	da4a      	bge.n	800ca7a <__ieee754_atan2f+0xe6>
 800c9e4:	4827      	ldr	r0, [pc, #156]	; (800ca84 <__ieee754_atan2f+0xf0>)
 800c9e6:	e7e4      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800c9e8:	42aa      	cmp	r2, r5
 800c9ea:	d119      	bne.n	800ca20 <__ieee754_atan2f+0x8c>
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d10b      	bne.n	800ca08 <__ieee754_atan2f+0x74>
 800c9f0:	2c02      	cmp	r4, #2
 800c9f2:	d005      	beq.n	800ca00 <__ieee754_atan2f+0x6c>
 800c9f4:	2c03      	cmp	r4, #3
 800c9f6:	d005      	beq.n	800ca04 <__ieee754_atan2f+0x70>
 800c9f8:	2c01      	cmp	r4, #1
 800c9fa:	d13c      	bne.n	800ca76 <__ieee754_atan2f+0xe2>
 800c9fc:	4822      	ldr	r0, [pc, #136]	; (800ca88 <__ieee754_atan2f+0xf4>)
 800c9fe:	e7d8      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca00:	4822      	ldr	r0, [pc, #136]	; (800ca8c <__ieee754_atan2f+0xf8>)
 800ca02:	e7d6      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca04:	4822      	ldr	r0, [pc, #136]	; (800ca90 <__ieee754_atan2f+0xfc>)
 800ca06:	e7d4      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca08:	2c02      	cmp	r4, #2
 800ca0a:	d007      	beq.n	800ca1c <__ieee754_atan2f+0x88>
 800ca0c:	2c03      	cmp	r4, #3
 800ca0e:	d0e3      	beq.n	800c9d8 <__ieee754_atan2f+0x44>
 800ca10:	2000      	movs	r0, #0
 800ca12:	2c01      	cmp	r4, #1
 800ca14:	d1cd      	bne.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca16:	2080      	movs	r0, #128	; 0x80
 800ca18:	0600      	lsls	r0, r0, #24
 800ca1a:	e7ca      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca1c:	481d      	ldr	r0, [pc, #116]	; (800ca94 <__ieee754_atan2f+0x100>)
 800ca1e:	e7c8      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca20:	42ab      	cmp	r3, r5
 800ca22:	d0dd      	beq.n	800c9e0 <__ieee754_atan2f+0x4c>
 800ca24:	1a9b      	subs	r3, r3, r2
 800ca26:	15db      	asrs	r3, r3, #23
 800ca28:	2b3c      	cmp	r3, #60	; 0x3c
 800ca2a:	dc14      	bgt.n	800ca56 <__ieee754_atan2f+0xc2>
 800ca2c:	2900      	cmp	r1, #0
 800ca2e:	da01      	bge.n	800ca34 <__ieee754_atan2f+0xa0>
 800ca30:	333c      	adds	r3, #60	; 0x3c
 800ca32:	db12      	blt.n	800ca5a <__ieee754_atan2f+0xc6>
 800ca34:	f7f3 fe3e 	bl	80006b4 <__aeabi_fdiv>
 800ca38:	f000 fed6 	bl	800d7e8 <fabsf>
 800ca3c:	f000 fdbc 	bl	800d5b8 <atanf>
 800ca40:	2c01      	cmp	r4, #1
 800ca42:	d00c      	beq.n	800ca5e <__ieee754_atan2f+0xca>
 800ca44:	2c02      	cmp	r4, #2
 800ca46:	d00e      	beq.n	800ca66 <__ieee754_atan2f+0xd2>
 800ca48:	2c00      	cmp	r4, #0
 800ca4a:	d0b2      	beq.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca4c:	4912      	ldr	r1, [pc, #72]	; (800ca98 <__ieee754_atan2f+0x104>)
 800ca4e:	f7f3 fc9f 	bl	8000390 <__aeabi_fadd>
 800ca52:	4910      	ldr	r1, [pc, #64]	; (800ca94 <__ieee754_atan2f+0x100>)
 800ca54:	e00c      	b.n	800ca70 <__ieee754_atan2f+0xdc>
 800ca56:	4811      	ldr	r0, [pc, #68]	; (800ca9c <__ieee754_atan2f+0x108>)
 800ca58:	e7f2      	b.n	800ca40 <__ieee754_atan2f+0xac>
 800ca5a:	2000      	movs	r0, #0
 800ca5c:	e7f0      	b.n	800ca40 <__ieee754_atan2f+0xac>
 800ca5e:	2380      	movs	r3, #128	; 0x80
 800ca60:	061b      	lsls	r3, r3, #24
 800ca62:	18c0      	adds	r0, r0, r3
 800ca64:	e7a5      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca66:	490c      	ldr	r1, [pc, #48]	; (800ca98 <__ieee754_atan2f+0x104>)
 800ca68:	f7f3 fc92 	bl	8000390 <__aeabi_fadd>
 800ca6c:	1c01      	adds	r1, r0, #0
 800ca6e:	4809      	ldr	r0, [pc, #36]	; (800ca94 <__ieee754_atan2f+0x100>)
 800ca70:	f7f4 f930 	bl	8000cd4 <__aeabi_fsub>
 800ca74:	e79d      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca76:	480a      	ldr	r0, [pc, #40]	; (800caa0 <__ieee754_atan2f+0x10c>)
 800ca78:	e79b      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca7a:	4808      	ldr	r0, [pc, #32]	; (800ca9c <__ieee754_atan2f+0x108>)
 800ca7c:	e799      	b.n	800c9b2 <__ieee754_atan2f+0x1e>
 800ca7e:	46c0      	nop			; (mov r8, r8)
 800ca80:	c0490fdb 	.word	0xc0490fdb
 800ca84:	bfc90fdb 	.word	0xbfc90fdb
 800ca88:	bf490fdb 	.word	0xbf490fdb
 800ca8c:	4016cbe4 	.word	0x4016cbe4
 800ca90:	c016cbe4 	.word	0xc016cbe4
 800ca94:	40490fdb 	.word	0x40490fdb
 800ca98:	33bbbd2e 	.word	0x33bbbd2e
 800ca9c:	3fc90fdb 	.word	0x3fc90fdb
 800caa0:	3f490fdb 	.word	0x3f490fdb

0800caa4 <__ieee754_rem_pio2f>:
 800caa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caa6:	4ba1      	ldr	r3, [pc, #644]	; (800cd2c <__ieee754_rem_pio2f+0x288>)
 800caa8:	b08d      	sub	sp, #52	; 0x34
 800caaa:	0045      	lsls	r5, r0, #1
 800caac:	000c      	movs	r4, r1
 800caae:	9006      	str	r0, [sp, #24]
 800cab0:	086d      	lsrs	r5, r5, #1
 800cab2:	429d      	cmp	r5, r3
 800cab4:	dc04      	bgt.n	800cac0 <__ieee754_rem_pio2f+0x1c>
 800cab6:	2300      	movs	r3, #0
 800cab8:	6008      	str	r0, [r1, #0]
 800caba:	604b      	str	r3, [r1, #4]
 800cabc:	2700      	movs	r7, #0
 800cabe:	e01a      	b.n	800caf6 <__ieee754_rem_pio2f+0x52>
 800cac0:	4b9b      	ldr	r3, [pc, #620]	; (800cd30 <__ieee754_rem_pio2f+0x28c>)
 800cac2:	429d      	cmp	r5, r3
 800cac4:	dc4c      	bgt.n	800cb60 <__ieee754_rem_pio2f+0xbc>
 800cac6:	4e9b      	ldr	r6, [pc, #620]	; (800cd34 <__ieee754_rem_pio2f+0x290>)
 800cac8:	499b      	ldr	r1, [pc, #620]	; (800cd38 <__ieee754_rem_pio2f+0x294>)
 800caca:	2800      	cmp	r0, #0
 800cacc:	dd24      	ble.n	800cb18 <__ieee754_rem_pio2f+0x74>
 800cace:	f7f4 f901 	bl	8000cd4 <__aeabi_fsub>
 800cad2:	230f      	movs	r3, #15
 800cad4:	1c07      	adds	r7, r0, #0
 800cad6:	439d      	bics	r5, r3
 800cad8:	42b5      	cmp	r5, r6
 800cada:	d00f      	beq.n	800cafc <__ieee754_rem_pio2f+0x58>
 800cadc:	4997      	ldr	r1, [pc, #604]	; (800cd3c <__ieee754_rem_pio2f+0x298>)
 800cade:	f7f4 f8f9 	bl	8000cd4 <__aeabi_fsub>
 800cae2:	1c01      	adds	r1, r0, #0
 800cae4:	6020      	str	r0, [r4, #0]
 800cae6:	1c38      	adds	r0, r7, #0
 800cae8:	f7f4 f8f4 	bl	8000cd4 <__aeabi_fsub>
 800caec:	4993      	ldr	r1, [pc, #588]	; (800cd3c <__ieee754_rem_pio2f+0x298>)
 800caee:	f7f4 f8f1 	bl	8000cd4 <__aeabi_fsub>
 800caf2:	2701      	movs	r7, #1
 800caf4:	6060      	str	r0, [r4, #4]
 800caf6:	0038      	movs	r0, r7
 800caf8:	b00d      	add	sp, #52	; 0x34
 800cafa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cafc:	4990      	ldr	r1, [pc, #576]	; (800cd40 <__ieee754_rem_pio2f+0x29c>)
 800cafe:	f7f4 f8e9 	bl	8000cd4 <__aeabi_fsub>
 800cb02:	4990      	ldr	r1, [pc, #576]	; (800cd44 <__ieee754_rem_pio2f+0x2a0>)
 800cb04:	1c05      	adds	r5, r0, #0
 800cb06:	f7f4 f8e5 	bl	8000cd4 <__aeabi_fsub>
 800cb0a:	1c01      	adds	r1, r0, #0
 800cb0c:	6020      	str	r0, [r4, #0]
 800cb0e:	1c28      	adds	r0, r5, #0
 800cb10:	f7f4 f8e0 	bl	8000cd4 <__aeabi_fsub>
 800cb14:	498b      	ldr	r1, [pc, #556]	; (800cd44 <__ieee754_rem_pio2f+0x2a0>)
 800cb16:	e7ea      	b.n	800caee <__ieee754_rem_pio2f+0x4a>
 800cb18:	f7f3 fc3a 	bl	8000390 <__aeabi_fadd>
 800cb1c:	230f      	movs	r3, #15
 800cb1e:	1c07      	adds	r7, r0, #0
 800cb20:	439d      	bics	r5, r3
 800cb22:	42b5      	cmp	r5, r6
 800cb24:	d00e      	beq.n	800cb44 <__ieee754_rem_pio2f+0xa0>
 800cb26:	4985      	ldr	r1, [pc, #532]	; (800cd3c <__ieee754_rem_pio2f+0x298>)
 800cb28:	f7f3 fc32 	bl	8000390 <__aeabi_fadd>
 800cb2c:	1c01      	adds	r1, r0, #0
 800cb2e:	6020      	str	r0, [r4, #0]
 800cb30:	1c38      	adds	r0, r7, #0
 800cb32:	f7f4 f8cf 	bl	8000cd4 <__aeabi_fsub>
 800cb36:	4981      	ldr	r1, [pc, #516]	; (800cd3c <__ieee754_rem_pio2f+0x298>)
 800cb38:	f7f3 fc2a 	bl	8000390 <__aeabi_fadd>
 800cb3c:	2701      	movs	r7, #1
 800cb3e:	6060      	str	r0, [r4, #4]
 800cb40:	427f      	negs	r7, r7
 800cb42:	e7d8      	b.n	800caf6 <__ieee754_rem_pio2f+0x52>
 800cb44:	497e      	ldr	r1, [pc, #504]	; (800cd40 <__ieee754_rem_pio2f+0x29c>)
 800cb46:	f7f3 fc23 	bl	8000390 <__aeabi_fadd>
 800cb4a:	497e      	ldr	r1, [pc, #504]	; (800cd44 <__ieee754_rem_pio2f+0x2a0>)
 800cb4c:	1c05      	adds	r5, r0, #0
 800cb4e:	f7f3 fc1f 	bl	8000390 <__aeabi_fadd>
 800cb52:	1c01      	adds	r1, r0, #0
 800cb54:	6020      	str	r0, [r4, #0]
 800cb56:	1c28      	adds	r0, r5, #0
 800cb58:	f7f4 f8bc 	bl	8000cd4 <__aeabi_fsub>
 800cb5c:	4979      	ldr	r1, [pc, #484]	; (800cd44 <__ieee754_rem_pio2f+0x2a0>)
 800cb5e:	e7eb      	b.n	800cb38 <__ieee754_rem_pio2f+0x94>
 800cb60:	4b79      	ldr	r3, [pc, #484]	; (800cd48 <__ieee754_rem_pio2f+0x2a4>)
 800cb62:	429d      	cmp	r5, r3
 800cb64:	dd00      	ble.n	800cb68 <__ieee754_rem_pio2f+0xc4>
 800cb66:	e091      	b.n	800cc8c <__ieee754_rem_pio2f+0x1e8>
 800cb68:	f000 fe3e 	bl	800d7e8 <fabsf>
 800cb6c:	4977      	ldr	r1, [pc, #476]	; (800cd4c <__ieee754_rem_pio2f+0x2a8>)
 800cb6e:	1c06      	adds	r6, r0, #0
 800cb70:	f7f3 ff90 	bl	8000a94 <__aeabi_fmul>
 800cb74:	21fc      	movs	r1, #252	; 0xfc
 800cb76:	0589      	lsls	r1, r1, #22
 800cb78:	f7f3 fc0a 	bl	8000390 <__aeabi_fadd>
 800cb7c:	f7f4 fa5e 	bl	800103c <__aeabi_f2iz>
 800cb80:	0007      	movs	r7, r0
 800cb82:	f7f4 fa7b 	bl	800107c <__aeabi_i2f>
 800cb86:	496c      	ldr	r1, [pc, #432]	; (800cd38 <__ieee754_rem_pio2f+0x294>)
 800cb88:	9004      	str	r0, [sp, #16]
 800cb8a:	f7f3 ff83 	bl	8000a94 <__aeabi_fmul>
 800cb8e:	1c01      	adds	r1, r0, #0
 800cb90:	1c30      	adds	r0, r6, #0
 800cb92:	f7f4 f89f 	bl	8000cd4 <__aeabi_fsub>
 800cb96:	4969      	ldr	r1, [pc, #420]	; (800cd3c <__ieee754_rem_pio2f+0x298>)
 800cb98:	1c06      	adds	r6, r0, #0
 800cb9a:	9804      	ldr	r0, [sp, #16]
 800cb9c:	f7f3 ff7a 	bl	8000a94 <__aeabi_fmul>
 800cba0:	9003      	str	r0, [sp, #12]
 800cba2:	2f1f      	cmp	r7, #31
 800cba4:	dc0d      	bgt.n	800cbc2 <__ieee754_rem_pio2f+0x11e>
 800cba6:	23ff      	movs	r3, #255	; 0xff
 800cba8:	002a      	movs	r2, r5
 800cbaa:	4969      	ldr	r1, [pc, #420]	; (800cd50 <__ieee754_rem_pio2f+0x2ac>)
 800cbac:	439a      	bics	r2, r3
 800cbae:	1e7b      	subs	r3, r7, #1
 800cbb0:	009b      	lsls	r3, r3, #2
 800cbb2:	585b      	ldr	r3, [r3, r1]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d004      	beq.n	800cbc2 <__ieee754_rem_pio2f+0x11e>
 800cbb8:	1c01      	adds	r1, r0, #0
 800cbba:	1c30      	adds	r0, r6, #0
 800cbbc:	f7f4 f88a 	bl	8000cd4 <__aeabi_fsub>
 800cbc0:	e00c      	b.n	800cbdc <__ieee754_rem_pio2f+0x138>
 800cbc2:	9903      	ldr	r1, [sp, #12]
 800cbc4:	1c30      	adds	r0, r6, #0
 800cbc6:	f7f4 f885 	bl	8000cd4 <__aeabi_fsub>
 800cbca:	22ff      	movs	r2, #255	; 0xff
 800cbcc:	15eb      	asrs	r3, r5, #23
 800cbce:	9307      	str	r3, [sp, #28]
 800cbd0:	0dc3      	lsrs	r3, r0, #23
 800cbd2:	4013      	ands	r3, r2
 800cbd4:	9a07      	ldr	r2, [sp, #28]
 800cbd6:	1ad3      	subs	r3, r2, r3
 800cbd8:	2b08      	cmp	r3, #8
 800cbda:	dc01      	bgt.n	800cbe0 <__ieee754_rem_pio2f+0x13c>
 800cbdc:	6020      	str	r0, [r4, #0]
 800cbde:	e026      	b.n	800cc2e <__ieee754_rem_pio2f+0x18a>
 800cbe0:	4957      	ldr	r1, [pc, #348]	; (800cd40 <__ieee754_rem_pio2f+0x29c>)
 800cbe2:	9804      	ldr	r0, [sp, #16]
 800cbe4:	f7f3 ff56 	bl	8000a94 <__aeabi_fmul>
 800cbe8:	1c05      	adds	r5, r0, #0
 800cbea:	1c01      	adds	r1, r0, #0
 800cbec:	1c30      	adds	r0, r6, #0
 800cbee:	f7f4 f871 	bl	8000cd4 <__aeabi_fsub>
 800cbf2:	1c01      	adds	r1, r0, #0
 800cbf4:	9005      	str	r0, [sp, #20]
 800cbf6:	1c30      	adds	r0, r6, #0
 800cbf8:	f7f4 f86c 	bl	8000cd4 <__aeabi_fsub>
 800cbfc:	1c29      	adds	r1, r5, #0
 800cbfe:	f7f4 f869 	bl	8000cd4 <__aeabi_fsub>
 800cc02:	4950      	ldr	r1, [pc, #320]	; (800cd44 <__ieee754_rem_pio2f+0x2a0>)
 800cc04:	1c05      	adds	r5, r0, #0
 800cc06:	9804      	ldr	r0, [sp, #16]
 800cc08:	f7f3 ff44 	bl	8000a94 <__aeabi_fmul>
 800cc0c:	1c29      	adds	r1, r5, #0
 800cc0e:	f7f4 f861 	bl	8000cd4 <__aeabi_fsub>
 800cc12:	9003      	str	r0, [sp, #12]
 800cc14:	1c01      	adds	r1, r0, #0
 800cc16:	9805      	ldr	r0, [sp, #20]
 800cc18:	f7f4 f85c 	bl	8000cd4 <__aeabi_fsub>
 800cc1c:	23ff      	movs	r3, #255	; 0xff
 800cc1e:	0dc5      	lsrs	r5, r0, #23
 800cc20:	401d      	ands	r5, r3
 800cc22:	9b07      	ldr	r3, [sp, #28]
 800cc24:	1b5d      	subs	r5, r3, r5
 800cc26:	2d19      	cmp	r5, #25
 800cc28:	dc15      	bgt.n	800cc56 <__ieee754_rem_pio2f+0x1b2>
 800cc2a:	9e05      	ldr	r6, [sp, #20]
 800cc2c:	6020      	str	r0, [r4, #0]
 800cc2e:	6825      	ldr	r5, [r4, #0]
 800cc30:	1c30      	adds	r0, r6, #0
 800cc32:	1c29      	adds	r1, r5, #0
 800cc34:	f7f4 f84e 	bl	8000cd4 <__aeabi_fsub>
 800cc38:	9903      	ldr	r1, [sp, #12]
 800cc3a:	f7f4 f84b 	bl	8000cd4 <__aeabi_fsub>
 800cc3e:	9b06      	ldr	r3, [sp, #24]
 800cc40:	6060      	str	r0, [r4, #4]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	db00      	blt.n	800cc48 <__ieee754_rem_pio2f+0x1a4>
 800cc46:	e756      	b.n	800caf6 <__ieee754_rem_pio2f+0x52>
 800cc48:	2380      	movs	r3, #128	; 0x80
 800cc4a:	061b      	lsls	r3, r3, #24
 800cc4c:	18ed      	adds	r5, r5, r3
 800cc4e:	18c0      	adds	r0, r0, r3
 800cc50:	6025      	str	r5, [r4, #0]
 800cc52:	6060      	str	r0, [r4, #4]
 800cc54:	e774      	b.n	800cb40 <__ieee754_rem_pio2f+0x9c>
 800cc56:	493f      	ldr	r1, [pc, #252]	; (800cd54 <__ieee754_rem_pio2f+0x2b0>)
 800cc58:	9804      	ldr	r0, [sp, #16]
 800cc5a:	f7f3 ff1b 	bl	8000a94 <__aeabi_fmul>
 800cc5e:	1c05      	adds	r5, r0, #0
 800cc60:	1c01      	adds	r1, r0, #0
 800cc62:	9805      	ldr	r0, [sp, #20]
 800cc64:	f7f4 f836 	bl	8000cd4 <__aeabi_fsub>
 800cc68:	1c01      	adds	r1, r0, #0
 800cc6a:	1c06      	adds	r6, r0, #0
 800cc6c:	9805      	ldr	r0, [sp, #20]
 800cc6e:	f7f4 f831 	bl	8000cd4 <__aeabi_fsub>
 800cc72:	1c29      	adds	r1, r5, #0
 800cc74:	f7f4 f82e 	bl	8000cd4 <__aeabi_fsub>
 800cc78:	4937      	ldr	r1, [pc, #220]	; (800cd58 <__ieee754_rem_pio2f+0x2b4>)
 800cc7a:	1c05      	adds	r5, r0, #0
 800cc7c:	9804      	ldr	r0, [sp, #16]
 800cc7e:	f7f3 ff09 	bl	8000a94 <__aeabi_fmul>
 800cc82:	1c29      	adds	r1, r5, #0
 800cc84:	f7f4 f826 	bl	8000cd4 <__aeabi_fsub>
 800cc88:	9003      	str	r0, [sp, #12]
 800cc8a:	e795      	b.n	800cbb8 <__ieee754_rem_pio2f+0x114>
 800cc8c:	4b33      	ldr	r3, [pc, #204]	; (800cd5c <__ieee754_rem_pio2f+0x2b8>)
 800cc8e:	429d      	cmp	r5, r3
 800cc90:	dd05      	ble.n	800cc9e <__ieee754_rem_pio2f+0x1fa>
 800cc92:	1c01      	adds	r1, r0, #0
 800cc94:	f7f4 f81e 	bl	8000cd4 <__aeabi_fsub>
 800cc98:	6060      	str	r0, [r4, #4]
 800cc9a:	6020      	str	r0, [r4, #0]
 800cc9c:	e70e      	b.n	800cabc <__ieee754_rem_pio2f+0x18>
 800cc9e:	15ee      	asrs	r6, r5, #23
 800cca0:	3e86      	subs	r6, #134	; 0x86
 800cca2:	05f3      	lsls	r3, r6, #23
 800cca4:	1aed      	subs	r5, r5, r3
 800cca6:	1c28      	adds	r0, r5, #0
 800cca8:	f7f4 f9c8 	bl	800103c <__aeabi_f2iz>
 800ccac:	f7f4 f9e6 	bl	800107c <__aeabi_i2f>
 800ccb0:	1c01      	adds	r1, r0, #0
 800ccb2:	9009      	str	r0, [sp, #36]	; 0x24
 800ccb4:	1c28      	adds	r0, r5, #0
 800ccb6:	f7f4 f80d 	bl	8000cd4 <__aeabi_fsub>
 800ccba:	2187      	movs	r1, #135	; 0x87
 800ccbc:	05c9      	lsls	r1, r1, #23
 800ccbe:	f7f3 fee9 	bl	8000a94 <__aeabi_fmul>
 800ccc2:	1c07      	adds	r7, r0, #0
 800ccc4:	f7f4 f9ba 	bl	800103c <__aeabi_f2iz>
 800ccc8:	f7f4 f9d8 	bl	800107c <__aeabi_i2f>
 800cccc:	1c01      	adds	r1, r0, #0
 800ccce:	900a      	str	r0, [sp, #40]	; 0x28
 800ccd0:	1c05      	adds	r5, r0, #0
 800ccd2:	1c38      	adds	r0, r7, #0
 800ccd4:	f7f3 fffe 	bl	8000cd4 <__aeabi_fsub>
 800ccd8:	2187      	movs	r1, #135	; 0x87
 800ccda:	05c9      	lsls	r1, r1, #23
 800ccdc:	f7f3 feda 	bl	8000a94 <__aeabi_fmul>
 800cce0:	2100      	movs	r1, #0
 800cce2:	900b      	str	r0, [sp, #44]	; 0x2c
 800cce4:	f7f3 faf0 	bl	80002c8 <__aeabi_fcmpeq>
 800cce8:	2303      	movs	r3, #3
 800ccea:	2800      	cmp	r0, #0
 800ccec:	d006      	beq.n	800ccfc <__ieee754_rem_pio2f+0x258>
 800ccee:	2100      	movs	r1, #0
 800ccf0:	1c28      	adds	r0, r5, #0
 800ccf2:	f7f3 fae9 	bl	80002c8 <__aeabi_fcmpeq>
 800ccf6:	4243      	negs	r3, r0
 800ccf8:	4143      	adcs	r3, r0
 800ccfa:	3301      	adds	r3, #1
 800ccfc:	4a18      	ldr	r2, [pc, #96]	; (800cd60 <__ieee754_rem_pio2f+0x2bc>)
 800ccfe:	0021      	movs	r1, r4
 800cd00:	9201      	str	r2, [sp, #4]
 800cd02:	2202      	movs	r2, #2
 800cd04:	a809      	add	r0, sp, #36	; 0x24
 800cd06:	9200      	str	r2, [sp, #0]
 800cd08:	0032      	movs	r2, r6
 800cd0a:	f000 f917 	bl	800cf3c <__kernel_rem_pio2f>
 800cd0e:	9b06      	ldr	r3, [sp, #24]
 800cd10:	0007      	movs	r7, r0
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	db00      	blt.n	800cd18 <__ieee754_rem_pio2f+0x274>
 800cd16:	e6ee      	b.n	800caf6 <__ieee754_rem_pio2f+0x52>
 800cd18:	2280      	movs	r2, #128	; 0x80
 800cd1a:	6823      	ldr	r3, [r4, #0]
 800cd1c:	0612      	lsls	r2, r2, #24
 800cd1e:	189b      	adds	r3, r3, r2
 800cd20:	6023      	str	r3, [r4, #0]
 800cd22:	6863      	ldr	r3, [r4, #4]
 800cd24:	189b      	adds	r3, r3, r2
 800cd26:	6063      	str	r3, [r4, #4]
 800cd28:	e70a      	b.n	800cb40 <__ieee754_rem_pio2f+0x9c>
 800cd2a:	46c0      	nop			; (mov r8, r8)
 800cd2c:	3f490fd8 	.word	0x3f490fd8
 800cd30:	4016cbe3 	.word	0x4016cbe3
 800cd34:	3fc90fd0 	.word	0x3fc90fd0
 800cd38:	3fc90f80 	.word	0x3fc90f80
 800cd3c:	37354443 	.word	0x37354443
 800cd40:	37354400 	.word	0x37354400
 800cd44:	2e85a308 	.word	0x2e85a308
 800cd48:	43490f80 	.word	0x43490f80
 800cd4c:	3f22f984 	.word	0x3f22f984
 800cd50:	0800e060 	.word	0x0800e060
 800cd54:	2e85a300 	.word	0x2e85a300
 800cd58:	248d3132 	.word	0x248d3132
 800cd5c:	7f7fffff 	.word	0x7f7fffff
 800cd60:	0800e0e0 	.word	0x0800e0e0

0800cd64 <__ieee754_sqrtf>:
 800cd64:	4928      	ldr	r1, [pc, #160]	; (800ce08 <__ieee754_sqrtf+0xa4>)
 800cd66:	0043      	lsls	r3, r0, #1
 800cd68:	b570      	push	{r4, r5, r6, lr}
 800cd6a:	0002      	movs	r2, r0
 800cd6c:	1c04      	adds	r4, r0, #0
 800cd6e:	085b      	lsrs	r3, r3, #1
 800cd70:	428b      	cmp	r3, r1
 800cd72:	d909      	bls.n	800cd88 <__ieee754_sqrtf+0x24>
 800cd74:	1c01      	adds	r1, r0, #0
 800cd76:	f7f3 fe8d 	bl	8000a94 <__aeabi_fmul>
 800cd7a:	1c01      	adds	r1, r0, #0
 800cd7c:	1c20      	adds	r0, r4, #0
 800cd7e:	f7f3 fb07 	bl	8000390 <__aeabi_fadd>
 800cd82:	1c04      	adds	r4, r0, #0
 800cd84:	1c20      	adds	r0, r4, #0
 800cd86:	bd70      	pop	{r4, r5, r6, pc}
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d0fb      	beq.n	800cd84 <__ieee754_sqrtf+0x20>
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	da06      	bge.n	800cd9e <__ieee754_sqrtf+0x3a>
 800cd90:	1c01      	adds	r1, r0, #0
 800cd92:	f7f3 ff9f 	bl	8000cd4 <__aeabi_fsub>
 800cd96:	1c01      	adds	r1, r0, #0
 800cd98:	f7f3 fc8c 	bl	80006b4 <__aeabi_fdiv>
 800cd9c:	e7f1      	b.n	800cd82 <__ieee754_sqrtf+0x1e>
 800cd9e:	491b      	ldr	r1, [pc, #108]	; (800ce0c <__ieee754_sqrtf+0xa8>)
 800cda0:	15c4      	asrs	r4, r0, #23
 800cda2:	428b      	cmp	r3, r1
 800cda4:	d805      	bhi.n	800cdb2 <__ieee754_sqrtf+0x4e>
 800cda6:	2300      	movs	r3, #0
 800cda8:	3101      	adds	r1, #1
 800cdaa:	420a      	tst	r2, r1
 800cdac:	d028      	beq.n	800ce00 <__ieee754_sqrtf+0x9c>
 800cdae:	3b01      	subs	r3, #1
 800cdb0:	1ae4      	subs	r4, r4, r3
 800cdb2:	0252      	lsls	r2, r2, #9
 800cdb4:	0a53      	lsrs	r3, r2, #9
 800cdb6:	2280      	movs	r2, #128	; 0x80
 800cdb8:	3c7f      	subs	r4, #127	; 0x7f
 800cdba:	0412      	lsls	r2, r2, #16
 800cdbc:	431a      	orrs	r2, r3
 800cdbe:	07e3      	lsls	r3, r4, #31
 800cdc0:	d500      	bpl.n	800cdc4 <__ieee754_sqrtf+0x60>
 800cdc2:	0052      	lsls	r2, r2, #1
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	2180      	movs	r1, #128	; 0x80
 800cdc8:	2019      	movs	r0, #25
 800cdca:	001e      	movs	r6, r3
 800cdcc:	1064      	asrs	r4, r4, #1
 800cdce:	0052      	lsls	r2, r2, #1
 800cdd0:	0449      	lsls	r1, r1, #17
 800cdd2:	1875      	adds	r5, r6, r1
 800cdd4:	4295      	cmp	r5, r2
 800cdd6:	dc02      	bgt.n	800cdde <__ieee754_sqrtf+0x7a>
 800cdd8:	186e      	adds	r6, r5, r1
 800cdda:	1b52      	subs	r2, r2, r5
 800cddc:	185b      	adds	r3, r3, r1
 800cdde:	3801      	subs	r0, #1
 800cde0:	0052      	lsls	r2, r2, #1
 800cde2:	0849      	lsrs	r1, r1, #1
 800cde4:	2800      	cmp	r0, #0
 800cde6:	d1f4      	bne.n	800cdd2 <__ieee754_sqrtf+0x6e>
 800cde8:	2a00      	cmp	r2, #0
 800cdea:	d002      	beq.n	800cdf2 <__ieee754_sqrtf+0x8e>
 800cdec:	2201      	movs	r2, #1
 800cdee:	3301      	adds	r3, #1
 800cdf0:	4393      	bics	r3, r2
 800cdf2:	22fc      	movs	r2, #252	; 0xfc
 800cdf4:	105b      	asrs	r3, r3, #1
 800cdf6:	0592      	lsls	r2, r2, #22
 800cdf8:	189b      	adds	r3, r3, r2
 800cdfa:	05e4      	lsls	r4, r4, #23
 800cdfc:	18e4      	adds	r4, r4, r3
 800cdfe:	e7c1      	b.n	800cd84 <__ieee754_sqrtf+0x20>
 800ce00:	0052      	lsls	r2, r2, #1
 800ce02:	3301      	adds	r3, #1
 800ce04:	e7d1      	b.n	800cdaa <__ieee754_sqrtf+0x46>
 800ce06:	46c0      	nop			; (mov r8, r8)
 800ce08:	7f7fffff 	.word	0x7f7fffff
 800ce0c:	007fffff 	.word	0x007fffff

0800ce10 <__kernel_cosf>:
 800ce10:	4b40      	ldr	r3, [pc, #256]	; (800cf14 <__kernel_cosf+0x104>)
 800ce12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce14:	0045      	lsls	r5, r0, #1
 800ce16:	1c06      	adds	r6, r0, #0
 800ce18:	1c0f      	adds	r7, r1, #0
 800ce1a:	086d      	lsrs	r5, r5, #1
 800ce1c:	429d      	cmp	r5, r3
 800ce1e:	dc04      	bgt.n	800ce2a <__kernel_cosf+0x1a>
 800ce20:	f7f4 f90c 	bl	800103c <__aeabi_f2iz>
 800ce24:	2800      	cmp	r0, #0
 800ce26:	d100      	bne.n	800ce2a <__kernel_cosf+0x1a>
 800ce28:	e071      	b.n	800cf0e <__kernel_cosf+0xfe>
 800ce2a:	1c31      	adds	r1, r6, #0
 800ce2c:	1c30      	adds	r0, r6, #0
 800ce2e:	f7f3 fe31 	bl	8000a94 <__aeabi_fmul>
 800ce32:	4939      	ldr	r1, [pc, #228]	; (800cf18 <__kernel_cosf+0x108>)
 800ce34:	1c04      	adds	r4, r0, #0
 800ce36:	f7f3 fe2d 	bl	8000a94 <__aeabi_fmul>
 800ce3a:	4938      	ldr	r1, [pc, #224]	; (800cf1c <__kernel_cosf+0x10c>)
 800ce3c:	f7f3 faa8 	bl	8000390 <__aeabi_fadd>
 800ce40:	1c21      	adds	r1, r4, #0
 800ce42:	f7f3 fe27 	bl	8000a94 <__aeabi_fmul>
 800ce46:	4936      	ldr	r1, [pc, #216]	; (800cf20 <__kernel_cosf+0x110>)
 800ce48:	f7f3 ff44 	bl	8000cd4 <__aeabi_fsub>
 800ce4c:	1c21      	adds	r1, r4, #0
 800ce4e:	f7f3 fe21 	bl	8000a94 <__aeabi_fmul>
 800ce52:	4934      	ldr	r1, [pc, #208]	; (800cf24 <__kernel_cosf+0x114>)
 800ce54:	f7f3 fa9c 	bl	8000390 <__aeabi_fadd>
 800ce58:	1c21      	adds	r1, r4, #0
 800ce5a:	f7f3 fe1b 	bl	8000a94 <__aeabi_fmul>
 800ce5e:	4932      	ldr	r1, [pc, #200]	; (800cf28 <__kernel_cosf+0x118>)
 800ce60:	f7f3 ff38 	bl	8000cd4 <__aeabi_fsub>
 800ce64:	1c21      	adds	r1, r4, #0
 800ce66:	f7f3 fe15 	bl	8000a94 <__aeabi_fmul>
 800ce6a:	4930      	ldr	r1, [pc, #192]	; (800cf2c <__kernel_cosf+0x11c>)
 800ce6c:	f7f3 fa90 	bl	8000390 <__aeabi_fadd>
 800ce70:	1c21      	adds	r1, r4, #0
 800ce72:	f7f3 fe0f 	bl	8000a94 <__aeabi_fmul>
 800ce76:	4b2e      	ldr	r3, [pc, #184]	; (800cf30 <__kernel_cosf+0x120>)
 800ce78:	9000      	str	r0, [sp, #0]
 800ce7a:	429d      	cmp	r5, r3
 800ce7c:	dc1c      	bgt.n	800ceb8 <__kernel_cosf+0xa8>
 800ce7e:	21fc      	movs	r1, #252	; 0xfc
 800ce80:	1c20      	adds	r0, r4, #0
 800ce82:	0589      	lsls	r1, r1, #22
 800ce84:	f7f3 fe06 	bl	8000a94 <__aeabi_fmul>
 800ce88:	9900      	ldr	r1, [sp, #0]
 800ce8a:	1c05      	adds	r5, r0, #0
 800ce8c:	1c20      	adds	r0, r4, #0
 800ce8e:	f7f3 fe01 	bl	8000a94 <__aeabi_fmul>
 800ce92:	1c39      	adds	r1, r7, #0
 800ce94:	1c04      	adds	r4, r0, #0
 800ce96:	1c30      	adds	r0, r6, #0
 800ce98:	f7f3 fdfc 	bl	8000a94 <__aeabi_fmul>
 800ce9c:	1c01      	adds	r1, r0, #0
 800ce9e:	1c20      	adds	r0, r4, #0
 800cea0:	f7f3 ff18 	bl	8000cd4 <__aeabi_fsub>
 800cea4:	1c01      	adds	r1, r0, #0
 800cea6:	1c28      	adds	r0, r5, #0
 800cea8:	f7f3 ff14 	bl	8000cd4 <__aeabi_fsub>
 800ceac:	1c01      	adds	r1, r0, #0
 800ceae:	20fe      	movs	r0, #254	; 0xfe
 800ceb0:	0580      	lsls	r0, r0, #22
 800ceb2:	f7f3 ff0f 	bl	8000cd4 <__aeabi_fsub>
 800ceb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ceb8:	4b1e      	ldr	r3, [pc, #120]	; (800cf34 <__kernel_cosf+0x124>)
 800ceba:	429d      	cmp	r5, r3
 800cebc:	dc25      	bgt.n	800cf0a <__kernel_cosf+0xfa>
 800cebe:	23ff      	movs	r3, #255	; 0xff
 800cec0:	061b      	lsls	r3, r3, #24
 800cec2:	18ed      	adds	r5, r5, r3
 800cec4:	20fe      	movs	r0, #254	; 0xfe
 800cec6:	1c29      	adds	r1, r5, #0
 800cec8:	0580      	lsls	r0, r0, #22
 800ceca:	f7f3 ff03 	bl	8000cd4 <__aeabi_fsub>
 800cece:	21fc      	movs	r1, #252	; 0xfc
 800ced0:	9001      	str	r0, [sp, #4]
 800ced2:	0589      	lsls	r1, r1, #22
 800ced4:	1c20      	adds	r0, r4, #0
 800ced6:	f7f3 fddd 	bl	8000a94 <__aeabi_fmul>
 800ceda:	1c29      	adds	r1, r5, #0
 800cedc:	f7f3 fefa 	bl	8000cd4 <__aeabi_fsub>
 800cee0:	9900      	ldr	r1, [sp, #0]
 800cee2:	1c05      	adds	r5, r0, #0
 800cee4:	1c20      	adds	r0, r4, #0
 800cee6:	f7f3 fdd5 	bl	8000a94 <__aeabi_fmul>
 800ceea:	1c39      	adds	r1, r7, #0
 800ceec:	1c04      	adds	r4, r0, #0
 800ceee:	1c30      	adds	r0, r6, #0
 800cef0:	f7f3 fdd0 	bl	8000a94 <__aeabi_fmul>
 800cef4:	1c01      	adds	r1, r0, #0
 800cef6:	1c20      	adds	r0, r4, #0
 800cef8:	f7f3 feec 	bl	8000cd4 <__aeabi_fsub>
 800cefc:	1c01      	adds	r1, r0, #0
 800cefe:	1c28      	adds	r0, r5, #0
 800cf00:	f7f3 fee8 	bl	8000cd4 <__aeabi_fsub>
 800cf04:	1c01      	adds	r1, r0, #0
 800cf06:	9801      	ldr	r0, [sp, #4]
 800cf08:	e7d3      	b.n	800ceb2 <__kernel_cosf+0xa2>
 800cf0a:	4d0b      	ldr	r5, [pc, #44]	; (800cf38 <__kernel_cosf+0x128>)
 800cf0c:	e7da      	b.n	800cec4 <__kernel_cosf+0xb4>
 800cf0e:	20fe      	movs	r0, #254	; 0xfe
 800cf10:	0580      	lsls	r0, r0, #22
 800cf12:	e7d0      	b.n	800ceb6 <__kernel_cosf+0xa6>
 800cf14:	31ffffff 	.word	0x31ffffff
 800cf18:	ad47d74e 	.word	0xad47d74e
 800cf1c:	310f74f6 	.word	0x310f74f6
 800cf20:	3493f27c 	.word	0x3493f27c
 800cf24:	37d00d01 	.word	0x37d00d01
 800cf28:	3ab60b61 	.word	0x3ab60b61
 800cf2c:	3d2aaaab 	.word	0x3d2aaaab
 800cf30:	3e999999 	.word	0x3e999999
 800cf34:	3f480000 	.word	0x3f480000
 800cf38:	3e900000 	.word	0x3e900000

0800cf3c <__kernel_rem_pio2f>:
 800cf3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf3e:	b0dd      	sub	sp, #372	; 0x174
 800cf40:	9305      	str	r3, [sp, #20]
 800cf42:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800cf44:	9102      	str	r1, [sp, #8]
 800cf46:	0099      	lsls	r1, r3, #2
 800cf48:	4bd3      	ldr	r3, [pc, #844]	; (800d298 <__kernel_rem_pio2f+0x35c>)
 800cf4a:	2500      	movs	r5, #0
 800cf4c:	58cb      	ldr	r3, [r1, r3]
 800cf4e:	2107      	movs	r1, #7
 800cf50:	9304      	str	r3, [sp, #16]
 800cf52:	9b05      	ldr	r3, [sp, #20]
 800cf54:	9007      	str	r0, [sp, #28]
 800cf56:	3b01      	subs	r3, #1
 800cf58:	9306      	str	r3, [sp, #24]
 800cf5a:	1ed3      	subs	r3, r2, #3
 800cf5c:	17dc      	asrs	r4, r3, #31
 800cf5e:	400c      	ands	r4, r1
 800cf60:	18e4      	adds	r4, r4, r3
 800cf62:	10e4      	asrs	r4, r4, #3
 800cf64:	43e3      	mvns	r3, r4
 800cf66:	17db      	asrs	r3, r3, #31
 800cf68:	401c      	ands	r4, r3
 800cf6a:	1c63      	adds	r3, r4, #1
 800cf6c:	00db      	lsls	r3, r3, #3
 800cf6e:	1ad3      	subs	r3, r2, r3
 800cf70:	9a06      	ldr	r2, [sp, #24]
 800cf72:	9300      	str	r3, [sp, #0]
 800cf74:	4694      	mov	ip, r2
 800cf76:	9b04      	ldr	r3, [sp, #16]
 800cf78:	1aa6      	subs	r6, r4, r2
 800cf7a:	4463      	add	r3, ip
 800cf7c:	9a63      	ldr	r2, [sp, #396]	; 0x18c
 800cf7e:	9301      	str	r3, [sp, #4]
 800cf80:	00b3      	lsls	r3, r6, #2
 800cf82:	18d3      	adds	r3, r2, r3
 800cf84:	9303      	str	r3, [sp, #12]
 800cf86:	af20      	add	r7, sp, #128	; 0x80
 800cf88:	9b01      	ldr	r3, [sp, #4]
 800cf8a:	429d      	cmp	r5, r3
 800cf8c:	dd0a      	ble.n	800cfa4 <__kernel_rem_pio2f+0x68>
 800cf8e:	2500      	movs	r5, #0
 800cf90:	9b04      	ldr	r3, [sp, #16]
 800cf92:	429d      	cmp	r5, r3
 800cf94:	dc2e      	bgt.n	800cff4 <__kernel_rem_pio2f+0xb8>
 800cf96:	9b05      	ldr	r3, [sp, #20]
 800cf98:	2700      	movs	r7, #0
 800cf9a:	195b      	adds	r3, r3, r5
 800cf9c:	009b      	lsls	r3, r3, #2
 800cf9e:	9301      	str	r3, [sp, #4]
 800cfa0:	2600      	movs	r6, #0
 800cfa2:	e01d      	b.n	800cfe0 <__kernel_rem_pio2f+0xa4>
 800cfa4:	2000      	movs	r0, #0
 800cfa6:	42ee      	cmn	r6, r5
 800cfa8:	d404      	bmi.n	800cfb4 <__kernel_rem_pio2f+0x78>
 800cfaa:	9a03      	ldr	r2, [sp, #12]
 800cfac:	00ab      	lsls	r3, r5, #2
 800cfae:	58d0      	ldr	r0, [r2, r3]
 800cfb0:	f7f4 f864 	bl	800107c <__aeabi_i2f>
 800cfb4:	00ab      	lsls	r3, r5, #2
 800cfb6:	51d8      	str	r0, [r3, r7]
 800cfb8:	3501      	adds	r5, #1
 800cfba:	e7e5      	b.n	800cf88 <__kernel_rem_pio2f+0x4c>
 800cfbc:	2050      	movs	r0, #80	; 0x50
 800cfbe:	9b01      	ldr	r3, [sp, #4]
 800cfc0:	9907      	ldr	r1, [sp, #28]
 800cfc2:	00b2      	lsls	r2, r6, #2
 800cfc4:	5889      	ldr	r1, [r1, r2]
 800cfc6:	1a9b      	subs	r3, r3, r2
 800cfc8:	aa0c      	add	r2, sp, #48	; 0x30
 800cfca:	3b04      	subs	r3, #4
 800cfcc:	1812      	adds	r2, r2, r0
 800cfce:	58d0      	ldr	r0, [r2, r3]
 800cfd0:	f7f3 fd60 	bl	8000a94 <__aeabi_fmul>
 800cfd4:	1c01      	adds	r1, r0, #0
 800cfd6:	1c38      	adds	r0, r7, #0
 800cfd8:	f7f3 f9da 	bl	8000390 <__aeabi_fadd>
 800cfdc:	3601      	adds	r6, #1
 800cfde:	1c07      	adds	r7, r0, #0
 800cfe0:	9b06      	ldr	r3, [sp, #24]
 800cfe2:	429e      	cmp	r6, r3
 800cfe4:	ddea      	ble.n	800cfbc <__kernel_rem_pio2f+0x80>
 800cfe6:	21f0      	movs	r1, #240	; 0xf0
 800cfe8:	aa0c      	add	r2, sp, #48	; 0x30
 800cfea:	00ab      	lsls	r3, r5, #2
 800cfec:	1852      	adds	r2, r2, r1
 800cfee:	50d7      	str	r7, [r2, r3]
 800cff0:	3501      	adds	r5, #1
 800cff2:	e7cd      	b.n	800cf90 <__kernel_rem_pio2f+0x54>
 800cff4:	9b04      	ldr	r3, [sp, #16]
 800cff6:	aa0c      	add	r2, sp, #48	; 0x30
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	189b      	adds	r3, r3, r2
 800cffc:	930a      	str	r3, [sp, #40]	; 0x28
 800cffe:	9b05      	ldr	r3, [sp, #20]
 800d000:	9f04      	ldr	r7, [sp, #16]
 800d002:	1ae4      	subs	r4, r4, r3
 800d004:	00a3      	lsls	r3, r4, #2
 800d006:	9309      	str	r3, [sp, #36]	; 0x24
 800d008:	9b05      	ldr	r3, [sp, #20]
 800d00a:	009b      	lsls	r3, r3, #2
 800d00c:	425b      	negs	r3, r3
 800d00e:	9308      	str	r3, [sp, #32]
 800d010:	003e      	movs	r6, r7
 800d012:	ad48      	add	r5, sp, #288	; 0x120
 800d014:	00bb      	lsls	r3, r7, #2
 800d016:	aa0c      	add	r2, sp, #48	; 0x30
 800d018:	595c      	ldr	r4, [r3, r5]
 800d01a:	189b      	adds	r3, r3, r2
 800d01c:	9301      	str	r3, [sp, #4]
 800d01e:	950b      	str	r5, [sp, #44]	; 0x2c
 800d020:	2e00      	cmp	r6, #0
 800d022:	dc63      	bgt.n	800d0ec <__kernel_rem_pio2f+0x1b0>
 800d024:	9900      	ldr	r1, [sp, #0]
 800d026:	1c20      	adds	r0, r4, #0
 800d028:	f000 fbe2 	bl	800d7f0 <scalbnf>
 800d02c:	21f8      	movs	r1, #248	; 0xf8
 800d02e:	0589      	lsls	r1, r1, #22
 800d030:	1c04      	adds	r4, r0, #0
 800d032:	f7f3 fd2f 	bl	8000a94 <__aeabi_fmul>
 800d036:	f7ff fbbf 	bl	800c7b8 <floorf>
 800d03a:	2182      	movs	r1, #130	; 0x82
 800d03c:	05c9      	lsls	r1, r1, #23
 800d03e:	f7f3 fd29 	bl	8000a94 <__aeabi_fmul>
 800d042:	1c01      	adds	r1, r0, #0
 800d044:	1c20      	adds	r0, r4, #0
 800d046:	f7f3 fe45 	bl	8000cd4 <__aeabi_fsub>
 800d04a:	1c04      	adds	r4, r0, #0
 800d04c:	f7f3 fff6 	bl	800103c <__aeabi_f2iz>
 800d050:	9003      	str	r0, [sp, #12]
 800d052:	f7f4 f813 	bl	800107c <__aeabi_i2f>
 800d056:	1c01      	adds	r1, r0, #0
 800d058:	1c20      	adds	r0, r4, #0
 800d05a:	f7f3 fe3b 	bl	8000cd4 <__aeabi_fsub>
 800d05e:	9b00      	ldr	r3, [sp, #0]
 800d060:	1c04      	adds	r4, r0, #0
 800d062:	2b00      	cmp	r3, #0
 800d064:	dd65      	ble.n	800d132 <__kernel_rem_pio2f+0x1f6>
 800d066:	2108      	movs	r1, #8
 800d068:	1e7b      	subs	r3, r7, #1
 800d06a:	009b      	lsls	r3, r3, #2
 800d06c:	aa0c      	add	r2, sp, #48	; 0x30
 800d06e:	589a      	ldr	r2, [r3, r2]
 800d070:	9800      	ldr	r0, [sp, #0]
 800d072:	9d03      	ldr	r5, [sp, #12]
 800d074:	1a09      	subs	r1, r1, r0
 800d076:	0010      	movs	r0, r2
 800d078:	4108      	asrs	r0, r1
 800d07a:	182d      	adds	r5, r5, r0
 800d07c:	4088      	lsls	r0, r1
 800d07e:	1a10      	subs	r0, r2, r0
 800d080:	aa0c      	add	r2, sp, #48	; 0x30
 800d082:	5098      	str	r0, [r3, r2]
 800d084:	2307      	movs	r3, #7
 800d086:	9a00      	ldr	r2, [sp, #0]
 800d088:	9503      	str	r5, [sp, #12]
 800d08a:	1a9b      	subs	r3, r3, r2
 800d08c:	4118      	asrs	r0, r3
 800d08e:	9001      	str	r0, [sp, #4]
 800d090:	9b01      	ldr	r3, [sp, #4]
 800d092:	2b00      	cmp	r3, #0
 800d094:	dd5e      	ble.n	800d154 <__kernel_rem_pio2f+0x218>
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	2200      	movs	r2, #0
 800d09a:	3301      	adds	r3, #1
 800d09c:	9303      	str	r3, [sp, #12]
 800d09e:	2301      	movs	r3, #1
 800d0a0:	2680      	movs	r6, #128	; 0x80
 800d0a2:	0015      	movs	r5, r2
 800d0a4:	469c      	mov	ip, r3
 800d0a6:	0076      	lsls	r6, r6, #1
 800d0a8:	4297      	cmp	r7, r2
 800d0aa:	dd00      	ble.n	800d0ae <__kernel_rem_pio2f+0x172>
 800d0ac:	e093      	b.n	800d1d6 <__kernel_rem_pio2f+0x29a>
 800d0ae:	9b00      	ldr	r3, [sp, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	dd05      	ble.n	800d0c0 <__kernel_rem_pio2f+0x184>
 800d0b4:	2b01      	cmp	r3, #1
 800d0b6:	d100      	bne.n	800d0ba <__kernel_rem_pio2f+0x17e>
 800d0b8:	e0a1      	b.n	800d1fe <__kernel_rem_pio2f+0x2c2>
 800d0ba:	2b02      	cmp	r3, #2
 800d0bc:	d100      	bne.n	800d0c0 <__kernel_rem_pio2f+0x184>
 800d0be:	e0a9      	b.n	800d214 <__kernel_rem_pio2f+0x2d8>
 800d0c0:	9b01      	ldr	r3, [sp, #4]
 800d0c2:	2b02      	cmp	r3, #2
 800d0c4:	d146      	bne.n	800d154 <__kernel_rem_pio2f+0x218>
 800d0c6:	20fe      	movs	r0, #254	; 0xfe
 800d0c8:	1c21      	adds	r1, r4, #0
 800d0ca:	0580      	lsls	r0, r0, #22
 800d0cc:	f7f3 fe02 	bl	8000cd4 <__aeabi_fsub>
 800d0d0:	1c04      	adds	r4, r0, #0
 800d0d2:	2d00      	cmp	r5, #0
 800d0d4:	d03e      	beq.n	800d154 <__kernel_rem_pio2f+0x218>
 800d0d6:	20fe      	movs	r0, #254	; 0xfe
 800d0d8:	9900      	ldr	r1, [sp, #0]
 800d0da:	0580      	lsls	r0, r0, #22
 800d0dc:	f000 fb88 	bl	800d7f0 <scalbnf>
 800d0e0:	1c01      	adds	r1, r0, #0
 800d0e2:	1c20      	adds	r0, r4, #0
 800d0e4:	f7f3 fdf6 	bl	8000cd4 <__aeabi_fsub>
 800d0e8:	1c04      	adds	r4, r0, #0
 800d0ea:	e033      	b.n	800d154 <__kernel_rem_pio2f+0x218>
 800d0ec:	21ee      	movs	r1, #238	; 0xee
 800d0ee:	1c20      	adds	r0, r4, #0
 800d0f0:	0589      	lsls	r1, r1, #22
 800d0f2:	f7f3 fccf 	bl	8000a94 <__aeabi_fmul>
 800d0f6:	f7f3 ffa1 	bl	800103c <__aeabi_f2iz>
 800d0fa:	f7f3 ffbf 	bl	800107c <__aeabi_i2f>
 800d0fe:	2187      	movs	r1, #135	; 0x87
 800d100:	00b3      	lsls	r3, r6, #2
 800d102:	425b      	negs	r3, r3
 800d104:	05c9      	lsls	r1, r1, #23
 800d106:	9303      	str	r3, [sp, #12]
 800d108:	1c05      	adds	r5, r0, #0
 800d10a:	f7f3 fcc3 	bl	8000a94 <__aeabi_fmul>
 800d10e:	1c01      	adds	r1, r0, #0
 800d110:	1c20      	adds	r0, r4, #0
 800d112:	f7f3 fddf 	bl	8000cd4 <__aeabi_fsub>
 800d116:	f7f3 ff91 	bl	800103c <__aeabi_f2iz>
 800d11a:	9b01      	ldr	r3, [sp, #4]
 800d11c:	9a03      	ldr	r2, [sp, #12]
 800d11e:	3e01      	subs	r6, #1
 800d120:	5098      	str	r0, [r3, r2]
 800d122:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d124:	00b3      	lsls	r3, r6, #2
 800d126:	5899      	ldr	r1, [r3, r2]
 800d128:	1c28      	adds	r0, r5, #0
 800d12a:	f7f3 f931 	bl	8000390 <__aeabi_fadd>
 800d12e:	1c04      	adds	r4, r0, #0
 800d130:	e776      	b.n	800d020 <__kernel_rem_pio2f+0xe4>
 800d132:	9b00      	ldr	r3, [sp, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d106      	bne.n	800d146 <__kernel_rem_pio2f+0x20a>
 800d138:	1e7b      	subs	r3, r7, #1
 800d13a:	009b      	lsls	r3, r3, #2
 800d13c:	aa0c      	add	r2, sp, #48	; 0x30
 800d13e:	5898      	ldr	r0, [r3, r2]
 800d140:	1203      	asrs	r3, r0, #8
 800d142:	9301      	str	r3, [sp, #4]
 800d144:	e7a4      	b.n	800d090 <__kernel_rem_pio2f+0x154>
 800d146:	21fc      	movs	r1, #252	; 0xfc
 800d148:	0589      	lsls	r1, r1, #22
 800d14a:	f7f3 f8e1 	bl	8000310 <__aeabi_fcmpge>
 800d14e:	2800      	cmp	r0, #0
 800d150:	d13e      	bne.n	800d1d0 <__kernel_rem_pio2f+0x294>
 800d152:	9001      	str	r0, [sp, #4]
 800d154:	2100      	movs	r1, #0
 800d156:	1c20      	adds	r0, r4, #0
 800d158:	f7f3 f8b6 	bl	80002c8 <__aeabi_fcmpeq>
 800d15c:	2800      	cmp	r0, #0
 800d15e:	d100      	bne.n	800d162 <__kernel_rem_pio2f+0x226>
 800d160:	e09c      	b.n	800d29c <__kernel_rem_pio2f+0x360>
 800d162:	003b      	movs	r3, r7
 800d164:	2200      	movs	r2, #0
 800d166:	1e79      	subs	r1, r7, #1
 800d168:	9804      	ldr	r0, [sp, #16]
 800d16a:	3b01      	subs	r3, #1
 800d16c:	4298      	cmp	r0, r3
 800d16e:	dd58      	ble.n	800d222 <__kernel_rem_pio2f+0x2e6>
 800d170:	2a00      	cmp	r2, #0
 800d172:	d16c      	bne.n	800d24e <__kernel_rem_pio2f+0x312>
 800d174:	2301      	movs	r3, #1
 800d176:	009a      	lsls	r2, r3, #2
 800d178:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d17a:	4252      	negs	r2, r2
 800d17c:	588a      	ldr	r2, [r1, r2]
 800d17e:	2a00      	cmp	r2, #0
 800d180:	d054      	beq.n	800d22c <__kernel_rem_pio2f+0x2f0>
 800d182:	1c7a      	adds	r2, r7, #1
 800d184:	9201      	str	r2, [sp, #4]
 800d186:	9a05      	ldr	r2, [sp, #20]
 800d188:	19d4      	adds	r4, r2, r7
 800d18a:	00a4      	lsls	r4, r4, #2
 800d18c:	18ff      	adds	r7, r7, r3
 800d18e:	9b01      	ldr	r3, [sp, #4]
 800d190:	42bb      	cmp	r3, r7
 800d192:	dd00      	ble.n	800d196 <__kernel_rem_pio2f+0x25a>
 800d194:	e73c      	b.n	800d010 <__kernel_rem_pio2f+0xd4>
 800d196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d198:	9a63      	ldr	r2, [sp, #396]	; 0x18c
 800d19a:	18e3      	adds	r3, r4, r3
 800d19c:	18d3      	adds	r3, r2, r3
 800d19e:	6858      	ldr	r0, [r3, #4]
 800d1a0:	f7f3 ff6c 	bl	800107c <__aeabi_i2f>
 800d1a4:	2250      	movs	r2, #80	; 0x50
 800d1a6:	2500      	movs	r5, #0
 800d1a8:	2600      	movs	r6, #0
 800d1aa:	ab0c      	add	r3, sp, #48	; 0x30
 800d1ac:	189b      	adds	r3, r3, r2
 800d1ae:	5118      	str	r0, [r3, r4]
 800d1b0:	ab20      	add	r3, sp, #128	; 0x80
 800d1b2:	191b      	adds	r3, r3, r4
 800d1b4:	9303      	str	r3, [sp, #12]
 800d1b6:	9b06      	ldr	r3, [sp, #24]
 800d1b8:	429d      	cmp	r5, r3
 800d1ba:	dd39      	ble.n	800d230 <__kernel_rem_pio2f+0x2f4>
 800d1bc:	9b08      	ldr	r3, [sp, #32]
 800d1be:	aa48      	add	r2, sp, #288	; 0x120
 800d1c0:	18e3      	adds	r3, r4, r3
 800d1c2:	18d3      	adds	r3, r2, r3
 800d1c4:	605e      	str	r6, [r3, #4]
 800d1c6:	9b01      	ldr	r3, [sp, #4]
 800d1c8:	3404      	adds	r4, #4
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	9301      	str	r3, [sp, #4]
 800d1ce:	e7de      	b.n	800d18e <__kernel_rem_pio2f+0x252>
 800d1d0:	2302      	movs	r3, #2
 800d1d2:	9301      	str	r3, [sp, #4]
 800d1d4:	e75f      	b.n	800d096 <__kernel_rem_pio2f+0x15a>
 800d1d6:	0091      	lsls	r1, r2, #2
 800d1d8:	ab0c      	add	r3, sp, #48	; 0x30
 800d1da:	58cb      	ldr	r3, [r1, r3]
 800d1dc:	2d00      	cmp	r5, #0
 800d1de:	d108      	bne.n	800d1f2 <__kernel_rem_pio2f+0x2b6>
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d003      	beq.n	800d1ec <__kernel_rem_pio2f+0x2b0>
 800d1e4:	1af3      	subs	r3, r6, r3
 800d1e6:	ad0c      	add	r5, sp, #48	; 0x30
 800d1e8:	514b      	str	r3, [r1, r5]
 800d1ea:	4663      	mov	r3, ip
 800d1ec:	3201      	adds	r2, #1
 800d1ee:	001d      	movs	r5, r3
 800d1f0:	e75a      	b.n	800d0a8 <__kernel_rem_pio2f+0x16c>
 800d1f2:	20ff      	movs	r0, #255	; 0xff
 800d1f4:	1ac3      	subs	r3, r0, r3
 800d1f6:	a80c      	add	r0, sp, #48	; 0x30
 800d1f8:	500b      	str	r3, [r1, r0]
 800d1fa:	002b      	movs	r3, r5
 800d1fc:	e7f6      	b.n	800d1ec <__kernel_rem_pio2f+0x2b0>
 800d1fe:	1e7b      	subs	r3, r7, #1
 800d200:	009b      	lsls	r3, r3, #2
 800d202:	aa0c      	add	r2, sp, #48	; 0x30
 800d204:	589a      	ldr	r2, [r3, r2]
 800d206:	920b      	str	r2, [sp, #44]	; 0x2c
 800d208:	227f      	movs	r2, #127	; 0x7f
 800d20a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d20c:	400a      	ands	r2, r1
 800d20e:	a90c      	add	r1, sp, #48	; 0x30
 800d210:	505a      	str	r2, [r3, r1]
 800d212:	e755      	b.n	800d0c0 <__kernel_rem_pio2f+0x184>
 800d214:	1e7b      	subs	r3, r7, #1
 800d216:	009b      	lsls	r3, r3, #2
 800d218:	aa0c      	add	r2, sp, #48	; 0x30
 800d21a:	589a      	ldr	r2, [r3, r2]
 800d21c:	920b      	str	r2, [sp, #44]	; 0x2c
 800d21e:	223f      	movs	r2, #63	; 0x3f
 800d220:	e7f3      	b.n	800d20a <__kernel_rem_pio2f+0x2ce>
 800d222:	0098      	lsls	r0, r3, #2
 800d224:	ac0c      	add	r4, sp, #48	; 0x30
 800d226:	5900      	ldr	r0, [r0, r4]
 800d228:	4302      	orrs	r2, r0
 800d22a:	e79d      	b.n	800d168 <__kernel_rem_pio2f+0x22c>
 800d22c:	3301      	adds	r3, #1
 800d22e:	e7a2      	b.n	800d176 <__kernel_rem_pio2f+0x23a>
 800d230:	9907      	ldr	r1, [sp, #28]
 800d232:	00ab      	lsls	r3, r5, #2
 800d234:	425a      	negs	r2, r3
 800d236:	58c9      	ldr	r1, [r1, r3]
 800d238:	9b03      	ldr	r3, [sp, #12]
 800d23a:	3501      	adds	r5, #1
 800d23c:	5898      	ldr	r0, [r3, r2]
 800d23e:	f7f3 fc29 	bl	8000a94 <__aeabi_fmul>
 800d242:	1c01      	adds	r1, r0, #0
 800d244:	1c30      	adds	r0, r6, #0
 800d246:	f7f3 f8a3 	bl	8000390 <__aeabi_fadd>
 800d24a:	1c06      	adds	r6, r0, #0
 800d24c:	e7b3      	b.n	800d1b6 <__kernel_rem_pio2f+0x27a>
 800d24e:	000f      	movs	r7, r1
 800d250:	9b00      	ldr	r3, [sp, #0]
 800d252:	3b08      	subs	r3, #8
 800d254:	9300      	str	r3, [sp, #0]
 800d256:	00bb      	lsls	r3, r7, #2
 800d258:	aa0c      	add	r2, sp, #48	; 0x30
 800d25a:	589b      	ldr	r3, [r3, r2]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d015      	beq.n	800d28c <__kernel_rem_pio2f+0x350>
 800d260:	20fe      	movs	r0, #254	; 0xfe
 800d262:	9900      	ldr	r1, [sp, #0]
 800d264:	0580      	lsls	r0, r0, #22
 800d266:	f000 fac3 	bl	800d7f0 <scalbnf>
 800d26a:	00bb      	lsls	r3, r7, #2
 800d26c:	001c      	movs	r4, r3
 800d26e:	003d      	movs	r5, r7
 800d270:	1c06      	adds	r6, r0, #0
 800d272:	9300      	str	r3, [sp, #0]
 800d274:	2d00      	cmp	r5, #0
 800d276:	da46      	bge.n	800d306 <__kernel_rem_pio2f+0x3ca>
 800d278:	2500      	movs	r5, #0
 800d27a:	1b7b      	subs	r3, r7, r5
 800d27c:	d46e      	bmi.n	800d35c <__kernel_rem_pio2f+0x420>
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	aa48      	add	r2, sp, #288	; 0x120
 800d282:	18d3      	adds	r3, r2, r3
 800d284:	9305      	str	r3, [sp, #20]
 800d286:	2600      	movs	r6, #0
 800d288:	2400      	movs	r4, #0
 800d28a:	e05d      	b.n	800d348 <__kernel_rem_pio2f+0x40c>
 800d28c:	9b00      	ldr	r3, [sp, #0]
 800d28e:	3f01      	subs	r7, #1
 800d290:	3b08      	subs	r3, #8
 800d292:	9300      	str	r3, [sp, #0]
 800d294:	e7df      	b.n	800d256 <__kernel_rem_pio2f+0x31a>
 800d296:	46c0      	nop			; (mov r8, r8)
 800d298:	0800e424 	.word	0x0800e424
 800d29c:	9b00      	ldr	r3, [sp, #0]
 800d29e:	1c20      	adds	r0, r4, #0
 800d2a0:	4259      	negs	r1, r3
 800d2a2:	f000 faa5 	bl	800d7f0 <scalbnf>
 800d2a6:	2187      	movs	r1, #135	; 0x87
 800d2a8:	05c9      	lsls	r1, r1, #23
 800d2aa:	1c04      	adds	r4, r0, #0
 800d2ac:	f7f3 f830 	bl	8000310 <__aeabi_fcmpge>
 800d2b0:	2800      	cmp	r0, #0
 800d2b2:	d021      	beq.n	800d2f8 <__kernel_rem_pio2f+0x3bc>
 800d2b4:	21ee      	movs	r1, #238	; 0xee
 800d2b6:	1c20      	adds	r0, r4, #0
 800d2b8:	0589      	lsls	r1, r1, #22
 800d2ba:	f7f3 fbeb 	bl	8000a94 <__aeabi_fmul>
 800d2be:	f7f3 febd 	bl	800103c <__aeabi_f2iz>
 800d2c2:	f7f3 fedb 	bl	800107c <__aeabi_i2f>
 800d2c6:	2187      	movs	r1, #135	; 0x87
 800d2c8:	05c9      	lsls	r1, r1, #23
 800d2ca:	1c05      	adds	r5, r0, #0
 800d2cc:	f7f3 fbe2 	bl	8000a94 <__aeabi_fmul>
 800d2d0:	1c01      	adds	r1, r0, #0
 800d2d2:	1c20      	adds	r0, r4, #0
 800d2d4:	f7f3 fcfe 	bl	8000cd4 <__aeabi_fsub>
 800d2d8:	f7f3 feb0 	bl	800103c <__aeabi_f2iz>
 800d2dc:	00be      	lsls	r6, r7, #2
 800d2de:	ab0c      	add	r3, sp, #48	; 0x30
 800d2e0:	50f0      	str	r0, [r6, r3]
 800d2e2:	9b00      	ldr	r3, [sp, #0]
 800d2e4:	1c28      	adds	r0, r5, #0
 800d2e6:	3308      	adds	r3, #8
 800d2e8:	9300      	str	r3, [sp, #0]
 800d2ea:	f7f3 fea7 	bl	800103c <__aeabi_f2iz>
 800d2ee:	3701      	adds	r7, #1
 800d2f0:	00bc      	lsls	r4, r7, #2
 800d2f2:	ab0c      	add	r3, sp, #48	; 0x30
 800d2f4:	50e0      	str	r0, [r4, r3]
 800d2f6:	e7b3      	b.n	800d260 <__kernel_rem_pio2f+0x324>
 800d2f8:	1c20      	adds	r0, r4, #0
 800d2fa:	f7f3 fe9f 	bl	800103c <__aeabi_f2iz>
 800d2fe:	00bd      	lsls	r5, r7, #2
 800d300:	ab0c      	add	r3, sp, #48	; 0x30
 800d302:	50e8      	str	r0, [r5, r3]
 800d304:	e7ac      	b.n	800d260 <__kernel_rem_pio2f+0x324>
 800d306:	ab0c      	add	r3, sp, #48	; 0x30
 800d308:	58e0      	ldr	r0, [r4, r3]
 800d30a:	f7f3 feb7 	bl	800107c <__aeabi_i2f>
 800d30e:	1c31      	adds	r1, r6, #0
 800d310:	f7f3 fbc0 	bl	8000a94 <__aeabi_fmul>
 800d314:	22f0      	movs	r2, #240	; 0xf0
 800d316:	21ee      	movs	r1, #238	; 0xee
 800d318:	ab0c      	add	r3, sp, #48	; 0x30
 800d31a:	189b      	adds	r3, r3, r2
 800d31c:	5118      	str	r0, [r3, r4]
 800d31e:	0589      	lsls	r1, r1, #22
 800d320:	1c30      	adds	r0, r6, #0
 800d322:	f7f3 fbb7 	bl	8000a94 <__aeabi_fmul>
 800d326:	3d01      	subs	r5, #1
 800d328:	1c06      	adds	r6, r0, #0
 800d32a:	3c04      	subs	r4, #4
 800d32c:	e7a2      	b.n	800d274 <__kernel_rem_pio2f+0x338>
 800d32e:	9a05      	ldr	r2, [sp, #20]
 800d330:	00a3      	lsls	r3, r4, #2
 800d332:	58d1      	ldr	r1, [r2, r3]
 800d334:	4a63      	ldr	r2, [pc, #396]	; (800d4c4 <__kernel_rem_pio2f+0x588>)
 800d336:	3401      	adds	r4, #1
 800d338:	5898      	ldr	r0, [r3, r2]
 800d33a:	f7f3 fbab 	bl	8000a94 <__aeabi_fmul>
 800d33e:	1c01      	adds	r1, r0, #0
 800d340:	1c30      	adds	r0, r6, #0
 800d342:	f7f3 f825 	bl	8000390 <__aeabi_fadd>
 800d346:	1c06      	adds	r6, r0, #0
 800d348:	9b04      	ldr	r3, [sp, #16]
 800d34a:	429c      	cmp	r4, r3
 800d34c:	dc01      	bgt.n	800d352 <__kernel_rem_pio2f+0x416>
 800d34e:	42ac      	cmp	r4, r5
 800d350:	dded      	ble.n	800d32e <__kernel_rem_pio2f+0x3f2>
 800d352:	00aa      	lsls	r2, r5, #2
 800d354:	ab34      	add	r3, sp, #208	; 0xd0
 800d356:	50d6      	str	r6, [r2, r3]
 800d358:	3501      	adds	r5, #1
 800d35a:	e78e      	b.n	800d27a <__kernel_rem_pio2f+0x33e>
 800d35c:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800d35e:	2b03      	cmp	r3, #3
 800d360:	d82f      	bhi.n	800d3c2 <__kernel_rem_pio2f+0x486>
 800d362:	0018      	movs	r0, r3
 800d364:	f7f2 fed0 	bl	8000108 <__gnu_thumb1_case_uqi>
 800d368:	7b020221 	.word	0x7b020221
 800d36c:	003c      	movs	r4, r7
 800d36e:	2000      	movs	r0, #0
 800d370:	ad34      	add	r5, sp, #208	; 0xd0
 800d372:	2c00      	cmp	r4, #0
 800d374:	da31      	bge.n	800d3da <__kernel_rem_pio2f+0x49e>
 800d376:	9a01      	ldr	r2, [sp, #4]
 800d378:	1c03      	adds	r3, r0, #0
 800d37a:	2a00      	cmp	r2, #0
 800d37c:	d002      	beq.n	800d384 <__kernel_rem_pio2f+0x448>
 800d37e:	2380      	movs	r3, #128	; 0x80
 800d380:	061b      	lsls	r3, r3, #24
 800d382:	18c3      	adds	r3, r0, r3
 800d384:	9a02      	ldr	r2, [sp, #8]
 800d386:	1c01      	adds	r1, r0, #0
 800d388:	6013      	str	r3, [r2, #0]
 800d38a:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800d38c:	f7f3 fca2 	bl	8000cd4 <__aeabi_fsub>
 800d390:	2401      	movs	r4, #1
 800d392:	ad34      	add	r5, sp, #208	; 0xd0
 800d394:	42a7      	cmp	r7, r4
 800d396:	da26      	bge.n	800d3e6 <__kernel_rem_pio2f+0x4aa>
 800d398:	9b01      	ldr	r3, [sp, #4]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d002      	beq.n	800d3a4 <__kernel_rem_pio2f+0x468>
 800d39e:	2380      	movs	r3, #128	; 0x80
 800d3a0:	061b      	lsls	r3, r3, #24
 800d3a2:	18c0      	adds	r0, r0, r3
 800d3a4:	9b02      	ldr	r3, [sp, #8]
 800d3a6:	6058      	str	r0, [r3, #4]
 800d3a8:	e00b      	b.n	800d3c2 <__kernel_rem_pio2f+0x486>
 800d3aa:	2000      	movs	r0, #0
 800d3ac:	ac34      	add	r4, sp, #208	; 0xd0
 800d3ae:	2f00      	cmp	r7, #0
 800d3b0:	da0d      	bge.n	800d3ce <__kernel_rem_pio2f+0x492>
 800d3b2:	9b01      	ldr	r3, [sp, #4]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d002      	beq.n	800d3be <__kernel_rem_pio2f+0x482>
 800d3b8:	2380      	movs	r3, #128	; 0x80
 800d3ba:	061b      	lsls	r3, r3, #24
 800d3bc:	18c0      	adds	r0, r0, r3
 800d3be:	9b02      	ldr	r3, [sp, #8]
 800d3c0:	6018      	str	r0, [r3, #0]
 800d3c2:	2007      	movs	r0, #7
 800d3c4:	9b03      	ldr	r3, [sp, #12]
 800d3c6:	4003      	ands	r3, r0
 800d3c8:	0018      	movs	r0, r3
 800d3ca:	b05d      	add	sp, #372	; 0x174
 800d3cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3ce:	00bb      	lsls	r3, r7, #2
 800d3d0:	5919      	ldr	r1, [r3, r4]
 800d3d2:	f7f2 ffdd 	bl	8000390 <__aeabi_fadd>
 800d3d6:	3f01      	subs	r7, #1
 800d3d8:	e7e9      	b.n	800d3ae <__kernel_rem_pio2f+0x472>
 800d3da:	00a3      	lsls	r3, r4, #2
 800d3dc:	5959      	ldr	r1, [r3, r5]
 800d3de:	f7f2 ffd7 	bl	8000390 <__aeabi_fadd>
 800d3e2:	3c01      	subs	r4, #1
 800d3e4:	e7c5      	b.n	800d372 <__kernel_rem_pio2f+0x436>
 800d3e6:	00a3      	lsls	r3, r4, #2
 800d3e8:	5959      	ldr	r1, [r3, r5]
 800d3ea:	f7f2 ffd1 	bl	8000390 <__aeabi_fadd>
 800d3ee:	3401      	adds	r4, #1
 800d3f0:	e7d0      	b.n	800d394 <__kernel_rem_pio2f+0x458>
 800d3f2:	22a0      	movs	r2, #160	; 0xa0
 800d3f4:	ab0c      	add	r3, sp, #48	; 0x30
 800d3f6:	189b      	adds	r3, r3, r2
 800d3f8:	599b      	ldr	r3, [r3, r6]
 800d3fa:	3d01      	subs	r5, #1
 800d3fc:	9304      	str	r3, [sp, #16]
 800d3fe:	ab34      	add	r3, sp, #208	; 0xd0
 800d400:	199c      	adds	r4, r3, r6
 800d402:	6863      	ldr	r3, [r4, #4]
 800d404:	9804      	ldr	r0, [sp, #16]
 800d406:	1c19      	adds	r1, r3, #0
 800d408:	9305      	str	r3, [sp, #20]
 800d40a:	f7f2 ffc1 	bl	8000390 <__aeabi_fadd>
 800d40e:	1c01      	adds	r1, r0, #0
 800d410:	9006      	str	r0, [sp, #24]
 800d412:	9804      	ldr	r0, [sp, #16]
 800d414:	f7f3 fc5e 	bl	8000cd4 <__aeabi_fsub>
 800d418:	9905      	ldr	r1, [sp, #20]
 800d41a:	f7f2 ffb9 	bl	8000390 <__aeabi_fadd>
 800d41e:	22a0      	movs	r2, #160	; 0xa0
 800d420:	ab0c      	add	r3, sp, #48	; 0x30
 800d422:	189b      	adds	r3, r3, r2
 800d424:	9a06      	ldr	r2, [sp, #24]
 800d426:	6060      	str	r0, [r4, #4]
 800d428:	519a      	str	r2, [r3, r6]
 800d42a:	3e04      	subs	r6, #4
 800d42c:	2d00      	cmp	r5, #0
 800d42e:	dce0      	bgt.n	800d3f2 <__kernel_rem_pio2f+0x4b6>
 800d430:	003d      	movs	r5, r7
 800d432:	ac34      	add	r4, sp, #208	; 0xd0
 800d434:	9b00      	ldr	r3, [sp, #0]
 800d436:	3b04      	subs	r3, #4
 800d438:	9300      	str	r3, [sp, #0]
 800d43a:	2d01      	cmp	r5, #1
 800d43c:	dc12      	bgt.n	800d464 <__kernel_rem_pio2f+0x528>
 800d43e:	2000      	movs	r0, #0
 800d440:	2f01      	cmp	r7, #1
 800d442:	dc28      	bgt.n	800d496 <__kernel_rem_pio2f+0x55a>
 800d444:	9b01      	ldr	r3, [sp, #4]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d12b      	bne.n	800d4a2 <__kernel_rem_pio2f+0x566>
 800d44a:	9b02      	ldr	r3, [sp, #8]
 800d44c:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800d44e:	601a      	str	r2, [r3, #0]
 800d450:	6863      	ldr	r3, [r4, #4]
 800d452:	9300      	str	r3, [sp, #0]
 800d454:	9a00      	ldr	r2, [sp, #0]
 800d456:	9b02      	ldr	r3, [sp, #8]
 800d458:	605a      	str	r2, [r3, #4]
 800d45a:	6098      	str	r0, [r3, #8]
 800d45c:	e7b1      	b.n	800d3c2 <__kernel_rem_pio2f+0x486>
 800d45e:	9e00      	ldr	r6, [sp, #0]
 800d460:	003d      	movs	r5, r7
 800d462:	e7e2      	b.n	800d42a <__kernel_rem_pio2f+0x4ee>
 800d464:	9b00      	ldr	r3, [sp, #0]
 800d466:	3d01      	subs	r5, #1
 800d468:	58e3      	ldr	r3, [r4, r3]
 800d46a:	9304      	str	r3, [sp, #16]
 800d46c:	9b00      	ldr	r3, [sp, #0]
 800d46e:	9804      	ldr	r0, [sp, #16]
 800d470:	18e6      	adds	r6, r4, r3
 800d472:	6873      	ldr	r3, [r6, #4]
 800d474:	1c19      	adds	r1, r3, #0
 800d476:	9305      	str	r3, [sp, #20]
 800d478:	f7f2 ff8a 	bl	8000390 <__aeabi_fadd>
 800d47c:	1c01      	adds	r1, r0, #0
 800d47e:	9006      	str	r0, [sp, #24]
 800d480:	9804      	ldr	r0, [sp, #16]
 800d482:	f7f3 fc27 	bl	8000cd4 <__aeabi_fsub>
 800d486:	9905      	ldr	r1, [sp, #20]
 800d488:	f7f2 ff82 	bl	8000390 <__aeabi_fadd>
 800d48c:	9b00      	ldr	r3, [sp, #0]
 800d48e:	9a06      	ldr	r2, [sp, #24]
 800d490:	6070      	str	r0, [r6, #4]
 800d492:	50e2      	str	r2, [r4, r3]
 800d494:	e7ce      	b.n	800d434 <__kernel_rem_pio2f+0x4f8>
 800d496:	00bb      	lsls	r3, r7, #2
 800d498:	58e1      	ldr	r1, [r4, r3]
 800d49a:	f7f2 ff79 	bl	8000390 <__aeabi_fadd>
 800d49e:	3f01      	subs	r7, #1
 800d4a0:	e7ce      	b.n	800d440 <__kernel_rem_pio2f+0x504>
 800d4a2:	2280      	movs	r2, #128	; 0x80
 800d4a4:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800d4a6:	0612      	lsls	r2, r2, #24
 800d4a8:	189b      	adds	r3, r3, r2
 800d4aa:	9a02      	ldr	r2, [sp, #8]
 800d4ac:	6013      	str	r3, [r2, #0]
 800d4ae:	2280      	movs	r2, #128	; 0x80
 800d4b0:	6863      	ldr	r3, [r4, #4]
 800d4b2:	0612      	lsls	r2, r2, #24
 800d4b4:	189b      	adds	r3, r3, r2
 800d4b6:	9a02      	ldr	r2, [sp, #8]
 800d4b8:	6053      	str	r3, [r2, #4]
 800d4ba:	2380      	movs	r3, #128	; 0x80
 800d4bc:	061b      	lsls	r3, r3, #24
 800d4be:	18c0      	adds	r0, r0, r3
 800d4c0:	0013      	movs	r3, r2
 800d4c2:	e7ca      	b.n	800d45a <__kernel_rem_pio2f+0x51e>
 800d4c4:	0800e3f8 	.word	0x0800e3f8

0800d4c8 <__kernel_sinf>:
 800d4c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4ca:	9201      	str	r2, [sp, #4]
 800d4cc:	4a32      	ldr	r2, [pc, #200]	; (800d598 <__kernel_sinf+0xd0>)
 800d4ce:	0043      	lsls	r3, r0, #1
 800d4d0:	1c04      	adds	r4, r0, #0
 800d4d2:	9100      	str	r1, [sp, #0]
 800d4d4:	085b      	lsrs	r3, r3, #1
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	dc03      	bgt.n	800d4e2 <__kernel_sinf+0x1a>
 800d4da:	f7f3 fdaf 	bl	800103c <__aeabi_f2iz>
 800d4de:	2800      	cmp	r0, #0
 800d4e0:	d035      	beq.n	800d54e <__kernel_sinf+0x86>
 800d4e2:	1c21      	adds	r1, r4, #0
 800d4e4:	1c20      	adds	r0, r4, #0
 800d4e6:	f7f3 fad5 	bl	8000a94 <__aeabi_fmul>
 800d4ea:	1c05      	adds	r5, r0, #0
 800d4ec:	1c01      	adds	r1, r0, #0
 800d4ee:	1c20      	adds	r0, r4, #0
 800d4f0:	f7f3 fad0 	bl	8000a94 <__aeabi_fmul>
 800d4f4:	4929      	ldr	r1, [pc, #164]	; (800d59c <__kernel_sinf+0xd4>)
 800d4f6:	1c06      	adds	r6, r0, #0
 800d4f8:	1c28      	adds	r0, r5, #0
 800d4fa:	f7f3 facb 	bl	8000a94 <__aeabi_fmul>
 800d4fe:	4928      	ldr	r1, [pc, #160]	; (800d5a0 <__kernel_sinf+0xd8>)
 800d500:	f7f3 fbe8 	bl	8000cd4 <__aeabi_fsub>
 800d504:	1c29      	adds	r1, r5, #0
 800d506:	f7f3 fac5 	bl	8000a94 <__aeabi_fmul>
 800d50a:	4926      	ldr	r1, [pc, #152]	; (800d5a4 <__kernel_sinf+0xdc>)
 800d50c:	f7f2 ff40 	bl	8000390 <__aeabi_fadd>
 800d510:	1c29      	adds	r1, r5, #0
 800d512:	f7f3 fabf 	bl	8000a94 <__aeabi_fmul>
 800d516:	4924      	ldr	r1, [pc, #144]	; (800d5a8 <__kernel_sinf+0xe0>)
 800d518:	f7f3 fbdc 	bl	8000cd4 <__aeabi_fsub>
 800d51c:	1c29      	adds	r1, r5, #0
 800d51e:	f7f3 fab9 	bl	8000a94 <__aeabi_fmul>
 800d522:	4922      	ldr	r1, [pc, #136]	; (800d5ac <__kernel_sinf+0xe4>)
 800d524:	f7f2 ff34 	bl	8000390 <__aeabi_fadd>
 800d528:	9b01      	ldr	r3, [sp, #4]
 800d52a:	1c07      	adds	r7, r0, #0
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d110      	bne.n	800d552 <__kernel_sinf+0x8a>
 800d530:	1c01      	adds	r1, r0, #0
 800d532:	1c28      	adds	r0, r5, #0
 800d534:	f7f3 faae 	bl	8000a94 <__aeabi_fmul>
 800d538:	491d      	ldr	r1, [pc, #116]	; (800d5b0 <__kernel_sinf+0xe8>)
 800d53a:	f7f3 fbcb 	bl	8000cd4 <__aeabi_fsub>
 800d53e:	1c31      	adds	r1, r6, #0
 800d540:	f7f3 faa8 	bl	8000a94 <__aeabi_fmul>
 800d544:	1c01      	adds	r1, r0, #0
 800d546:	1c20      	adds	r0, r4, #0
 800d548:	f7f2 ff22 	bl	8000390 <__aeabi_fadd>
 800d54c:	1c04      	adds	r4, r0, #0
 800d54e:	1c20      	adds	r0, r4, #0
 800d550:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d552:	21fc      	movs	r1, #252	; 0xfc
 800d554:	9800      	ldr	r0, [sp, #0]
 800d556:	0589      	lsls	r1, r1, #22
 800d558:	f7f3 fa9c 	bl	8000a94 <__aeabi_fmul>
 800d55c:	1c39      	adds	r1, r7, #0
 800d55e:	9001      	str	r0, [sp, #4]
 800d560:	1c30      	adds	r0, r6, #0
 800d562:	f7f3 fa97 	bl	8000a94 <__aeabi_fmul>
 800d566:	1c01      	adds	r1, r0, #0
 800d568:	9801      	ldr	r0, [sp, #4]
 800d56a:	f7f3 fbb3 	bl	8000cd4 <__aeabi_fsub>
 800d56e:	1c29      	adds	r1, r5, #0
 800d570:	f7f3 fa90 	bl	8000a94 <__aeabi_fmul>
 800d574:	9900      	ldr	r1, [sp, #0]
 800d576:	f7f3 fbad 	bl	8000cd4 <__aeabi_fsub>
 800d57a:	490d      	ldr	r1, [pc, #52]	; (800d5b0 <__kernel_sinf+0xe8>)
 800d57c:	1c05      	adds	r5, r0, #0
 800d57e:	1c30      	adds	r0, r6, #0
 800d580:	f7f3 fa88 	bl	8000a94 <__aeabi_fmul>
 800d584:	1c01      	adds	r1, r0, #0
 800d586:	1c28      	adds	r0, r5, #0
 800d588:	f7f2 ff02 	bl	8000390 <__aeabi_fadd>
 800d58c:	1c01      	adds	r1, r0, #0
 800d58e:	1c20      	adds	r0, r4, #0
 800d590:	f7f3 fba0 	bl	8000cd4 <__aeabi_fsub>
 800d594:	e7da      	b.n	800d54c <__kernel_sinf+0x84>
 800d596:	46c0      	nop			; (mov r8, r8)
 800d598:	31ffffff 	.word	0x31ffffff
 800d59c:	2f2ec9d3 	.word	0x2f2ec9d3
 800d5a0:	32d72f34 	.word	0x32d72f34
 800d5a4:	3638ef1b 	.word	0x3638ef1b
 800d5a8:	39500d01 	.word	0x39500d01
 800d5ac:	3c088889 	.word	0x3c088889
 800d5b0:	3e2aaaab 	.word	0x3e2aaaab

0800d5b4 <matherr>:
 800d5b4:	2000      	movs	r0, #0
 800d5b6:	4770      	bx	lr

0800d5b8 <atanf>:
 800d5b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5ba:	4b74      	ldr	r3, [pc, #464]	; (800d78c <atanf+0x1d4>)
 800d5bc:	0045      	lsls	r5, r0, #1
 800d5be:	1c04      	adds	r4, r0, #0
 800d5c0:	9001      	str	r0, [sp, #4]
 800d5c2:	086d      	lsrs	r5, r5, #1
 800d5c4:	429d      	cmp	r5, r3
 800d5c6:	dd0f      	ble.n	800d5e8 <atanf+0x30>
 800d5c8:	23ff      	movs	r3, #255	; 0xff
 800d5ca:	05db      	lsls	r3, r3, #23
 800d5cc:	429d      	cmp	r5, r3
 800d5ce:	dd04      	ble.n	800d5da <atanf+0x22>
 800d5d0:	1c01      	adds	r1, r0, #0
 800d5d2:	f7f2 fedd 	bl	8000390 <__aeabi_fadd>
 800d5d6:	1c04      	adds	r4, r0, #0
 800d5d8:	e004      	b.n	800d5e4 <atanf+0x2c>
 800d5da:	9b01      	ldr	r3, [sp, #4]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	dd00      	ble.n	800d5e2 <atanf+0x2a>
 800d5e0:	e0d1      	b.n	800d786 <atanf+0x1ce>
 800d5e2:	4c6b      	ldr	r4, [pc, #428]	; (800d790 <atanf+0x1d8>)
 800d5e4:	1c20      	adds	r0, r4, #0
 800d5e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d5e8:	4b6a      	ldr	r3, [pc, #424]	; (800d794 <atanf+0x1dc>)
 800d5ea:	429d      	cmp	r5, r3
 800d5ec:	dc0e      	bgt.n	800d60c <atanf+0x54>
 800d5ee:	4b6a      	ldr	r3, [pc, #424]	; (800d798 <atanf+0x1e0>)
 800d5f0:	429d      	cmp	r5, r3
 800d5f2:	dc08      	bgt.n	800d606 <atanf+0x4e>
 800d5f4:	4969      	ldr	r1, [pc, #420]	; (800d79c <atanf+0x1e4>)
 800d5f6:	f7f2 fecb 	bl	8000390 <__aeabi_fadd>
 800d5fa:	21fe      	movs	r1, #254	; 0xfe
 800d5fc:	0589      	lsls	r1, r1, #22
 800d5fe:	f7f2 fe7d 	bl	80002fc <__aeabi_fcmpgt>
 800d602:	2800      	cmp	r0, #0
 800d604:	d1ee      	bne.n	800d5e4 <atanf+0x2c>
 800d606:	2501      	movs	r5, #1
 800d608:	426d      	negs	r5, r5
 800d60a:	e01b      	b.n	800d644 <atanf+0x8c>
 800d60c:	f000 f8ec 	bl	800d7e8 <fabsf>
 800d610:	4b63      	ldr	r3, [pc, #396]	; (800d7a0 <atanf+0x1e8>)
 800d612:	1c04      	adds	r4, r0, #0
 800d614:	429d      	cmp	r5, r3
 800d616:	dc7b      	bgt.n	800d710 <atanf+0x158>
 800d618:	4b62      	ldr	r3, [pc, #392]	; (800d7a4 <atanf+0x1ec>)
 800d61a:	429d      	cmp	r5, r3
 800d61c:	dc67      	bgt.n	800d6ee <atanf+0x136>
 800d61e:	1c01      	adds	r1, r0, #0
 800d620:	f7f2 feb6 	bl	8000390 <__aeabi_fadd>
 800d624:	21fe      	movs	r1, #254	; 0xfe
 800d626:	0589      	lsls	r1, r1, #22
 800d628:	f7f3 fb54 	bl	8000cd4 <__aeabi_fsub>
 800d62c:	2180      	movs	r1, #128	; 0x80
 800d62e:	1c05      	adds	r5, r0, #0
 800d630:	05c9      	lsls	r1, r1, #23
 800d632:	1c20      	adds	r0, r4, #0
 800d634:	f7f2 feac 	bl	8000390 <__aeabi_fadd>
 800d638:	1c01      	adds	r1, r0, #0
 800d63a:	1c28      	adds	r0, r5, #0
 800d63c:	f7f3 f83a 	bl	80006b4 <__aeabi_fdiv>
 800d640:	2500      	movs	r5, #0
 800d642:	1c04      	adds	r4, r0, #0
 800d644:	1c21      	adds	r1, r4, #0
 800d646:	1c20      	adds	r0, r4, #0
 800d648:	f7f3 fa24 	bl	8000a94 <__aeabi_fmul>
 800d64c:	1c01      	adds	r1, r0, #0
 800d64e:	1c07      	adds	r7, r0, #0
 800d650:	f7f3 fa20 	bl	8000a94 <__aeabi_fmul>
 800d654:	4954      	ldr	r1, [pc, #336]	; (800d7a8 <atanf+0x1f0>)
 800d656:	1c06      	adds	r6, r0, #0
 800d658:	f7f3 fa1c 	bl	8000a94 <__aeabi_fmul>
 800d65c:	4953      	ldr	r1, [pc, #332]	; (800d7ac <atanf+0x1f4>)
 800d65e:	f7f2 fe97 	bl	8000390 <__aeabi_fadd>
 800d662:	1c31      	adds	r1, r6, #0
 800d664:	f7f3 fa16 	bl	8000a94 <__aeabi_fmul>
 800d668:	4951      	ldr	r1, [pc, #324]	; (800d7b0 <atanf+0x1f8>)
 800d66a:	f7f2 fe91 	bl	8000390 <__aeabi_fadd>
 800d66e:	1c31      	adds	r1, r6, #0
 800d670:	f7f3 fa10 	bl	8000a94 <__aeabi_fmul>
 800d674:	494f      	ldr	r1, [pc, #316]	; (800d7b4 <atanf+0x1fc>)
 800d676:	f7f2 fe8b 	bl	8000390 <__aeabi_fadd>
 800d67a:	1c31      	adds	r1, r6, #0
 800d67c:	f7f3 fa0a 	bl	8000a94 <__aeabi_fmul>
 800d680:	494d      	ldr	r1, [pc, #308]	; (800d7b8 <atanf+0x200>)
 800d682:	f7f2 fe85 	bl	8000390 <__aeabi_fadd>
 800d686:	1c31      	adds	r1, r6, #0
 800d688:	f7f3 fa04 	bl	8000a94 <__aeabi_fmul>
 800d68c:	494b      	ldr	r1, [pc, #300]	; (800d7bc <atanf+0x204>)
 800d68e:	f7f2 fe7f 	bl	8000390 <__aeabi_fadd>
 800d692:	1c39      	adds	r1, r7, #0
 800d694:	f7f3 f9fe 	bl	8000a94 <__aeabi_fmul>
 800d698:	4949      	ldr	r1, [pc, #292]	; (800d7c0 <atanf+0x208>)
 800d69a:	1c07      	adds	r7, r0, #0
 800d69c:	1c30      	adds	r0, r6, #0
 800d69e:	f7f3 f9f9 	bl	8000a94 <__aeabi_fmul>
 800d6a2:	4948      	ldr	r1, [pc, #288]	; (800d7c4 <atanf+0x20c>)
 800d6a4:	f7f3 fb16 	bl	8000cd4 <__aeabi_fsub>
 800d6a8:	1c31      	adds	r1, r6, #0
 800d6aa:	f7f3 f9f3 	bl	8000a94 <__aeabi_fmul>
 800d6ae:	4946      	ldr	r1, [pc, #280]	; (800d7c8 <atanf+0x210>)
 800d6b0:	f7f3 fb10 	bl	8000cd4 <__aeabi_fsub>
 800d6b4:	1c31      	adds	r1, r6, #0
 800d6b6:	f7f3 f9ed 	bl	8000a94 <__aeabi_fmul>
 800d6ba:	4944      	ldr	r1, [pc, #272]	; (800d7cc <atanf+0x214>)
 800d6bc:	f7f3 fb0a 	bl	8000cd4 <__aeabi_fsub>
 800d6c0:	1c31      	adds	r1, r6, #0
 800d6c2:	f7f3 f9e7 	bl	8000a94 <__aeabi_fmul>
 800d6c6:	4942      	ldr	r1, [pc, #264]	; (800d7d0 <atanf+0x218>)
 800d6c8:	f7f3 fb04 	bl	8000cd4 <__aeabi_fsub>
 800d6cc:	1c31      	adds	r1, r6, #0
 800d6ce:	f7f3 f9e1 	bl	8000a94 <__aeabi_fmul>
 800d6d2:	1c01      	adds	r1, r0, #0
 800d6d4:	1c6b      	adds	r3, r5, #1
 800d6d6:	d13a      	bne.n	800d74e <atanf+0x196>
 800d6d8:	1c38      	adds	r0, r7, #0
 800d6da:	f7f2 fe59 	bl	8000390 <__aeabi_fadd>
 800d6de:	1c21      	adds	r1, r4, #0
 800d6e0:	f7f3 f9d8 	bl	8000a94 <__aeabi_fmul>
 800d6e4:	1c01      	adds	r1, r0, #0
 800d6e6:	1c20      	adds	r0, r4, #0
 800d6e8:	f7f3 faf4 	bl	8000cd4 <__aeabi_fsub>
 800d6ec:	e773      	b.n	800d5d6 <atanf+0x1e>
 800d6ee:	21fe      	movs	r1, #254	; 0xfe
 800d6f0:	0589      	lsls	r1, r1, #22
 800d6f2:	f7f3 faef 	bl	8000cd4 <__aeabi_fsub>
 800d6f6:	21fe      	movs	r1, #254	; 0xfe
 800d6f8:	1c05      	adds	r5, r0, #0
 800d6fa:	0589      	lsls	r1, r1, #22
 800d6fc:	1c20      	adds	r0, r4, #0
 800d6fe:	f7f2 fe47 	bl	8000390 <__aeabi_fadd>
 800d702:	1c01      	adds	r1, r0, #0
 800d704:	1c28      	adds	r0, r5, #0
 800d706:	f7f2 ffd5 	bl	80006b4 <__aeabi_fdiv>
 800d70a:	2501      	movs	r5, #1
 800d70c:	1c04      	adds	r4, r0, #0
 800d70e:	e799      	b.n	800d644 <atanf+0x8c>
 800d710:	4b30      	ldr	r3, [pc, #192]	; (800d7d4 <atanf+0x21c>)
 800d712:	429d      	cmp	r5, r3
 800d714:	dc14      	bgt.n	800d740 <atanf+0x188>
 800d716:	21ff      	movs	r1, #255	; 0xff
 800d718:	0589      	lsls	r1, r1, #22
 800d71a:	f7f3 fadb 	bl	8000cd4 <__aeabi_fsub>
 800d71e:	21ff      	movs	r1, #255	; 0xff
 800d720:	1c05      	adds	r5, r0, #0
 800d722:	0589      	lsls	r1, r1, #22
 800d724:	1c20      	adds	r0, r4, #0
 800d726:	f7f3 f9b5 	bl	8000a94 <__aeabi_fmul>
 800d72a:	21fe      	movs	r1, #254	; 0xfe
 800d72c:	0589      	lsls	r1, r1, #22
 800d72e:	f7f2 fe2f 	bl	8000390 <__aeabi_fadd>
 800d732:	1c01      	adds	r1, r0, #0
 800d734:	1c28      	adds	r0, r5, #0
 800d736:	f7f2 ffbd 	bl	80006b4 <__aeabi_fdiv>
 800d73a:	2502      	movs	r5, #2
 800d73c:	1c04      	adds	r4, r0, #0
 800d73e:	e781      	b.n	800d644 <atanf+0x8c>
 800d740:	1c01      	adds	r1, r0, #0
 800d742:	4825      	ldr	r0, [pc, #148]	; (800d7d8 <atanf+0x220>)
 800d744:	f7f2 ffb6 	bl	80006b4 <__aeabi_fdiv>
 800d748:	2503      	movs	r5, #3
 800d74a:	1c04      	adds	r4, r0, #0
 800d74c:	e77a      	b.n	800d644 <atanf+0x8c>
 800d74e:	1c38      	adds	r0, r7, #0
 800d750:	f7f2 fe1e 	bl	8000390 <__aeabi_fadd>
 800d754:	1c21      	adds	r1, r4, #0
 800d756:	f7f3 f99d 	bl	8000a94 <__aeabi_fmul>
 800d75a:	4b20      	ldr	r3, [pc, #128]	; (800d7dc <atanf+0x224>)
 800d75c:	00ad      	lsls	r5, r5, #2
 800d75e:	58e9      	ldr	r1, [r5, r3]
 800d760:	f7f3 fab8 	bl	8000cd4 <__aeabi_fsub>
 800d764:	1c21      	adds	r1, r4, #0
 800d766:	f7f3 fab5 	bl	8000cd4 <__aeabi_fsub>
 800d76a:	4b1d      	ldr	r3, [pc, #116]	; (800d7e0 <atanf+0x228>)
 800d76c:	1c01      	adds	r1, r0, #0
 800d76e:	58e8      	ldr	r0, [r5, r3]
 800d770:	f7f3 fab0 	bl	8000cd4 <__aeabi_fsub>
 800d774:	9b01      	ldr	r3, [sp, #4]
 800d776:	1c04      	adds	r4, r0, #0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	db00      	blt.n	800d77e <atanf+0x1c6>
 800d77c:	e732      	b.n	800d5e4 <atanf+0x2c>
 800d77e:	2380      	movs	r3, #128	; 0x80
 800d780:	061b      	lsls	r3, r3, #24
 800d782:	18c4      	adds	r4, r0, r3
 800d784:	e72e      	b.n	800d5e4 <atanf+0x2c>
 800d786:	4c17      	ldr	r4, [pc, #92]	; (800d7e4 <atanf+0x22c>)
 800d788:	e72c      	b.n	800d5e4 <atanf+0x2c>
 800d78a:	46c0      	nop			; (mov r8, r8)
 800d78c:	507fffff 	.word	0x507fffff
 800d790:	bfc90fdb 	.word	0xbfc90fdb
 800d794:	3edfffff 	.word	0x3edfffff
 800d798:	30ffffff 	.word	0x30ffffff
 800d79c:	7149f2ca 	.word	0x7149f2ca
 800d7a0:	3f97ffff 	.word	0x3f97ffff
 800d7a4:	3f2fffff 	.word	0x3f2fffff
 800d7a8:	3c8569d7 	.word	0x3c8569d7
 800d7ac:	3d4bda59 	.word	0x3d4bda59
 800d7b0:	3d886b35 	.word	0x3d886b35
 800d7b4:	3dba2e6e 	.word	0x3dba2e6e
 800d7b8:	3e124925 	.word	0x3e124925
 800d7bc:	3eaaaaab 	.word	0x3eaaaaab
 800d7c0:	bd15a221 	.word	0xbd15a221
 800d7c4:	3d6ef16b 	.word	0x3d6ef16b
 800d7c8:	3d9d8795 	.word	0x3d9d8795
 800d7cc:	3de38e38 	.word	0x3de38e38
 800d7d0:	3e4ccccd 	.word	0x3e4ccccd
 800d7d4:	401bffff 	.word	0x401bffff
 800d7d8:	bf800000 	.word	0xbf800000
 800d7dc:	0800e440 	.word	0x0800e440
 800d7e0:	0800e430 	.word	0x0800e430
 800d7e4:	3fc90fdb 	.word	0x3fc90fdb

0800d7e8 <fabsf>:
 800d7e8:	0040      	lsls	r0, r0, #1
 800d7ea:	0840      	lsrs	r0, r0, #1
 800d7ec:	4770      	bx	lr
	...

0800d7f0 <scalbnf>:
 800d7f0:	0043      	lsls	r3, r0, #1
 800d7f2:	b570      	push	{r4, r5, r6, lr}
 800d7f4:	0002      	movs	r2, r0
 800d7f6:	000c      	movs	r4, r1
 800d7f8:	0859      	lsrs	r1, r3, #1
 800d7fa:	d005      	beq.n	800d808 <scalbnf+0x18>
 800d7fc:	4d1e      	ldr	r5, [pc, #120]	; (800d878 <scalbnf+0x88>)
 800d7fe:	42a9      	cmp	r1, r5
 800d800:	d903      	bls.n	800d80a <scalbnf+0x1a>
 800d802:	1c01      	adds	r1, r0, #0
 800d804:	f7f2 fdc4 	bl	8000390 <__aeabi_fadd>
 800d808:	bd70      	pop	{r4, r5, r6, pc}
 800d80a:	4d1c      	ldr	r5, [pc, #112]	; (800d87c <scalbnf+0x8c>)
 800d80c:	42a9      	cmp	r1, r5
 800d80e:	d815      	bhi.n	800d83c <scalbnf+0x4c>
 800d810:	2198      	movs	r1, #152	; 0x98
 800d812:	05c9      	lsls	r1, r1, #23
 800d814:	f7f3 f93e 	bl	8000a94 <__aeabi_fmul>
 800d818:	4b19      	ldr	r3, [pc, #100]	; (800d880 <scalbnf+0x90>)
 800d81a:	429c      	cmp	r4, r3
 800d81c:	db21      	blt.n	800d862 <scalbnf+0x72>
 800d81e:	0002      	movs	r2, r0
 800d820:	15c3      	asrs	r3, r0, #23
 800d822:	b2db      	uxtb	r3, r3
 800d824:	3b19      	subs	r3, #25
 800d826:	191b      	adds	r3, r3, r4
 800d828:	1c01      	adds	r1, r0, #0
 800d82a:	2bfe      	cmp	r3, #254	; 0xfe
 800d82c:	dc0f      	bgt.n	800d84e <scalbnf+0x5e>
 800d82e:	2b00      	cmp	r3, #0
 800d830:	dd06      	ble.n	800d840 <scalbnf+0x50>
 800d832:	4814      	ldr	r0, [pc, #80]	; (800d884 <scalbnf+0x94>)
 800d834:	05db      	lsls	r3, r3, #23
 800d836:	4010      	ands	r0, r2
 800d838:	4318      	orrs	r0, r3
 800d83a:	e7e5      	b.n	800d808 <scalbnf+0x18>
 800d83c:	0e1b      	lsrs	r3, r3, #24
 800d83e:	e7f2      	b.n	800d826 <scalbnf+0x36>
 800d840:	0019      	movs	r1, r3
 800d842:	3116      	adds	r1, #22
 800d844:	da0f      	bge.n	800d866 <scalbnf+0x76>
 800d846:	4b10      	ldr	r3, [pc, #64]	; (800d888 <scalbnf+0x98>)
 800d848:	1c01      	adds	r1, r0, #0
 800d84a:	429c      	cmp	r4, r3
 800d84c:	dd06      	ble.n	800d85c <scalbnf+0x6c>
 800d84e:	480f      	ldr	r0, [pc, #60]	; (800d88c <scalbnf+0x9c>)
 800d850:	f000 f820 	bl	800d894 <copysignf>
 800d854:	490d      	ldr	r1, [pc, #52]	; (800d88c <scalbnf+0x9c>)
 800d856:	f7f3 f91d 	bl	8000a94 <__aeabi_fmul>
 800d85a:	e7d5      	b.n	800d808 <scalbnf+0x18>
 800d85c:	480c      	ldr	r0, [pc, #48]	; (800d890 <scalbnf+0xa0>)
 800d85e:	f000 f819 	bl	800d894 <copysignf>
 800d862:	490b      	ldr	r1, [pc, #44]	; (800d890 <scalbnf+0xa0>)
 800d864:	e7f7      	b.n	800d856 <scalbnf+0x66>
 800d866:	21cc      	movs	r1, #204	; 0xcc
 800d868:	4806      	ldr	r0, [pc, #24]	; (800d884 <scalbnf+0x94>)
 800d86a:	3319      	adds	r3, #25
 800d86c:	05db      	lsls	r3, r3, #23
 800d86e:	4010      	ands	r0, r2
 800d870:	4318      	orrs	r0, r3
 800d872:	0589      	lsls	r1, r1, #22
 800d874:	e7ef      	b.n	800d856 <scalbnf+0x66>
 800d876:	46c0      	nop			; (mov r8, r8)
 800d878:	7f7fffff 	.word	0x7f7fffff
 800d87c:	007fffff 	.word	0x007fffff
 800d880:	ffff3cb0 	.word	0xffff3cb0
 800d884:	807fffff 	.word	0x807fffff
 800d888:	0000c350 	.word	0x0000c350
 800d88c:	7149f2ca 	.word	0x7149f2ca
 800d890:	0da24260 	.word	0x0da24260

0800d894 <copysignf>:
 800d894:	0040      	lsls	r0, r0, #1
 800d896:	0fc9      	lsrs	r1, r1, #31
 800d898:	07c9      	lsls	r1, r1, #31
 800d89a:	0840      	lsrs	r0, r0, #1
 800d89c:	4308      	orrs	r0, r1
 800d89e:	4770      	bx	lr

0800d8a0 <__errno>:
 800d8a0:	4b01      	ldr	r3, [pc, #4]	; (800d8a8 <__errno+0x8>)
 800d8a2:	6818      	ldr	r0, [r3, #0]
 800d8a4:	4770      	bx	lr
 800d8a6:	46c0      	nop			; (mov r8, r8)
 800d8a8:	20000014 	.word	0x20000014

0800d8ac <_init>:
 800d8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ae:	46c0      	nop			; (mov r8, r8)
 800d8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8b2:	bc08      	pop	{r3}
 800d8b4:	469e      	mov	lr, r3
 800d8b6:	4770      	bx	lr

0800d8b8 <_fini>:
 800d8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ba:	46c0      	nop			; (mov r8, r8)
 800d8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8be:	bc08      	pop	{r3}
 800d8c0:	469e      	mov	lr, r3
 800d8c2:	4770      	bx	lr
