<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.4.1.213.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 25 18:00:15 2016

/usr/local/diamond/3.4_x64/ispfpga/bin/lin64/par -f Uniboard_verilog_impl1.p2t
Uniboard_verilog_impl1_map.ncd Uniboard_verilog_impl1.dir
Uniboard_verilog_impl1.prf -gui -msgset
/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/promote.xml


Preference file: Uniboard_verilog_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/      Number      Worst       Timing      Worst       Timing      Run         NCD
Cost [ncd]  Unrouted    Slack       Score       Slack(hold) Score(hold) Time        Status
----------  --------    -----       ------      ----------- ----------- -----       ------
5_1   *     0           60.408      0           0.020       0           50          Complete        


* : Design saved.

Total (real) run time for 1-seed: 50 secs 

par done!

Lattice Place and Route Report for Design &quot;Uniboard_verilog_impl1_map.ncd&quot;
Mon Apr 25 18:00:15 2016


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.4.1.213.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Uniboard_verilog_impl1_map.ncd Uniboard_verilog_impl1.dir/5_1.ncd Uniboard_verilog_impl1.prf
Preference file: Uniboard_verilog_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Uniboard_verilog_impl1_map.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application par from file &apos;xo2c7000.nph&apos; in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)   68+4(JTAG)/336     21% used
                  68+4(JTAG)/115     63% bonded
   IOLOGIC           15/336           4% used

   SLICE           1765/3432         51% used



Number of Signals: 5083
Number of Connections: 13128

Pin Constraint Summary:
   68 out of 68 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    debug_c_c (driver: clk_12MHz, clk load #: 1015)


The following 8 signals are selected to use the secondary clock routing resources:
    n31511 (driver: SLICE_1537, clk load #: 0, sr load #: 189, ce load #: 0)
    qreset (driver: SLICE_1583, clk load #: 0, sr load #: 32, ce load #: 32)
    n33386 (driver: SLICE_1834, clk load #: 0, sr load #: 0, ce load #: 35)
    n2857 (driver: SLICE_1590, clk load #: 0, sr load #: 0, ce load #: 34)
    n15086 (driver: SLICE_1840, clk load #: 0, sr load #: 0, ce load #: 34)
    n14650 (driver: SLICE_1602, clk load #: 0, sr load #: 0, ce load #: 34)
    n2846 (driver: protocol_interface/SLICE_1772, clk load #: 0, sr load #: 0, ce load #: 34)
    n31409 (driver: SLICE_1577, clk load #: 0, sr load #: 17, ce load #: 16)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 5 secs 

Starting Placer Phase 1.
........................
Placer score = 864912.
Finished Placer Phase 1.  REAL time: 23 secs 

Starting Placer Phase 2.
.
Placer score =  851291
Finished Placer Phase 2.  REAL time: 24 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY &quot;debug_c_c&quot; from comp &quot;clk_12MHz&quot; on CLK_PIN site &quot;128 (PT18A)&quot;, clk load = 1015
  SECONDARY &quot;n31511&quot; from F1 on comp &quot;SLICE_1537&quot; on site &quot;R21C20B&quot;, clk load = 0, ce load = 0, sr load = 189
  SECONDARY &quot;qreset&quot; from F0 on comp &quot;SLICE_1583&quot; on site &quot;R21C20A&quot;, clk load = 0, ce load = 32, sr load = 32
  SECONDARY &quot;n33386&quot; from F1 on comp &quot;SLICE_1834&quot; on site &quot;R21C18C&quot;, clk load = 0, ce load = 35, sr load = 0
  SECONDARY &quot;n2857&quot; from F0 on comp &quot;SLICE_1590&quot; on site &quot;R14C20B&quot;, clk load = 0, ce load = 34, sr load = 0
  SECONDARY &quot;n15086&quot; from F1 on comp &quot;SLICE_1840&quot; on site &quot;R14C20D&quot;, clk load = 0, ce load = 34, sr load = 0
  SECONDARY &quot;n14650&quot; from F0 on comp &quot;SLICE_1602&quot; on site &quot;R14C20C&quot;, clk load = 0, ce load = 34, sr load = 0
  SECONDARY &quot;n2846&quot; from F0 on comp &quot;protocol_interface/SLICE_1772&quot; on site &quot;R14C20A&quot;, clk load = 0, ce load = 34, sr load = 0
  SECONDARY &quot;n31409&quot; from F0 on comp &quot;SLICE_1577&quot; on site &quot;R14C18B&quot;, clk load = 0, ce load = 16, sr load = 17

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.




I/O Usage Summary (final):
   68 + 4(JTAG) out of 336 (21.4%) PIO sites used.
   68 + 4(JTAG) out of 115 (62.6%) bonded PIO sites used.
   Number of PIO comps: 68; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 14 / 28 ( 50%) | 2.5V       | -         |
| 1        | 26 / 29 ( 89%) | 2.5V       | -         |
| 2        | 25 / 29 ( 86%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 3 / 10 ( 30%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 24 secs 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.

0 connections routed; 13128 unrouted.
Starting router resource preassignment

WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=select[7] loads=12 clock_loads=9
   Signal=\motor_serial/sserial/sender/bclk loads=8 clock_loads=8
   Signal=\protocol_interface/uart_output/bclk loads=9 clock_loads=9

Completed router resource preassignment. Real time: 28 secs 

Start NBR router at Mon Apr 25 18:00:43 PDT 2016

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Mon Apr 25 18:00:44 PDT 2016

Start NBR section for initial routing at Mon Apr 25 18:00:44 PDT 2016
Level 4, iteration 1
431(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 62.805ns/0.000ns; real time: 32 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Mon Apr 25 18:00:47 PDT 2016
Level 4, iteration 1
189(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 61.152ns/0.000ns; real time: 33 secs 
Level 4, iteration 2
92(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.414ns/0.000ns; real time: 33 secs 
Level 4, iteration 3
40(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.414ns/0.000ns; real time: 34 secs 
Level 4, iteration 4
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.414ns/0.000ns; real time: 34 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.408ns/0.000ns; real time: 34 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.408ns/0.000ns; real time: 34 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Mon Apr 25 18:00:49 PDT 2016
WARNING - par: Cannot fix hold timing violation(-0.052ns with flag 0/1/1) at conn (SLICE_1217:F0 -&gt; SLICE_1217:DI0) in signal n176.
WARNING - par: Cannot fix hold timing violation(-0.631ns with flag 0/1/1) at conn (rc_receiver/SLICE_1221:OFX0 -&gt; rc_receiver/SLICE_1221:FXB) in signal rc_receiver/n30778.
WARNING - par: Cannot fix hold timing violation(-0.379ns with flag 0/1/1) at conn (rc_receiver/i22955/SLICE_1542:OFX0 -&gt; rc_receiver/SLICE_1219:FXA) in signal rc_receiver/n31320.
WARNING - par: Cannot fix hold timing violation(-0.376ns with flag 0/1/1) at conn (rc_receiver/SLICE_1219:OFX0 -&gt; rc_receiver/SLICE_1219:FXB) in signal rc_receiver/n31317.
WARNING - par: Cannot fix hold timing violation(-0.379ns with flag 0/1/1) at conn (rc_receiver/SLICE_1219:OFX1 -&gt; rc_receiver/SLICE_1219:DI1) in signal rc_receiver/n31321.
WARNING - par: Cannot fix hold timing violation(-0.783ns with flag 0/1/1) at conn (rc_receiver/i22946/SLICE_1543:OFX0 -&gt; rc_receiver/SLICE_1222:FXA) in signal rc_receiver/n31308.
WARNING - par: Cannot fix hold timing violation(-0.700ns with flag 0/1/1) at conn (rc_receiver/SLICE_1222:OFX0 -&gt; rc_receiver/SLICE_1222:FXB) in signal rc_receiver/n31305.
WARNING - par: Cannot fix hold timing violation(-0.783ns with flag 0/1/1) at conn (rc_receiver/SLICE_1222:OFX1 -&gt; rc_receiver/SLICE_1222:DI1) in signal rc_receiver/n31309.
WARNING - par: Cannot fix hold timing violation(-0.376ns with flag 0/1/1) at conn (rc_receiver/SLICE_1218:OFX1 -&gt; rc_receiver/SLICE_1218:DI1) in signal rc_receiver/n30890.
WARNING - par: Cannot fix hold timing violation(-0.379ns with flag 0/1/1) at conn (rc_receiver/SLICE_1220:OFX1 -&gt; rc_receiver/SLICE_1220:DI1) in signal rc_receiver/n30843.
WARNING - par: Cannot fix hold timing violation(-0.631ns with flag 0/1/1) at conn (rc_receiver/SLICE_1221:OFX1 -&gt; rc_receiver/SLICE_1221:DI1) in signal rc_receiver/n30782.
WARNING - par: Cannot fix hold timing violation(-0.554ns with flag 0/1/1) at conn (rc_receiver/SLICE_1223:OFX1 -&gt; rc_receiver/SLICE_1223:DI1) in signal rc_receiver/n30338.
WARNING - par: Cannot fix hold timing violation(-0.783ns with flag 0/1/1) at conn (rc_receiver/SLICE_1224:OFX1 -&gt; rc_receiver/SLICE_1224:DI1) in signal rc_receiver/n30821.
WARNING - par: Cannot fix hold timing violation(-0.783ns with flag 0/1/1) at conn (rc_receiver/SLICE_1225:OFX1 -&gt; rc_receiver/SLICE_1225:DI1) in signal rc_receiver/n31159.
WARNING - par: Cannot fix hold timing violation(-0.541ns with flag 0/1/1) at conn (rc_receiver/i22580/SLICE_1545:OFX0 -&gt; rc_receiver/SLICE_1223:FXA) in signal rc_receiver/n30337.
WARNING - par: Cannot fix hold timing violation(-0.554ns with flag 0/1/1) at conn (rc_receiver/SLICE_1223:OFX0 -&gt; rc_receiver/SLICE_1223:FXB) in signal rc_receiver/n30334.
WARNING - par: Cannot fix hold timing violation(-0.662ns with flag 0/1/1) at conn (rc_receiver/i22872/SLICE_1544:OFX0 -&gt; rc_receiver/SLICE_1225:FXA) in signal rc_receiver/n31158.
WARNING - par: Cannot fix hold timing violation(-0.783ns with flag 0/1/1) at conn (rc_receiver/SLICE_1225:OFX0 -&gt; rc_receiver/SLICE_1225:FXB) in signal rc_receiver/n31155.
WARNING - par: Cannot fix hold timing violation(-0.351ns with flag 0/1/1) at conn (rc_receiver/i22749/SLICE_1546:OFX0 -&gt; rc_receiver/SLICE_1218:FXA) in signal rc_receiver/n30889.
WARNING - par: Cannot fix hold timing violation(-0.376ns with flag 0/1/1) at conn (rc_receiver/SLICE_1218:OFX0 -&gt; rc_receiver/SLICE_1218:FXB) in signal rc_receiver/n30886.
WARNING - par: Cannot fix hold timing violation(-0.357ns with flag 0/1/1) at conn (rc_receiver/i22716/SLICE_1547:OFX0 -&gt; rc_receiver/SLICE_1220:FXA) in signal rc_receiver/n30842.
WARNING - par: Cannot fix hold timing violation(-0.379ns with flag 0/1/1) at conn (rc_receiver/SLICE_1220:OFX0 -&gt; rc_receiver/SLICE_1220:FXB) in signal rc_receiver/n30839.
WARNING - par: Cannot fix hold timing violation(-0.709ns with flag 0/1/1) at conn (rc_receiver/i22701/SLICE_1548:OFX0 -&gt; rc_receiver/SLICE_1224:FXA) in signal rc_receiver/n30820.
. . .
----------------------------------
Info: Total 27 connections where the hold timing errors associated cannot be fixed.

Level 4, iteration 0
Level 4, iteration 1
6(0.00%) conflicts; 2(0.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;hold &gt;: 0.015ns/0.000ns; real time: 44 secs 
Level 4, iteration 2
0(0.00%) conflict; 3(0.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;hold &gt;: 0.015ns/0.000ns; real time: 45 secs 
Level 4, iteration 0
0(0.00%) conflict; 3(0.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.388ns/0.000ns; real time: 45 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.388ns/0.000ns; real time: 45 secs 

Start NBR section for re-routing at Mon Apr 25 18:01:01 PDT 2016
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 60.408ns/0.000ns; real time: 46 secs 

Start NBR section for post-routing at Mon Apr 25 18:01:01 PDT 2016

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 60.408ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=select[7] loads=12 clock_loads=9
   Signal=\motor_serial/sserial/sender/bclk loads=8 clock_loads=8
   Signal=\protocol_interface/uart_output/bclk loads=9 clock_loads=9

Total CPU time 49 secs 
Total REAL time: 49 secs 
Completely routed.
End of route.  13128 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 60.408
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.020
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 50 secs 
Total REAL time to completion: 50 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
