 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:50:52 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[8] (input port clocked by clk)
  Endpoint: mac_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  in_b[8] (in)                            0.000      0.000 r
  U381/ZN (AND2_X2)                       0.053      0.053 r
  U346/ZN (OAI21_X1)                      0.035      0.088 f
  U385/ZN (OAI211_X1)                     0.060      0.148 r
  U386/ZN (INV_X1)                        0.027      0.176 f
  U266/ZN (OAI211_X1)                     0.075      0.250 r
  U399/ZN (AND2_X2)                       0.078      0.328 r
  U516/ZN (NOR2_X1)                       0.037      0.365 f
  U206/ZN (OR2_X1)                        0.056      0.421 f
  U517/ZN (NAND2_X1)                      0.030      0.451 r
  U529/ZN (AND2_X1)                       0.041      0.491 r
  U532/ZN (NAND4_X1)                      0.054      0.546 f
  U267/ZN (AND4_X2)                       0.081      0.627 f
  U296/Z (MUX2_X1)                        0.088      0.715 r
  U294/ZN (NOR2_X1)                       0.029      0.743 f
  U275/ZN (OR2_X1)                        0.060      0.803 f
  U269/ZN (AND2_X1)                       0.044      0.847 f
  U551/ZN (XNOR2_X1)                      0.066      0.913 f
  U221/ZN (AND2_X2)                       0.053      0.967 f
  U569/ZN (AND2_X1)                       0.041      1.007 f
  U625/ZN (OAI21_X1)                      0.052      1.060 r
  U322/ZN (AND2_X1)                       0.056      1.116 r
  U238/ZN (OR2_X2)                        0.050      1.166 r
  U315/ZN (OAI211_X1)                     0.056      1.222 f
  U709/ZN (AOI21_X1)                      0.053      1.276 r
  U710/ZN (XNOR2_X1)                      0.069      1.345 r
  U354/ZN (NOR2_X1)                       0.027      1.371 f
  U716/ZN (OR2_X1)                        0.048      1.419 f
  mac_out[6] (out)                        0.002      1.421 f
  data arrival time                                  1.421

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.421
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.421


1
