encoder_decoder_sim_axi_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ip/encoder_decoder_sim_axi_vip_0_0/sim/encoder_decoder_sim_axi_vip_0_0_pkg.sv,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
encoder_decoder_sim_axi_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ip/encoder_decoder_sim_axi_vip_0_0/sim/encoder_decoder_sim_axi_vip_0_0.sv,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
encoder_decoder_sim_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ip/encoder_decoder_sim_clk_wiz_0_0/encoder_decoder_sim_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
encoder_decoder_sim_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ip/encoder_decoder_sim_clk_wiz_0_0/encoder_decoder_sim_clk_wiz_0_0.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
axi_spi_interface_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/9b9a/hdl/axi_spi_interface_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
spi_driver.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/9b9a/src/spi_driver.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
axi_spi_interface_v1_0.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/9b9a/hdl/axi_spi_interface_v1_0.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
encoder_decoder_sim_axi_spi_interface_0_0.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ip/encoder_decoder_sim_axi_spi_interface_0_0/sim/encoder_decoder_sim_axi_spi_interface_0_0.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
control.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/d147/src/control.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
hamming.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/d147/src/hamming.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
reg_bank.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/d147/src/reg_bank.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
spi_slave.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/d147/src/spi_slave.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
decoder_top.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ipshared/d147/src/decoder_top.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
encoder_decoder_sim_decoder_top_v3_0_0.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/ip/encoder_decoder_sim_decoder_top_v3_0_0/sim/encoder_decoder_sim_decoder_top_v3_0_0.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
encoder_decoder_sim.v,verilog,xil_defaultlib,../../../bd/encoder_decoder_sim/sim/encoder_decoder_sim.v,incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="$ref_dir/../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/ec67/hdl"incdir="../../../../encoder_board.gen/sources_1/bd/encoder_decoder_sim/ipshared/4e49"
glbl.v,Verilog,xil_defaultlib,glbl.v
