<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>lancereg.h source code [netbsd/sys/dev/ic/lancereg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/lancereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='lancereg.h.html'>lancereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: lancereg.h,v 1.13 2008/04/28 20:23:50 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998, 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Charles M. Hannum and Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*-</i></td></tr>
<tr><th id="33">33</th><td><i> * Copyright (c) 1992, 1993</i></td></tr>
<tr><th id="34">34</th><td><i> *	The Regents of the University of California.  All rights reserved.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * This code is derived from software contributed to Berkeley by</i></td></tr>
<tr><th id="37">37</th><td><i> * Ralph Campbell and Rick Macklem.</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="40">40</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="41">41</th><td><i> * are met:</i></td></tr>
<tr><th id="42">42</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="43">43</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="44">44</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="45">45</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="46">46</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="47">47</th><td><i> * 3. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="48">48</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="49">49</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="52">52</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="53">53</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="54">54</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="55">55</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="56">56</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="57">57</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="58">58</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="59">59</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="60">60</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="61">61</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="62">62</th><td><i> *</i></td></tr>
<tr><th id="63">63</th><td><i> *	@(#)if_lereg.h	8.1 (Berkeley) 6/10/93</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/*</i></td></tr>
<tr><th id="67">67</th><td><i> * Register description for the following Advanced Micro Devices</i></td></tr>
<tr><th id="68">68</th><td><i> * Ethernet chips:</i></td></tr>
<tr><th id="69">69</th><td><i> *</i></td></tr>
<tr><th id="70">70</th><td><i> *	- Am7990 Local Area Network Controller for Ethernet (LANCE)</i></td></tr>
<tr><th id="71">71</th><td><i> *	  (and its descendent Am79c90 C-LANCE).</i></td></tr>
<tr><th id="72">72</th><td><i> *</i></td></tr>
<tr><th id="73">73</th><td><i> *	- Am79c900 Integrated Local Area Communications Controller (ILACC)</i></td></tr>
<tr><th id="74">74</th><td><i> *</i></td></tr>
<tr><th id="75">75</th><td><i> *	- Am79c960 PCnet-ISA Single-Chip Ethernet Controller for ISA</i></td></tr>
<tr><th id="76">76</th><td><i> *</i></td></tr>
<tr><th id="77">77</th><td><i> *	- Am79c961 PCnet-ISA+ Jumperless Single-Chip Ethernet Controller</i></td></tr>
<tr><th id="78">78</th><td><i> *	  for ISA</i></td></tr>
<tr><th id="79">79</th><td><i> *</i></td></tr>
<tr><th id="80">80</th><td><i> *	- Am79c961A PCnet-ISA II Jumperless Full-Duplex Single-Chip</i></td></tr>
<tr><th id="81">81</th><td><i> *	  Ethernet Controller for ISA</i></td></tr>
<tr><th id="82">82</th><td><i> *</i></td></tr>
<tr><th id="83">83</th><td><i> *	- Am79c965A PCnet-32 Single-Chip 32-bit Ethernet Controller</i></td></tr>
<tr><th id="84">84</th><td><i> *	  (for VESA and 486 local busses)</i></td></tr>
<tr><th id="85">85</th><td><i> *</i></td></tr>
<tr><th id="86">86</th><td><i> *	- Am79c970 PCnet-PCI Single-Chip Ethernet Controller for PCI</i></td></tr>
<tr><th id="87">87</th><td><i> *	  Local Bus</i></td></tr>
<tr><th id="88">88</th><td><i> *</i></td></tr>
<tr><th id="89">89</th><td><i> *	- Am79c970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller</i></td></tr>
<tr><th id="90">90</th><td><i> *	  for PCI Local Bus</i></td></tr>
<tr><th id="91">91</th><td><i> *</i></td></tr>
<tr><th id="92">92</th><td><i> *	- Am79c971 PCnet-FAST Single-Chip Full-Duplex 10/100Mbps</i></td></tr>
<tr><th id="93">93</th><td><i> *	  Ethernet Controller for PCI Local Bus</i></td></tr>
<tr><th id="94">94</th><td><i> *</i></td></tr>
<tr><th id="95">95</th><td><i> *	- Am79c972 PCnet-FAST+ Enhanced 10/100Mbps PCI Ethernet Controller</i></td></tr>
<tr><th id="96">96</th><td><i> *	  with OnNow Support</i></td></tr>
<tr><th id="97">97</th><td><i> *</i></td></tr>
<tr><th id="98">98</th><td><i> *	- Am79c973/Am79c975 PCnet-FAST III Single-Chip 10/100Mbps PCI</i></td></tr>
<tr><th id="99">99</th><td><i> *	  Ethernet Controller with Integrated PHY</i></td></tr>
<tr><th id="100">100</th><td><i> *</i></td></tr>
<tr><th id="101">101</th><td><i> *	- Am79c978 PCnet-Home Single-Chip 1/10 Mbps PCI Home</i></td></tr>
<tr><th id="102">102</th><td><i> *	  Networking Controller.</i></td></tr>
<tr><th id="103">103</th><td><i> *</i></td></tr>
<tr><th id="104">104</th><td><i> * Initialization block, transmit descriptor, and receive descriptor</i></td></tr>
<tr><th id="105">105</th><td><i> * formats are described in two separate files:</i></td></tr>
<tr><th id="106">106</th><td><i> *</i></td></tr>
<tr><th id="107">107</th><td><i> *	16-bit software model (LANCE)		am7990reg.h</i></td></tr>
<tr><th id="108">108</th><td><i> *</i></td></tr>
<tr><th id="109">109</th><td><i> *	32-bit software model (ILACC)		am79900reg.h</i></td></tr>
<tr><th id="110">110</th><td><i> *</i></td></tr>
<tr><th id="111">111</th><td><i> * Note that the vast majority of the registers described in this file</i></td></tr>
<tr><th id="112">112</th><td><i> * belong to follow-on chips to the original LANCE.  Only CSR0-CSR3 are</i></td></tr>
<tr><th id="113">113</th><td><i> * valid on the LANCE.</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/LEBLEN" data-ref="_M/LEBLEN">LEBLEN</dfn>		1536	/* ETHERMTU + header + CRC */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/LEMINSIZE" data-ref="_M/LEMINSIZE">LEMINSIZE</dfn>	60	/* should be 64 if mode DTCR is set */</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/LE_INITADDR" data-ref="_M/LE_INITADDR">LE_INITADDR</dfn>(sc)		(sc-&gt;sc_initaddr)</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/LE_RMDADDR" data-ref="_M/LE_RMDADDR">LE_RMDADDR</dfn>(sc, bix)	(sc-&gt;sc_rmdaddr + sizeof(struct lermd) * (bix))</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/LE_TMDADDR" data-ref="_M/LE_TMDADDR">LE_TMDADDR</dfn>(sc, bix)	(sc-&gt;sc_tmdaddr + sizeof(struct letmd) * (bix))</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/LE_RBUFADDR" data-ref="_M/LE_RBUFADDR">LE_RBUFADDR</dfn>(sc, bix)	(sc-&gt;sc_rbufaddr[bix])</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/LE_TBUFADDR" data-ref="_M/LE_TBUFADDR">LE_TBUFADDR</dfn>(sc, bix)	(sc-&gt;sc_tbufaddr[bix])</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/*</i></td></tr>
<tr><th id="126">126</th><td><i> * The byte count fields in descriptors are in two's complement.</i></td></tr>
<tr><th id="127">127</th><td><i> * This macro does the conversion for us on unsigned numbers.</i></td></tr>
<tr><th id="128">128</th><td><i> */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/LE_BCNT" data-ref="_M/LE_BCNT">LE_BCNT</dfn>(x)	(~(x) + 1)</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/*</i></td></tr>
<tr><th id="132">132</th><td><i> * Control and Status Register addresses</i></td></tr>
<tr><th id="133">133</th><td><i> */</i></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR0" data-ref="_M/LE_CSR0">LE_CSR0</dfn>		0x0000		/* Control and status register */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR1" data-ref="_M/LE_CSR1">LE_CSR1</dfn>		0x0001		/* low address of init block */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR2" data-ref="_M/LE_CSR2">LE_CSR2</dfn>		0x0002		/* high address of init block */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR3" data-ref="_M/LE_CSR3">LE_CSR3</dfn>		0x0003		/* Bus master and control */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR4" data-ref="_M/LE_CSR4">LE_CSR4</dfn>		0x0004		/* Test and features control */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR5" data-ref="_M/LE_CSR5">LE_CSR5</dfn>		0x0005		/* Extended control and Interrupt 1 */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR6" data-ref="_M/LE_CSR6">LE_CSR6</dfn>		0x0006		/* Rx/Tx Descriptor table length */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR7" data-ref="_M/LE_CSR7">LE_CSR7</dfn>		0x0007		/* Extended control and interrupt 2 */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR8" data-ref="_M/LE_CSR8">LE_CSR8</dfn>		0x0008		/* Logical Address Filter 0 */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR9" data-ref="_M/LE_CSR9">LE_CSR9</dfn>		0x0009		/* Logical Address Filter 1 */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR10" data-ref="_M/LE_CSR10">LE_CSR10</dfn>	0x000a		/* Logical Address Filter 2 */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR11" data-ref="_M/LE_CSR11">LE_CSR11</dfn>	0x000b		/* Logical Address Filter 3 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR12" data-ref="_M/LE_CSR12">LE_CSR12</dfn>	0x000c		/* Physical Address 0 */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR13" data-ref="_M/LE_CSR13">LE_CSR13</dfn>	0x000d		/* Physical Address 1 */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR14" data-ref="_M/LE_CSR14">LE_CSR14</dfn>	0x000e		/* Physical Address 2 */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR15" data-ref="_M/LE_CSR15">LE_CSR15</dfn>	0x000f		/* Mode */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR16" data-ref="_M/LE_CSR16">LE_CSR16</dfn>	0x0010		/* Initialization Block addr lower */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR17" data-ref="_M/LE_CSR17">LE_CSR17</dfn>	0x0011		/* Initialization Block addr upper */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR18" data-ref="_M/LE_CSR18">LE_CSR18</dfn>	0x0012		/* Current Rx Buffer addr lower */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR19" data-ref="_M/LE_CSR19">LE_CSR19</dfn>	0x0013		/* Current Rx Buffer addr upper */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR20" data-ref="_M/LE_CSR20">LE_CSR20</dfn>	0x0014		/* Current Tx Buffer addr lower */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR21" data-ref="_M/LE_CSR21">LE_CSR21</dfn>	0x0015		/* Current Tx Buffer addr upper */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR22" data-ref="_M/LE_CSR22">LE_CSR22</dfn>	0x0016		/* Next Rx Buffer addr lower */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR23" data-ref="_M/LE_CSR23">LE_CSR23</dfn>	0x0017		/* Next Rx Buffer addr upper */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR24" data-ref="_M/LE_CSR24">LE_CSR24</dfn>	0x0018		/* Base addr of Rx ring lower */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR25" data-ref="_M/LE_CSR25">LE_CSR25</dfn>	0x0019		/* Base addr of Rx ring upper */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR26" data-ref="_M/LE_CSR26">LE_CSR26</dfn>	0x001a		/* Next Rx Desc addr lower */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR27" data-ref="_M/LE_CSR27">LE_CSR27</dfn>	0x001b		/* Next Rx Desc addr upper */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR28" data-ref="_M/LE_CSR28">LE_CSR28</dfn>	0x001c		/* Current Rx Desc addr lower */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR29" data-ref="_M/LE_CSR29">LE_CSR29</dfn>	0x001d		/* Current Rx Desc addr upper */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR30" data-ref="_M/LE_CSR30">LE_CSR30</dfn>	0x001e		/* Base addr of Tx ring lower */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR31" data-ref="_M/LE_CSR31">LE_CSR31</dfn>	0x001f		/* Base addr of Tx ring upper */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR32" data-ref="_M/LE_CSR32">LE_CSR32</dfn>	0x0020		/* Next Tx Desc addr lower */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR33" data-ref="_M/LE_CSR33">LE_CSR33</dfn>	0x0021		/* Next Tx Desc addr upper */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR34" data-ref="_M/LE_CSR34">LE_CSR34</dfn>	0x0022		/* Current Tx Desc addr lower */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR35" data-ref="_M/LE_CSR35">LE_CSR35</dfn>	0x0023		/* Current Tx Desc addr upper */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR36" data-ref="_M/LE_CSR36">LE_CSR36</dfn>	0x0024		/* Next Next Rx Desc addr lower */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR37" data-ref="_M/LE_CSR37">LE_CSR37</dfn>	0x0025		/* Next Next Rx Desc addr upper */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR38" data-ref="_M/LE_CSR38">LE_CSR38</dfn>	0x0026		/* Next Next Tx Desc addr lower */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR39" data-ref="_M/LE_CSR39">LE_CSR39</dfn>	0x0027		/* Next Next Tx Desc adddr upper */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR40" data-ref="_M/LE_CSR40">LE_CSR40</dfn>	0x0028		/* Current Rx Byte Count */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR41" data-ref="_M/LE_CSR41">LE_CSR41</dfn>	0x0029		/* Current Rx Status */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR42" data-ref="_M/LE_CSR42">LE_CSR42</dfn>	0x002a		/* Current Tx Byte Count */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR43" data-ref="_M/LE_CSR43">LE_CSR43</dfn>	0x002b		/* Current Tx Status */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR44" data-ref="_M/LE_CSR44">LE_CSR44</dfn>	0x002c		/* Next Rx Byte Count */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR45" data-ref="_M/LE_CSR45">LE_CSR45</dfn>	0x002d		/* Next Rx Status */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR46" data-ref="_M/LE_CSR46">LE_CSR46</dfn>	0x002e		/* Tx Poll Time Counter */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR47" data-ref="_M/LE_CSR47">LE_CSR47</dfn>	0x002f		/* Tx Polling Interval */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR48" data-ref="_M/LE_CSR48">LE_CSR48</dfn>	0x0030		/* Rx Poll Time Counter */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR49" data-ref="_M/LE_CSR49">LE_CSR49</dfn>	0x0031		/* Rx Polling Interval */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR58" data-ref="_M/LE_CSR58">LE_CSR58</dfn>	0x003a		/* Software Style */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR60" data-ref="_M/LE_CSR60">LE_CSR60</dfn>	0x003c		/* Previous Tx Desc addr lower */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR61" data-ref="_M/LE_CSR61">LE_CSR61</dfn>	0x003d		/* Previous Tx Desc addr upper */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR62" data-ref="_M/LE_CSR62">LE_CSR62</dfn>	0x003e		/* Previous Tx Byte Count */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR63" data-ref="_M/LE_CSR63">LE_CSR63</dfn>	0x003f		/* Previous Tx Status */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR64" data-ref="_M/LE_CSR64">LE_CSR64</dfn>	0x0040		/* Next Tx Buffer addr lower */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR65" data-ref="_M/LE_CSR65">LE_CSR65</dfn>	0x0041		/* Next Tx Buffer addr upper */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR66" data-ref="_M/LE_CSR66">LE_CSR66</dfn>	0x0042		/* Next Tx Byte Count */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR67" data-ref="_M/LE_CSR67">LE_CSR67</dfn>	0x0043		/* Next Tx Status */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR72" data-ref="_M/LE_CSR72">LE_CSR72</dfn>	0x0048		/* Receive Ring Counter */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR74" data-ref="_M/LE_CSR74">LE_CSR74</dfn>	0x004a		/* Transmit Ring Counter */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR76" data-ref="_M/LE_CSR76">LE_CSR76</dfn>	0x004c		/* Receive Ring Length */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR78" data-ref="_M/LE_CSR78">LE_CSR78</dfn>	0x004e		/* Transmit Ring Length */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR80" data-ref="_M/LE_CSR80">LE_CSR80</dfn>	0x0050		/* DMA Transfer Counter and FIFO</u></td></tr>
<tr><th id="198">198</th><td><u>					   Threshold Control */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR82" data-ref="_M/LE_CSR82">LE_CSR82</dfn>	0x0052		/* Tx Desc addr Pointer lower */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR84" data-ref="_M/LE_CSR84">LE_CSR84</dfn>	0x0054		/* DMA addr register lower */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR85" data-ref="_M/LE_CSR85">LE_CSR85</dfn>	0x0055		/* DMA addr register upper */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR86" data-ref="_M/LE_CSR86">LE_CSR86</dfn>	0x0056		/* Buffer Byte Counter */</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR88" data-ref="_M/LE_CSR88">LE_CSR88</dfn>	0x0058		/* Chip ID Register lower */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR89" data-ref="_M/LE_CSR89">LE_CSR89</dfn>	0x0059		/* Chip ID Register upper */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR92" data-ref="_M/LE_CSR92">LE_CSR92</dfn>	0x005c		/* Ring Length Conversion */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR100" data-ref="_M/LE_CSR100">LE_CSR100</dfn>	0x0064		/* Bus Timeout */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR112" data-ref="_M/LE_CSR112">LE_CSR112</dfn>	0x0070		/* Missed Frame Count */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR114" data-ref="_M/LE_CSR114">LE_CSR114</dfn>	0x0072		/* Receive Collision Count */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR116" data-ref="_M/LE_CSR116">LE_CSR116</dfn>	0x0074		/* OnNow Power Mode Register */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR122" data-ref="_M/LE_CSR122">LE_CSR122</dfn>	0x007a		/* Advanced Feature Control */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR124" data-ref="_M/LE_CSR124">LE_CSR124</dfn>	0x007c		/* Test Register 1 */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/LE_CSR125" data-ref="_M/LE_CSR125">LE_CSR125</dfn>	0x007d		/* MAC Enhanced Configuration Control */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/*</i></td></tr>
<tr><th id="215">215</th><td><i> * Bus Configuration Register addresses</i></td></tr>
<tr><th id="216">216</th><td><i> */</i></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR0" data-ref="_M/LE_BCR0">LE_BCR0</dfn>		0x0000		/* Master Mode Read Active */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR1" data-ref="_M/LE_BCR1">LE_BCR1</dfn>		0x0001		/* Master Mode Write Active */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR2" data-ref="_M/LE_BCR2">LE_BCR2</dfn>		0x0002		/* Misc. Configuration */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR4" data-ref="_M/LE_BCR4">LE_BCR4</dfn>		0x0004		/* LED0 Status */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR5" data-ref="_M/LE_BCR5">LE_BCR5</dfn>		0x0005		/* LED1 Status */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR6" data-ref="_M/LE_BCR6">LE_BCR6</dfn>		0x0006		/* LED2 Status */</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR7" data-ref="_M/LE_BCR7">LE_BCR7</dfn>		0x0007		/* LED3 Status */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR9" data-ref="_M/LE_BCR9">LE_BCR9</dfn>		0x0009		/* Full-duplex Control */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR16" data-ref="_M/LE_BCR16">LE_BCR16</dfn>	0x0010		/* I/O Base Address lower */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR17" data-ref="_M/LE_BCR17">LE_BCR17</dfn>	0x0011		/* I/O Base Address upper */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR18" data-ref="_M/LE_BCR18">LE_BCR18</dfn>	0x0012		/* Burst and Bus Control Register */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR19" data-ref="_M/LE_BCR19">LE_BCR19</dfn>	0x0013		/* EEPROM Control and Status */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR20" data-ref="_M/LE_BCR20">LE_BCR20</dfn>	0x0014		/* Software Style */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR22" data-ref="_M/LE_BCR22">LE_BCR22</dfn>	0x0016		/* PCI Latency Register */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR23" data-ref="_M/LE_BCR23">LE_BCR23</dfn>	0x0017		/* PCI Subsystem Vendor ID */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR24" data-ref="_M/LE_BCR24">LE_BCR24</dfn>	0x0018		/* PCI Subsystem ID */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR25" data-ref="_M/LE_BCR25">LE_BCR25</dfn>	0x0019		/* SRAM Size Register */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR26" data-ref="_M/LE_BCR26">LE_BCR26</dfn>	0x001a		/* SRAM Boundary Register */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR27" data-ref="_M/LE_BCR27">LE_BCR27</dfn>	0x001b		/* SRAM Interface Control Register */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR28" data-ref="_M/LE_BCR28">LE_BCR28</dfn>	0x001c		/* Exp. Bus Port Addr lower */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR29" data-ref="_M/LE_BCR29">LE_BCR29</dfn>	0x001d		/* Exp. Bus Port Addr upper */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR30" data-ref="_M/LE_BCR30">LE_BCR30</dfn>	0x001e		/* Exp. Bus Data Port */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR31" data-ref="_M/LE_BCR31">LE_BCR31</dfn>	0x001f		/* Software Timer Register */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR32" data-ref="_M/LE_BCR32">LE_BCR32</dfn>	0x0020		/* PHY Control and Status Register */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR33" data-ref="_M/LE_BCR33">LE_BCR33</dfn>	0x0021		/* PHY Address Register */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR34" data-ref="_M/LE_BCR34">LE_BCR34</dfn>	0x0022		/* PHY Management Data Register */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR35" data-ref="_M/LE_BCR35">LE_BCR35</dfn>	0x0023		/* PCI Vendor ID Register */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR36" data-ref="_M/LE_BCR36">LE_BCR36</dfn>	0x0024		/* PCI Power Management Cap. Alias */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR37" data-ref="_M/LE_BCR37">LE_BCR37</dfn>	0x0025		/* PCI DATA0 Alias */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR38" data-ref="_M/LE_BCR38">LE_BCR38</dfn>	0x0026		/* PCI DATA1 Alias */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR39" data-ref="_M/LE_BCR39">LE_BCR39</dfn>	0x0027		/* PCI DATA2 Alias */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR40" data-ref="_M/LE_BCR40">LE_BCR40</dfn>	0x0028		/* PCI DATA3 Alias */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR41" data-ref="_M/LE_BCR41">LE_BCR41</dfn>	0x0029		/* PCI DATA4 Alias */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR42" data-ref="_M/LE_BCR42">LE_BCR42</dfn>	0x002a		/* PCI DATA5 Alias */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR43" data-ref="_M/LE_BCR43">LE_BCR43</dfn>	0x002b		/* PCI DATA6 Alias */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR44" data-ref="_M/LE_BCR44">LE_BCR44</dfn>	0x002c		/* PCI DATA7 Alias */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR45" data-ref="_M/LE_BCR45">LE_BCR45</dfn>	0x002d		/* OnNow Pattern Matching 1 */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR46" data-ref="_M/LE_BCR46">LE_BCR46</dfn>	0x002e		/* OnNow Pattern Matching 2 */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR47" data-ref="_M/LE_BCR47">LE_BCR47</dfn>	0x002f		/* OnNow Pattern Matching 3 */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR48" data-ref="_M/LE_BCR48">LE_BCR48</dfn>	0x0030		/* LED4 Status */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/LE_BCR49" data-ref="_M/LE_BCR49">LE_BCR49</dfn>	0x0031		/* PHY Select */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i>/* Control and status register 0 (csr0) */</i></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_ERR" data-ref="_M/LE_C0_ERR">LE_C0_ERR</dfn>	0x8000		/* error summary */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_BABL" data-ref="_M/LE_C0_BABL">LE_C0_BABL</dfn>	0x4000		/* transmitter timeout error */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_CERR" data-ref="_M/LE_C0_CERR">LE_C0_CERR</dfn>	0x2000		/* collision */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_MISS" data-ref="_M/LE_C0_MISS">LE_C0_MISS</dfn>	0x1000		/* missed a packet */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_MERR" data-ref="_M/LE_C0_MERR">LE_C0_MERR</dfn>	0x0800		/* memory error */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_RINT" data-ref="_M/LE_C0_RINT">LE_C0_RINT</dfn>	0x0400		/* receiver interrupt */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_TINT" data-ref="_M/LE_C0_TINT">LE_C0_TINT</dfn>	0x0200		/* transmitter interrupt */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_IDON" data-ref="_M/LE_C0_IDON">LE_C0_IDON</dfn>	0x0100		/* initialization done */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_INTR" data-ref="_M/LE_C0_INTR">LE_C0_INTR</dfn>	0x0080		/* interrupt condition */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_INEA" data-ref="_M/LE_C0_INEA">LE_C0_INEA</dfn>	0x0040		/* interrupt enable */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_RXON" data-ref="_M/LE_C0_RXON">LE_C0_RXON</dfn>	0x0020		/* receiver on */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_TXON" data-ref="_M/LE_C0_TXON">LE_C0_TXON</dfn>	0x0010		/* transmitter on */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_TDMD" data-ref="_M/LE_C0_TDMD">LE_C0_TDMD</dfn>	0x0008		/* transmit demand */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_STOP" data-ref="_M/LE_C0_STOP">LE_C0_STOP</dfn>	0x0004		/* disable all external activity */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_STRT" data-ref="_M/LE_C0_STRT">LE_C0_STRT</dfn>	0x0002		/* enable external activity */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_INIT" data-ref="_M/LE_C0_INIT">LE_C0_INIT</dfn>	0x0001		/* begin initialization */</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/LE_C0_BITS" data-ref="_M/LE_C0_BITS">LE_C0_BITS</dfn> \</u></td></tr>
<tr><th id="278">278</th><td><u>    "\20\20ERR\17BABL\16CERR\15MISS\14MERR\13RINT\</u></td></tr>
<tr><th id="279">279</th><td><u>\12TINT\11IDON\10INTR\07INEA\06RXON\05TXON\04TDMD\03STOP\02STRT\01INIT"</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* Control and status register 3 (csr3) */</i></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_BABLM" data-ref="_M/LE_C3_BABLM">LE_C3_BABLM</dfn>	0x4000		/* babble mask */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_MISSM" data-ref="_M/LE_C3_MISSM">LE_C3_MISSM</dfn>	0x1000		/* missed frame mask */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_MERRM" data-ref="_M/LE_C3_MERRM">LE_C3_MERRM</dfn>	0x0800		/* memory error mask */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_RINTM" data-ref="_M/LE_C3_RINTM">LE_C3_RINTM</dfn>	0x0400		/* receive interrupt mask */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_TINTM" data-ref="_M/LE_C3_TINTM">LE_C3_TINTM</dfn>	0x0200		/* transmit interrupt mask */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_IDONM" data-ref="_M/LE_C3_IDONM">LE_C3_IDONM</dfn>	0x0100		/* initialization done mask */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_DXSUFLO" data-ref="_M/LE_C3_DXSUFLO">LE_C3_DXSUFLO</dfn>	0x0040		/* disable tx stop on underflow */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_LAPPEN" data-ref="_M/LE_C3_LAPPEN">LE_C3_LAPPEN</dfn>	0x0020		/* look ahead packet processing enbl */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_DXMT2PD" data-ref="_M/LE_C3_DXMT2PD">LE_C3_DXMT2PD</dfn>	0x0010		/* disable tx two part deferral */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_EMBA" data-ref="_M/LE_C3_EMBA">LE_C3_EMBA</dfn>	0x0008		/* enable modified backoff algorithm */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_BSWP" data-ref="_M/LE_C3_BSWP">LE_C3_BSWP</dfn>	0x0004		/* byte swap */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_ACON" data-ref="_M/LE_C3_ACON">LE_C3_ACON</dfn>	0x0002		/* ALE control, eh? */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/LE_C3_BCON" data-ref="_M/LE_C3_BCON">LE_C3_BCON</dfn>	0x0001		/* byte control */</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* Control and status register 4 (csr4) */</i></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_EN124" data-ref="_M/LE_C4_EN124">LE_C4_EN124</dfn>	0x8000		/* enable CSR124 */</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_DMAPLUS" data-ref="_M/LE_C4_DMAPLUS">LE_C4_DMAPLUS</dfn>	0x4000		/* always set (PCnet-PCI) */</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_TIMER" data-ref="_M/LE_C4_TIMER">LE_C4_TIMER</dfn>	0x2000		/* enable bus activity timer */</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_TXDPOLL" data-ref="_M/LE_C4_TXDPOLL">LE_C4_TXDPOLL</dfn>	0x1000		/* disable transmit polling */</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_APAD_XMT" data-ref="_M/LE_C4_APAD_XMT">LE_C4_APAD_XMT</dfn>	0x0800		/* auto pad transmit */</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_ASTRP_RCV" data-ref="_M/LE_C4_ASTRP_RCV">LE_C4_ASTRP_RCV</dfn>	0x0400		/* auto strip receive */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_MFCO" data-ref="_M/LE_C4_MFCO">LE_C4_MFCO</dfn>	0x0200		/* missed frame counter overflow */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_MFCOM" data-ref="_M/LE_C4_MFCOM">LE_C4_MFCOM</dfn>	0x0100		/* missed frame coutner overflow mask */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_UINTCMD" data-ref="_M/LE_C4_UINTCMD">LE_C4_UINTCMD</dfn>	0x0080		/* user interrupt command */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_UINT" data-ref="_M/LE_C4_UINT">LE_C4_UINT</dfn>	0x0040		/* user interrupt */</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_RCVCCO" data-ref="_M/LE_C4_RCVCCO">LE_C4_RCVCCO</dfn>	0x0020		/* receive collision counter overflow */</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_RCVCCOM" data-ref="_M/LE_C4_RCVCCOM">LE_C4_RCVCCOM</dfn>	0x0010		/* receive collision counter overflow</u></td></tr>
<tr><th id="309">309</th><td><u>					   mask */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_TXSTRT" data-ref="_M/LE_C4_TXSTRT">LE_C4_TXSTRT</dfn>	0x0008		/* transmit start status */</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/LE_C4_TXSTRTM" data-ref="_M/LE_C4_TXSTRTM">LE_C4_TXSTRTM</dfn>	0x0004		/* transmit start mask */</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* Control and status register 5 (csr5) */</i></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_TOKINTD" data-ref="_M/LE_C5_TOKINTD">LE_C5_TOKINTD</dfn>	0x8000		/* transmit ok interrupt disable */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_LTINTEN" data-ref="_M/LE_C5_LTINTEN">LE_C5_LTINTEN</dfn>	0x4000		/* last transmit interrupt enable */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_SINT" data-ref="_M/LE_C5_SINT">LE_C5_SINT</dfn>	0x0800		/* system interrupt */</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_SINTE" data-ref="_M/LE_C5_SINTE">LE_C5_SINTE</dfn>	0x0400		/* system interrupt enable */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_EXDINT" data-ref="_M/LE_C5_EXDINT">LE_C5_EXDINT</dfn>	0x0080		/* excessive deferral interrupt */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_EXDINTE" data-ref="_M/LE_C5_EXDINTE">LE_C5_EXDINTE</dfn>	0x0040		/* excessive deferral interrupt enbl */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_MPPLBA" data-ref="_M/LE_C5_MPPLBA">LE_C5_MPPLBA</dfn>	0x0020		/* magic packet physical logical</u></td></tr>
<tr><th id="321">321</th><td><u>					   broadcast accept */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_MPINT" data-ref="_M/LE_C5_MPINT">LE_C5_MPINT</dfn>	0x0010		/* magic packet interrupt */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_MPINTE" data-ref="_M/LE_C5_MPINTE">LE_C5_MPINTE</dfn>	0x0008		/* magic packet interrupt enable */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_MPEN" data-ref="_M/LE_C5_MPEN">LE_C5_MPEN</dfn>	0x0004		/* magic packet enable */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_MPMODE" data-ref="_M/LE_C5_MPMODE">LE_C5_MPMODE</dfn>	0x0002		/* magic packet mode */</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/LE_C5_SPND" data-ref="_M/LE_C5_SPND">LE_C5_SPND</dfn>	0x0001		/* suspend */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/* Control and status register 6 (csr6) */</i></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/LE_C6_TLEN" data-ref="_M/LE_C6_TLEN">LE_C6_TLEN</dfn>	0xf000		/* TLEN from init block */</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/LE_C6_RLEN" data-ref="_M/LE_C6_RLEN">LE_C6_RLEN</dfn>	0x0f00		/* RLEN from init block */</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/* Control and status register 7 (csr7) */</i></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_FASTSPNDE" data-ref="_M/LE_C7_FASTSPNDE">LE_C7_FASTSPNDE</dfn>	0x8000		/* fast suspend enable */</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_RDMD" data-ref="_M/LE_C7_RDMD">LE_C7_RDMD</dfn>	0x2000		/* receive demand */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_RDXPOLL" data-ref="_M/LE_C7_RDXPOLL">LE_C7_RDXPOLL</dfn>	0x1000		/* receive disable polling */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_STINT" data-ref="_M/LE_C7_STINT">LE_C7_STINT</dfn>	0x0800		/* software timer interrupt */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_STINTE" data-ref="_M/LE_C7_STINTE">LE_C7_STINTE</dfn>	0x0400		/* software timer interrupt enable */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MREINT" data-ref="_M/LE_C7_MREINT">LE_C7_MREINT</dfn>	0x0200		/* PHY management read error intr */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MREINTE" data-ref="_M/LE_C7_MREINTE">LE_C7_MREINTE</dfn>	0x0100		/* PHY management read error intr</u></td></tr>
<tr><th id="340">340</th><td><u>					   enable */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MAPINT" data-ref="_M/LE_C7_MAPINT">LE_C7_MAPINT</dfn>	0x0080		/* PHY management auto-poll intr */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MAPINTE" data-ref="_M/LE_C7_MAPINTE">LE_C7_MAPINTE</dfn>	0x0040		/* PHY management auto-poll intr</u></td></tr>
<tr><th id="343">343</th><td><u>					   enable */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MCCINT" data-ref="_M/LE_C7_MCCINT">LE_C7_MCCINT</dfn>	0x0020		/* PHY management command complete</u></td></tr>
<tr><th id="345">345</th><td><u>					   interrupt */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MCCINTE" data-ref="_M/LE_C7_MCCINTE">LE_C7_MCCINTE</dfn>	0x0010		/* PHY management command complete</u></td></tr>
<tr><th id="347">347</th><td><u>					   interrupt enable */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MCCIINT" data-ref="_M/LE_C7_MCCIINT">LE_C7_MCCIINT</dfn>	0x0008		/* PHY management command complete</u></td></tr>
<tr><th id="349">349</th><td><u>					   internal interrupt */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MCCIINTE" data-ref="_M/LE_C7_MCCIINTE">LE_C7_MCCIINTE</dfn>	0x0004		/* PHY management command complete</u></td></tr>
<tr><th id="351">351</th><td><u>					   internal interrupt enable */</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MIIPDTINT" data-ref="_M/LE_C7_MIIPDTINT">LE_C7_MIIPDTINT</dfn>	0x0002		/* PHY management detect transition</u></td></tr>
<tr><th id="353">353</th><td><u>					   interrupt */</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/LE_C7_MIIPDTINTE" data-ref="_M/LE_C7_MIIPDTINTE">LE_C7_MIIPDTINTE</dfn> 0x0001		/* PHY management detect transition</u></td></tr>
<tr><th id="355">355</th><td><u>					   interrupt enable */</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i>/* Control and status register 15 (csr15) */</i></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_PROM" data-ref="_M/LE_C15_PROM">LE_C15_PROM</dfn>	0x8000		/* promiscuous mode */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DRCVBC" data-ref="_M/LE_C15_DRCVBC">LE_C15_DRCVBC</dfn>	0x4000		/* disable Rx of broadcast */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DRCVPA" data-ref="_M/LE_C15_DRCVPA">LE_C15_DRCVPA</dfn>	0x2000		/* disable Rx of physical address */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DLNKTST" data-ref="_M/LE_C15_DLNKTST">LE_C15_DLNKTST</dfn>	0x1000		/* disable link status */</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DAPC" data-ref="_M/LE_C15_DAPC">LE_C15_DAPC</dfn>	0x0800		/* disable auto-polarity correction */</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_MENDECL" data-ref="_M/LE_C15_MENDECL">LE_C15_MENDECL</dfn>	0x0400		/* MENDEC Loopback mode */</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_LRT" data-ref="_M/LE_C15_LRT">LE_C15_LRT</dfn>	0x0200		/* low receive threshold (TMAU) */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_TSEL" data-ref="_M/LE_C15_TSEL">LE_C15_TSEL</dfn>	0x0200		/* transmit mode select (AUI) */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_PORTSEL" data-ref="_M/LE_C15_PORTSEL">LE_C15_PORTSEL</dfn>(x) ((x) &lt;&lt; 7)	/* port select */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_INTL" data-ref="_M/LE_C15_INTL">LE_C15_INTL</dfn>	0x0040		/* internal loopback */</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DRTY" data-ref="_M/LE_C15_DRTY">LE_C15_DRTY</dfn>	0x0020		/* disable retry */</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_FCOLL" data-ref="_M/LE_C15_FCOLL">LE_C15_FCOLL</dfn>	0x0010		/* force collision */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DXMTFCS" data-ref="_M/LE_C15_DXMTFCS">LE_C15_DXMTFCS</dfn>	0x0008		/* disable Tx FCS (ADD_FCS overrides) */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_LOOP" data-ref="_M/LE_C15_LOOP">LE_C15_LOOP</dfn>	0x0004		/* loopback enable */</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DTX" data-ref="_M/LE_C15_DTX">LE_C15_DTX</dfn>	0x0002		/* disable transmit */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/LE_C15_DRX" data-ref="_M/LE_C15_DRX">LE_C15_DRX</dfn>	0x0001		/* disable receiver */</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/PORTSEL_AUI" data-ref="_M/PORTSEL_AUI">PORTSEL_AUI</dfn>	0</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/PORTSEL_10T" data-ref="_M/PORTSEL_10T">PORTSEL_10T</dfn>	1</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/PORTSEL_GPSI" data-ref="_M/PORTSEL_GPSI">PORTSEL_GPSI</dfn>	2</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/PORTSEL_MII" data-ref="_M/PORTSEL_MII">PORTSEL_MII</dfn>	3</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/PORTSEL_MASK" data-ref="_M/PORTSEL_MASK">PORTSEL_MASK</dfn>	3</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i>/* control and status register 80 (csr80) */</i></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_RCVFW" data-ref="_M/LE_C80_RCVFW">LE_C80_RCVFW</dfn>(x)	((x) &lt;&lt; 12)	/* Receive FIFO Watermark */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_RCVFW_MAX" data-ref="_M/LE_C80_RCVFW_MAX">LE_C80_RCVFW_MAX</dfn> 3</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_XMTSP" data-ref="_M/LE_C80_XMTSP">LE_C80_XMTSP</dfn>(x)	((x) &lt;&lt; 10)	/* Transmit Start Point */</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_XMTSP_MAX" data-ref="_M/LE_C80_XMTSP_MAX">LE_C80_XMTSP_MAX</dfn> 3</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_XMTFW" data-ref="_M/LE_C80_XMTFW">LE_C80_XMTFW</dfn>(x)	((x) &lt;&lt; 8)	/* Transmit FIFO Watermark */</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_XMTFW_MAX" data-ref="_M/LE_C80_XMTFW_MAX">LE_C80_XMTFW_MAX</dfn> 3</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/LE_C80_DMATC" data-ref="_M/LE_C80_DMATC">LE_C80_DMATC</dfn>	0x00ff		/* DMA transfer counter */</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i>/* control and status register 116 (csr116) */</i></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_PME_EN_OVR" data-ref="_M/LE_C116_PME_EN_OVR">LE_C116_PME_EN_OVR</dfn> 0x0400	/* PME_EN overwrite */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_LCDET" data-ref="_M/LE_C116_LCDET">LE_C116_LCDET</dfn>	   0x0200	/* link change detected */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_LCMODE" data-ref="_M/LE_C116_LCMODE">LE_C116_LCMODE</dfn>	   0x0100	/* link change wakeup mode */</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_PMAT" data-ref="_M/LE_C116_PMAT">LE_C116_PMAT</dfn>	   0x0080	/* pattern matched */</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_EMPPLBA" data-ref="_M/LE_C116_EMPPLBA">LE_C116_EMPPLBA</dfn>	   0x0040	/* magic packet physical logical</u></td></tr>
<tr><th id="396">396</th><td><u>					   broadcast accept */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_MPMAT" data-ref="_M/LE_C116_MPMAT">LE_C116_MPMAT</dfn>	   0x0020	/* magic packet match */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_MPPEN" data-ref="_M/LE_C116_MPPEN">LE_C116_MPPEN</dfn>	   0x0010	/* magic packet pin enable */</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/LE_C116_RST_POL" data-ref="_M/LE_C116_RST_POL">LE_C116_RST_POL</dfn>	   0x0001	/* PHY_RST pin polarity */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/* control and status register 122 (csr122) */</i></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/LE_C122_RCVALGN" data-ref="_M/LE_C122_RCVALGN">LE_C122_RCVALGN</dfn>	0x0001		/* receive packet align */</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/* control and status register 124 (csr124) */</i></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/LE_C124_RPA" data-ref="_M/LE_C124_RPA">LE_C124_RPA</dfn>	0x0008		/* runt packet accept */</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/* control and status register 125 (csr125) */</i></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/LE_C125_IPG" data-ref="_M/LE_C125_IPG">LE_C125_IPG</dfn>	0xff00		/* inter-packet gap */</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/LE_C125_IFS1" data-ref="_M/LE_C125_IFS1">LE_C125_IFS1</dfn>	0x00ff		/* inter-frame spacing part 1 */</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><i>/* bus configuration register 0 (bcr0) */</i></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/LE_B0_MSRDA" data-ref="_M/LE_B0_MSRDA">LE_B0_MSRDA</dfn>	0xffff		/* reserved locations */</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><i>/* bus configuration register 1 (bcr1) */</i></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/LE_B1_MSWRA" data-ref="_M/LE_B1_MSWRA">LE_B1_MSWRA</dfn>	0xffff		/* reserved locations */</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i>/* bus configuration register 2 (bcr2) */</i></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_PHYSSELEN" data-ref="_M/LE_B2_PHYSSELEN">LE_B2_PHYSSELEN</dfn>	0x2000		/* enable writes to BCR18[4:3] */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_LEDPE" data-ref="_M/LE_B2_LEDPE">LE_B2_LEDPE</dfn>	0x1000		/* LED program enable */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_APROMWE" data-ref="_M/LE_B2_APROMWE">LE_B2_APROMWE</dfn>	0x0100		/* Address PROM Write Enable */</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_INTLEVEL" data-ref="_M/LE_B2_INTLEVEL">LE_B2_INTLEVEL</dfn>	0x0080		/* 1 == edge triggered */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_DXCVRCTL" data-ref="_M/LE_B2_DXCVRCTL">LE_B2_DXCVRCTL</dfn>	0x0020		/* DXCVR control */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_DXCVRPOL" data-ref="_M/LE_B2_DXCVRPOL">LE_B2_DXCVRPOL</dfn>	0x0010		/* DXCVR polarity */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_EADISEL" data-ref="_M/LE_B2_EADISEL">LE_B2_EADISEL</dfn>	0x0008		/* EADI select */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_AWAKE" data-ref="_M/LE_B2_AWAKE">LE_B2_AWAKE</dfn>	0x0004		/* power saving mode select */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_ASEL" data-ref="_M/LE_B2_ASEL">LE_B2_ASEL</dfn>	0x0002		/* auto-select PORTSEL */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/LE_B2_XMAUSEL" data-ref="_M/LE_B2_XMAUSEL">LE_B2_XMAUSEL</dfn>	0x0001		/* reserved location */</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i>/* bus configuration register 4 (bcr4) */</i></td></tr>
<tr><th id="430">430</th><td><i>/* bus configuration register 5 (bcr5) */</i></td></tr>
<tr><th id="431">431</th><td><i>/* bus configuration register 6 (bcr6) */</i></td></tr>
<tr><th id="432">432</th><td><i>/* bus configuration register 7 (bcr7) */</i></td></tr>
<tr><th id="433">433</th><td><i>/* bus configuration register 48 (bcr48) */</i></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_LEDOUT" data-ref="_M/LE_B4_LEDOUT">LE_B4_LEDOUT</dfn>	0x8000		/* LED output active */</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_LEDPOL" data-ref="_M/LE_B4_LEDPOL">LE_B4_LEDPOL</dfn>	0x4000		/* LED polarity */</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_LEDDIS" data-ref="_M/LE_B4_LEDDIS">LE_B4_LEDDIS</dfn>	0x2000		/* LED disable */</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_100E" data-ref="_M/LE_B4_100E">LE_B4_100E</dfn>	0x1000		/* 100Mb/s enable */</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_MPSE" data-ref="_M/LE_B4_MPSE">LE_B4_MPSE</dfn>	0x0200		/* magic packet status enable */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_FDLSE" data-ref="_M/LE_B4_FDLSE">LE_B4_FDLSE</dfn>	0x0100		/* full-duplex link status enable */</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_PSE" data-ref="_M/LE_B4_PSE">LE_B4_PSE</dfn>	0x0080		/* pulse stretcher enable */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_LNKSE" data-ref="_M/LE_B4_LNKSE">LE_B4_LNKSE</dfn>	0x0040		/* link status enable */</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_RCVME" data-ref="_M/LE_B4_RCVME">LE_B4_RCVME</dfn>	0x0020		/* receive match status enable */</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_XMTE" data-ref="_M/LE_B4_XMTE">LE_B4_XMTE</dfn>	0x0010		/* transmit status enable */</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_POWER" data-ref="_M/LE_B4_POWER">LE_B4_POWER</dfn>	0x0008		/* power enable */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_RCVE" data-ref="_M/LE_B4_RCVE">LE_B4_RCVE</dfn>	0x0004		/* receive status enable */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_SPEED" data-ref="_M/LE_B4_SPEED">LE_B4_SPEED</dfn>	0x0002		/* high speed enable */</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/LE_B4_COLE" data-ref="_M/LE_B4_COLE">LE_B4_COLE</dfn>	0x0001		/* collision status enable */</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><i>/* bus configuration register 9 (bcr9) */</i></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/LE_B9_FDRPAD" data-ref="_M/LE_B9_FDRPAD">LE_B9_FDRPAD</dfn>	0x0004		/* full-duplex runt packet accept</u></td></tr>
<tr><th id="451">451</th><td><u>					   disable */</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/LE_B9_AUIFD" data-ref="_M/LE_B9_AUIFD">LE_B9_AUIFD</dfn>	0x0002		/* AUI full-duplex */</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/LE_B9_FDEN" data-ref="_M/LE_B9_FDEN">LE_B9_FDEN</dfn>	0x0001		/* full-duplex enable */</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><i>/* bus configuration register 18 (bcr18) */</i></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_ROMTMG" data-ref="_M/LE_B18_ROMTMG">LE_B18_ROMTMG</dfn>	0xf000		/* expansion rom timing */</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_NOUFLO" data-ref="_M/LE_B18_NOUFLO">LE_B18_NOUFLO</dfn>	0x0800		/* no underflow on transmit */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_MEMCMD" data-ref="_M/LE_B18_MEMCMD">LE_B18_MEMCMD</dfn>	0x0200		/* memory read multiple enable */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_EXTREQ" data-ref="_M/LE_B18_EXTREQ">LE_B18_EXTREQ</dfn>	0x0100		/* extended request */</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_DWIO" data-ref="_M/LE_B18_DWIO">LE_B18_DWIO</dfn>	0x0080		/* double-word I/O */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_BREADE" data-ref="_M/LE_B18_BREADE">LE_B18_BREADE</dfn>	0x0040		/* burst read enable */</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_BWRITE" data-ref="_M/LE_B18_BWRITE">LE_B18_BWRITE</dfn>	0x0020		/* burst write enable */</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_PHYSEL1" data-ref="_M/LE_B18_PHYSEL1">LE_B18_PHYSEL1</dfn>	0x0010		/* PHYSEL 1 */</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_PHYSEL0" data-ref="_M/LE_B18_PHYSEL0">LE_B18_PHYSEL0</dfn>	0x0008		/* PHYSEL 0 */</u></td></tr>
<tr><th id="465">465</th><td>					<i>/*	00	ex ROM/Flash	*/</i></td></tr>
<tr><th id="466">466</th><td>					<i>/*	01	EADI/MII snoop	*/</i></td></tr>
<tr><th id="467">467</th><td>					<i>/*	10	reserved	*/</i></td></tr>
<tr><th id="468">468</th><td>					<i>/*	11	reserved	*/</i></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/LE_B18_LINBC" data-ref="_M/LE_B18_LINBC">LE_B18_LINBC</dfn>	0x0007		/* reserved locations */</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/* bus configuration register 19 (bcr19) */</i></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_PVALID" data-ref="_M/LE_B19_PVALID">LE_B19_PVALID</dfn>	0x8000		/* EEPROM status valid */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_PREAD" data-ref="_M/LE_B19_PREAD">LE_B19_PREAD</dfn>	0x4000		/* EEPROM read command */</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_EEDET" data-ref="_M/LE_B19_EEDET">LE_B19_EEDET</dfn>	0x2000		/* EEPROM detect */</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_EEN" data-ref="_M/LE_B19_EEN">LE_B19_EEN</dfn>	0x0010		/* EEPROM port enable */</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_ECS" data-ref="_M/LE_B19_ECS">LE_B19_ECS</dfn>	0x0004		/* EEPROM chip select */</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_ESK" data-ref="_M/LE_B19_ESK">LE_B19_ESK</dfn>	0x0002		/* EEPROM serial clock */</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_EDI" data-ref="_M/LE_B19_EDI">LE_B19_EDI</dfn>	0x0001		/* EEPROM data in */</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/LE_B19_EDO" data-ref="_M/LE_B19_EDO">LE_B19_EDO</dfn>	0x0001		/* EEPROM data out */</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><i>/* bus configuration register 20 (bcr20) */</i></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_APERREN" data-ref="_M/LE_B20_APERREN">LE_B20_APERREN</dfn>	0x0400		/* Advanced parity error handling */</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_CSRPCNET" data-ref="_M/LE_B20_CSRPCNET">LE_B20_CSRPCNET</dfn>	0x0200		/* PCnet-style CSRs (0 = ILACC) */</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_SSIZE32" data-ref="_M/LE_B20_SSIZE32">LE_B20_SSIZE32</dfn>	0x0100		/* Software Size 32-bit */</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_SSTYLE" data-ref="_M/LE_B20_SSTYLE">LE_B20_SSTYLE</dfn>	0x0007		/* Software Style */</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_SSTYLE_LANCE" data-ref="_M/LE_B20_SSTYLE_LANCE">LE_B20_SSTYLE_LANCE</dfn>	0	/* LANCE/PCnet-ISA (16-bit) */</u></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_SSTYPE_ILACC" data-ref="_M/LE_B20_SSTYPE_ILACC">LE_B20_SSTYPE_ILACC</dfn>	1	/* ILACC (32-bit) */</u></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_SSTYLE_PCNETPCI2" data-ref="_M/LE_B20_SSTYLE_PCNETPCI2">LE_B20_SSTYLE_PCNETPCI2</dfn>	2	/* PCnet-PCI (32-bit) */</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/LE_B20_SSTYLE_PCNETPCI3" data-ref="_M/LE_B20_SSTYLE_PCNETPCI3">LE_B20_SSTYLE_PCNETPCI3</dfn>	3	/* PCnet-PCI II (32-bit) */</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* bus configuration register 25 (bcr25) */</i></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/LE_B25_SRAM_SIZE" data-ref="_M/LE_B25_SRAM_SIZE">LE_B25_SRAM_SIZE</dfn>  0x00ff	/* SRAM size */</u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><i>/* bus configuration register 26 (bcr26) */</i></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/LE_B26_SRAM_BND" data-ref="_M/LE_B26_SRAM_BND">LE_B26_SRAM_BND</dfn>	  0x00ff	/* SRAM boundary */</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i>/* bus configuration register 27 (bcr27) */</i></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/LE_B27_PTRTST" data-ref="_M/LE_B27_PTRTST">LE_B27_PTRTST</dfn>	0x8000		/* reserved for manuf. tests */</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/LE_B27_LOLATRX" data-ref="_M/LE_B27_LOLATRX">LE_B27_LOLATRX</dfn>	0x4000		/* low latency receive */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/LE_B27_EBCS" data-ref="_M/LE_B27_EBCS">LE_B27_EBCS</dfn>	0x0038		/* expansion bus clock source */</u></td></tr>
<tr><th id="501">501</th><td>					<i>/*	000	CLK pin		*/</i></td></tr>
<tr><th id="502">502</th><td>					<i>/*	001	time base clock	*/</i></td></tr>
<tr><th id="503">503</th><td>					<i>/*	010	EBCLK pin	*/</i></td></tr>
<tr><th id="504">504</th><td>					<i>/*	011	reserved	*/</i></td></tr>
<tr><th id="505">505</th><td>					<i>/*	1xx	reserved	*/</i></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/LE_B27_CLK_FAC" data-ref="_M/LE_B27_CLK_FAC">LE_B27_CLK_FAC</dfn>	0x0007		/* clock factor */</u></td></tr>
<tr><th id="507">507</th><td>					<i>/*	000	1		*/</i></td></tr>
<tr><th id="508">508</th><td>					<i>/*	001	1/2		*/</i></td></tr>
<tr><th id="509">509</th><td>					<i>/*	010	reserved	*/</i></td></tr>
<tr><th id="510">510</th><td>					<i>/*	011	1/4		*/</i></td></tr>
<tr><th id="511">511</th><td>					<i>/*	1xx	reserved	*/</i></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>/* bus configuration register 28 (bcr28) */</i></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/LE_B28_EADDRL" data-ref="_M/LE_B28_EADDRL">LE_B28_EADDRL</dfn>	0xffff		/* expansion port address lower */</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>/* bus configuration register 29 (bcr29) */</i></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/LE_B29_FLASH" data-ref="_M/LE_B29_FLASH">LE_B29_FLASH</dfn>	0x8000		/* flash access */</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/LE_B29_LAAINC" data-ref="_M/LE_B29_LAAINC">LE_B29_LAAINC</dfn>	0x4000		/* lower address auto increment */</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/LE_B29_EPADDRU" data-ref="_M/LE_B29_EPADDRU">LE_B29_EPADDRU</dfn>	0x0007		/* expansion port address upper */</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/* bus configuration register 30 (bcr30) */</i></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/LE_B30_EBDATA" data-ref="_M/LE_B30_EBDATA">LE_B30_EBDATA</dfn>	0xffff		/* expansion bus data port */</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><i>/* bus configuration register 31 (bcr31) */</i></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/LE_B31_STVAL" data-ref="_M/LE_B31_STVAL">LE_B31_STVAL</dfn>	0xffff		/* software timer value */</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i>/* bus configuration register 32 (bcr32) */</i></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_ANTST" data-ref="_M/LE_B32_ANTST">LE_B32_ANTST</dfn>	0x8000		/* reserved for manuf. tests */</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_MIIPD" data-ref="_M/LE_B32_MIIPD">LE_B32_MIIPD</dfn>	0x4000		/* MII PHY Detect (manuf. tests) */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_FMDC" data-ref="_M/LE_B32_FMDC">LE_B32_FMDC</dfn>	0x3000		/* fast management data clock */</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_APEP" data-ref="_M/LE_B32_APEP">LE_B32_APEP</dfn>	0x0800		/* auto-poll PHY */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_APDW" data-ref="_M/LE_B32_APDW">LE_B32_APDW</dfn>	0x0700		/* auto-poll dwell time */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_DANAS" data-ref="_M/LE_B32_DANAS">LE_B32_DANAS</dfn>	0x0080		/* disable autonegotiation */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_XPHYRST" data-ref="_M/LE_B32_XPHYRST">LE_B32_XPHYRST</dfn>	0x0040		/* PHY reset */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_XPHYANE" data-ref="_M/LE_B32_XPHYANE">LE_B32_XPHYANE</dfn>	0x0020		/* PHY autonegotiation enable */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_XPHYFD" data-ref="_M/LE_B32_XPHYFD">LE_B32_XPHYFD</dfn>	0x0010		/* PHY full-duplex */</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_XPHYSP" data-ref="_M/LE_B32_XPHYSP">LE_B32_XPHYSP</dfn>	0x0008		/* PHY speed */</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/LE_B32_MIIILP" data-ref="_M/LE_B32_MIIILP">LE_B32_MIIILP</dfn>	0x0002		/* MII internal loopback */</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>/* bus configuration register 33 (bcr33) */</i></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_SHADOW" data-ref="_M/LE_B33_SHADOW">LE_B33_SHADOW</dfn>	0x8000		/* shadow enable */</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_MII_SEL" data-ref="_M/LE_B33_MII_SEL">LE_B33_MII_SEL</dfn>	0x4000		/* MII selected */</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_ACOMP" data-ref="_M/LE_B33_ACOMP">LE_B33_ACOMP</dfn>	0x2000		/* internal PHY autonegotiation comp */</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_LINK" data-ref="_M/LE_B33_LINK">LE_B33_LINK</dfn>	0x1000		/* link status */</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_FDX" data-ref="_M/LE_B33_FDX">LE_B33_FDX</dfn>	0x0800		/* full-duplex */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_SPEED" data-ref="_M/LE_B33_SPEED">LE_B33_SPEED</dfn>	0x0400		/* 1 == high speed */</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_PHYAD" data-ref="_M/LE_B33_PHYAD">LE_B33_PHYAD</dfn>	0x03e0		/* PHY address */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/PHYAD_SHIFT" data-ref="_M/PHYAD_SHIFT">PHYAD_SHIFT</dfn>	5</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/LE_B33_REGAD" data-ref="_M/LE_B33_REGAD">LE_B33_REGAD</dfn>	0x001f		/* register address */</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i>/* bus configuration register 34 (bcr34) */</i></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/LE_B34_MIIMD" data-ref="_M/LE_B34_MIIMD">LE_B34_MIIMD</dfn>	0xffff		/* MII data */</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><i>/* bus configuration register 49 (bcr49) */</i></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/LE_B49_PCNET" data-ref="_M/LE_B49_PCNET">LE_B49_PCNET</dfn>	0x8000		/* PCnet mode - Must Be One */</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/LE_B49_PHYSEL_D" data-ref="_M/LE_B49_PHYSEL_D">LE_B49_PHYSEL_D</dfn>	0x0300		/* PHY_SEL_Default */</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/LE_B49_PHYSEL_L" data-ref="_M/LE_B49_PHYSEL_L">LE_B49_PHYSEL_L</dfn>	0x0010		/* PHY_SEL_Lock */</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/LE_B49_PHYSEL" data-ref="_M/LE_B49_PHYSEL">LE_B49_PHYSEL</dfn>	0x0003		/* PHYSEL */</u></td></tr>
<tr><th id="559">559</th><td>					<i>/*	00	10baseT PHY	*/</i></td></tr>
<tr><th id="560">560</th><td>					<i>/*	01	HomePNA PYY	*/</i></td></tr>
<tr><th id="561">561</th><td>					<i>/*	10	external PHY	*/</i></td></tr>
<tr><th id="562">562</th><td>					<i>/*	11	reserved	*/</i></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><i>/* Initialization block (mode) */</i></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_PROM" data-ref="_M/LE_MODE_PROM">LE_MODE_PROM</dfn>	0x8000		/* promiscuous mode */</u></td></tr>
<tr><th id="566">566</th><td><i>/*			0x7f80		   reserved, must be zero */</i></td></tr>
<tr><th id="567">567</th><td><i>/* 0x4000 - 0x0080 are not available on LANCE 7990 */</i></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DRCVBC" data-ref="_M/LE_MODE_DRCVBC">LE_MODE_DRCVBC</dfn>	0x4000		/* disable receive brodcast */</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DRCVPA" data-ref="_M/LE_MODE_DRCVPA">LE_MODE_DRCVPA</dfn>	0x2000		/* disable physical address detection */</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DLNKTST" data-ref="_M/LE_MODE_DLNKTST">LE_MODE_DLNKTST</dfn>	0x1000		/* disable link status */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DAPC" data-ref="_M/LE_MODE_DAPC">LE_MODE_DAPC</dfn>	0x0800		/* disable automatic polarity correction */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_MENDECL" data-ref="_M/LE_MODE_MENDECL">LE_MODE_MENDECL</dfn>	0x0400		/* MENDEC loopback mode */</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_LRTTSEL" data-ref="_M/LE_MODE_LRTTSEL">LE_MODE_LRTTSEL</dfn>	0x0200		/* lower receive threshold /</u></td></tr>
<tr><th id="574">574</th><td><u>					   transmit mode selection */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_PSEL1" data-ref="_M/LE_MODE_PSEL1">LE_MODE_PSEL1</dfn>	0x0100		/* port selection bit1 */</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_PSEL0" data-ref="_M/LE_MODE_PSEL0">LE_MODE_PSEL0</dfn>	0x0080		/* port selection bit0 */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_INTL" data-ref="_M/LE_MODE_INTL">LE_MODE_INTL</dfn>	0x0040		/* internal loopback */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DRTY" data-ref="_M/LE_MODE_DRTY">LE_MODE_DRTY</dfn>	0x0020		/* disable retry */</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_COLL" data-ref="_M/LE_MODE_COLL">LE_MODE_COLL</dfn>	0x0010		/* force a collision */</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DTCR" data-ref="_M/LE_MODE_DTCR">LE_MODE_DTCR</dfn>	0x0008		/* disable transmit CRC */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_LOOP" data-ref="_M/LE_MODE_LOOP">LE_MODE_LOOP</dfn>	0x0004		/* loopback mode */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DTX" data-ref="_M/LE_MODE_DTX">LE_MODE_DTX</dfn>	0x0002		/* disable transmitter */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_DRX" data-ref="_M/LE_MODE_DRX">LE_MODE_DRX</dfn>	0x0001		/* disable receiver */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/LE_MODE_NORMAL" data-ref="_M/LE_MODE_NORMAL">LE_MODE_NORMAL</dfn>	0		/* none of the above */</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i>/*</i></td></tr>
<tr><th id="587">587</th><td><i> * Chip ID (CSR88 IDL, CSR89 IDU) values for various AMD PCnet parts.</i></td></tr>
<tr><th id="588">588</th><td><i> */</i></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/CHIPID_MANFID" data-ref="_M/CHIPID_MANFID">CHIPID_MANFID</dfn>(x)	(((x) &gt;&gt; 1) &amp; 0x3ff)</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/CHIPID_PARTID" data-ref="_M/CHIPID_PARTID">CHIPID_PARTID</dfn>(x)	(((x) &gt;&gt; 12) &amp; 0xffff)</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/CHIPID_VER" data-ref="_M/CHIPID_VER">CHIPID_VER</dfn>(x)		(((x) &gt;&gt; 28) &amp; 0x7)</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c960" data-ref="_M/PARTID_Am79c960">PARTID_Am79c960</dfn>		0x0003</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c961" data-ref="_M/PARTID_Am79c961">PARTID_Am79c961</dfn>		0x2260</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c961A" data-ref="_M/PARTID_Am79c961A">PARTID_Am79c961A</dfn>	0x2261</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c965" data-ref="_M/PARTID_Am79c965">PARTID_Am79c965</dfn>		0x2430	/* yes, these... */</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c970" data-ref="_M/PARTID_Am79c970">PARTID_Am79c970</dfn>		0x2430	/* ...are the same */</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c970A" data-ref="_M/PARTID_Am79c970A">PARTID_Am79c970A</dfn>	0x2621</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c971" data-ref="_M/PARTID_Am79c971">PARTID_Am79c971</dfn>		0x2623</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c972" data-ref="_M/PARTID_Am79c972">PARTID_Am79c972</dfn>		0x2624</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c973" data-ref="_M/PARTID_Am79c973">PARTID_Am79c973</dfn>		0x2625</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c978" data-ref="_M/PARTID_Am79c978">PARTID_Am79c978</dfn>		0x2626</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c975" data-ref="_M/PARTID_Am79c975">PARTID_Am79c975</dfn>		0x2627</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/PARTID_Am79c976" data-ref="_M/PARTID_Am79c976">PARTID_Am79c976</dfn>		0x2628</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='am79900.c.html'>netbsd/sys/dev/ic/am79900.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
