// Seed: 1929814169
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wor id_8,
    input tri0 id_9,
    input tri id_10,
    output tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 void id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    input wire id_19,
    output tri0 id_20,
    input tri1 id_21,
    input tri0 id_22
);
endmodule
module module_1 (
    output uwire id_0,
    inout uwire id_1,
    output tri id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    output tri id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri id_11
);
  assign id_5 = 1;
  module_0(
      id_5,
      id_4,
      id_9,
      id_1,
      id_1,
      id_5,
      id_4,
      id_7,
      id_1,
      id_7,
      id_9,
      id_1,
      id_1,
      id_7,
      id_10,
      id_3,
      id_11,
      id_7,
      id_10,
      id_10,
      id_2,
      id_7,
      id_4
  );
endmodule
