// SPDX-License-Identifier: GPL-2.0-only
/**
 * Cadence Display Port Xtensa Firmware
 *
 * Copyright (C) 2019 Cadence Design Systems 
 * 
 * http://www.cadence.com
 *
 ******************************************************************************
 * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
 *****************************************************************************/

/* parasoft-begin-suppress MISRA2012-RULE-1_1_a_c99-2 "C99 - limits, DRV-5221" */
/* parasoft-begin-suppress MISRA2012-RULE-1_1_a_c90-2 "C90 - limits, DRV-5221" */
/* parasoft-begin-suppress MISRA2012-DIR-4_8 "Consider hiding implementation of structure, DRV-5222" */

#ifndef MHDP_APB_REGS_H_
#define MHDP_APB_REGS_H_

#include <stdint.h>

typedef struct __attribute__((packed)) MHDP_ApbRegs_s {
    struct {
        volatile uint32_t VER_DAY_p;
        volatile uint32_t VER_MONTH_p;
        volatile uint32_t VER_YEAR_p;
        volatile uint32_t UCPU_MEM_CTRL_p;
        volatile uint32_t UCPU_BUS_CTRL_p;
        volatile char pad__0[0x4U];
        volatile uint32_t MAILBOX_FULL_p;
        volatile uint32_t MAILBOX_EMPTY_p;
        volatile uint32_t MAILBOX_WR_DATA_p;
        volatile uint32_t MAILBOX_RD_DATA_p;
        volatile uint32_t INT_MASK1_p;
        volatile uint32_t INT_STAT1_p;
        volatile uint32_t SW_DEBUG_L_p;
        volatile uint32_t SW_DEBUG_H_p;
        volatile uint32_t SW_CLK_L_p;
        volatile uint32_t SW_CLK_H_p;
        volatile uint32_t PORT_READY_p;
        volatile uint32_t PORT_ACTIVE_p;
        volatile uint32_t KEEP_ALIVE_p;
        volatile uint32_t VER_L_p;
        volatile uint32_t VER_H_p;
        volatile uint32_t VER_LIB_L_p;
        volatile uint32_t VER_LIB_H_p;
        volatile uint32_t INT_MASK_PORT_ACTIVE_DWN_p;
        volatile uint32_t INT_MASK_PORT_ACTIVE_UP_p;
        volatile uint32_t INT_PORT_ACTIVE_DWN_p;
        volatile uint32_t INT_PORT_ACTIVE_UP_p;
        volatile uint32_t INT_MASK_XT_p;
        volatile uint32_t INT_STATUS_XT_p;
        volatile char pad__1[0xCU];
        volatile uint32_t SMAILBOX_FULL_p;
        volatile uint32_t SMAILBOX_EMPTY_p;
        volatile uint32_t SMAILBOX_WR_DATA_p;
        volatile uint32_t SMAILBOX_RD_DATA_p;
        volatile char pad__2[0x10U];
        volatile uint32_t XT_EVENTS0_p;
        volatile uint32_t XT_EVENTS1_p;
        volatile uint32_t XT_EVENTS2_p;
        volatile uint32_t XT_EVENTS3_p;
        volatile char pad__3[0x10U];
        volatile uint32_t DMEM_SECURE_START0_p;
        volatile uint32_t DMEM_SECURE_START1_p;
        volatile uint32_t DMEM_SECURE_END0_p;
        volatile uint32_t DMEM_SECURE_END1_p;
        volatile uint32_t DMEM_SECURE_EN_p;
        volatile uint32_t WATCHDOG_EN_p;
        volatile uint32_t WATCHDOG_MIN_p;
        volatile uint32_t WATCHDOG_MAX_p;
        volatile uint32_t WATCHDOG_CLR_p;
        volatile char pad__4[0x71CU];
        volatile uint32_t SHIFT_PATTERN_IN_3_0_p;
        volatile uint32_t SHIFT_PATTERN_IN_4_7_p;
        volatile uint32_t SHIFT_PATTERN_IN9_8_p;
        volatile uint32_t PRBS_CNTRL_p;
        volatile uint32_t PRBS_ERR_INSERTION_p;
        volatile uint32_t LANES_CONFIG_p;
        volatile uint32_t PHY_DATA_SEL_p;
        volatile uint32_t LANES_DEL_VAL_p;
        volatile char pad__5[0xE0U];
        volatile uint32_t source_hdtx_car_p;
        volatile uint32_t source_dptx_car_p;
        volatile uint32_t source_phy_car_p;
        volatile uint32_t source_cec_car_p;
        volatile uint32_t source_cbus_car_p;
        volatile char pad__6[0x4U];
        volatile uint32_t source_pkt_car_p;
        volatile uint32_t source_aif_car_p;
        volatile uint32_t source_cipher_car_p;
        volatile uint32_t source_crypto_car_p;
        volatile uint32_t source_spdif_car_p;
        volatile char pad__7[0x16D4U];
        volatile uint32_t DP_TX_PHY_CONFIG_REG_p;
        volatile uint32_t DP_TX_PHY_SW_RESET_p;
        volatile uint32_t DP_TX_PHY_SCRAMBLER_SEED_p;
        volatile uint32_t DP_TX_PHY_TRAINING_01_04_p;
        volatile uint32_t DP_TX_PHY_TRAINING_05_08_p;
        volatile uint32_t DP_TX_PHY_TRAINING_09_10_p;
        volatile uint32_t DP_TX_PHY_SR_INTERVAL_p;
        volatile char pad__8[0xE4U];
        volatile uint32_t HPD_IRQ_DET_MIN_TIMER_p;
        volatile uint32_t HPD_IRQ_DET_MAX_TIMER_p;
        volatile uint32_t HPD_UNPLGED_DET_MIN_TIMER_p;
        volatile uint32_t HPD_STABLE_TIMER_p;
        volatile uint32_t HPD_FILTER_TIMER_p;
        volatile uint32_t HPD_DBNC_TIMER_p;
        volatile char pad__9[0x4U];
        volatile uint32_t HPD_EVENT_MASK_p;
        volatile uint32_t HPD_EVENT_DET_p;
        volatile char pad__10[0xDCU];
        volatile uint32_t DP_FRAMER_GLOBAL_CONFIG_p;
        volatile uint32_t DP_SW_RESET_p;
        volatile uint32_t DP_FRAMER_TU_p;
        volatile char pad__11[0x4CU];
        volatile uint32_t DP_MTPH_ECF_SLOTS_31_0_p;
        volatile uint32_t DP_MTPH_ECF_SLOTS_63_32_p;
        volatile uint32_t DP_MTPH_LVP_SYMBOL_p;
        volatile uint32_t DP_MTPH_CONTROL_p;
        volatile char pad__12[0x4U];
        volatile uint32_t DP_MTPH_STATUS_p;
        volatile char pad__13[0x90U];
        volatile uint32_t DPTX_LANE_EN_p;
        volatile uint32_t DPTX_ENHNCD_p;
        volatile uint32_t DPTX_INT_MASK_p;
        volatile uint32_t DPTX_INT_STATUS_p;
        volatile uint32_t DPTX_FEC_CTRL_p;
        volatile uint32_t DPTX_FEC_STATUS_p;
        volatile char pad__14[0xE8U];
        volatile uint32_t HDCP_DP_STATUS_p;
        volatile uint32_t HDCP_DP_CONFIG_p;
        volatile uint32_t HDCP_DP_SW_RST_p;
        volatile uint32_t HDCP_DP_FIFO_STATUS_p;
        volatile char pad__15[0x3F0U];
        volatile uint32_t DP_AUX_HOST_CONTROL_p;
        volatile uint32_t DP_AUX_INTERRUPT_SOURCE_p;
        volatile uint32_t DP_AUX_INTERRUPT_MASK_p;
        volatile uint32_t DP_AUX_SWAP_INVERSION_CONTROL_p;
        volatile uint32_t DP_AUX_SEND_NACK_TRANSACTION_p;
        volatile uint32_t DP_AUX_CLEAR_RX_p;
        volatile uint32_t DP_AUX_CLEAR_TX_p;
        volatile uint32_t DP_AUX_TIMER_STOP_p;
        volatile uint32_t DP_AUX_TIMER_CLEAR_p;
        volatile uint32_t DP_AUX_RESET_SW_p;
        volatile uint32_t DP_AUX_DIVIDE_2M_p;
        volatile uint32_t DP_AUX_TX_PREACHARGE_LENGTH_p;
        volatile uint32_t DP_AUX_FREQUENCY_1M_MAX_p;
        volatile uint32_t DP_AUX_FREQUENCY_1M_MIN_p;
        volatile uint32_t DP_AUX_RX_PRE_MIN_p;
        volatile uint32_t DP_AUX_RX_PRE_MAX_p;
        volatile uint32_t DP_AUX_TIMER_PRESET_p;
        volatile uint32_t DP_AUX_NACK_FORMAT_p;
        volatile uint32_t DP_AUX_TX_DATA_p;
        volatile uint32_t DP_AUX_RX_DATA_p;
        volatile uint32_t DP_AUX_TX_STATUS_p;
        volatile uint32_t DP_AUX_RX_STATUS_p;
        volatile uint32_t DP_AUX_RX_CYCLE_COUNTER_p;
        volatile uint32_t DP_AUX_MAIN_STATES_p;
        volatile uint32_t DP_AUX_MAIN_TIMER_p;
        volatile uint32_t DP_AUX_AFE_OUT_p;
        volatile char pad__16[0x1798U];
        volatile uint32_t CRYPTO_HDCP_REVISION_p;
        volatile uint32_t HDCP_CRYPTO_CONFIG_p;
        volatile uint32_t CRYPTO_INTERRUPT_SOURCE_p;
        volatile uint32_t CRYPTO_INTERRUPT_MASK_p;
        volatile char pad__17[0x8U];
        volatile uint32_t CRYPTO22_CONFIG_p;
        volatile uint32_t CRYPTO22_STATUS_p;
        volatile char pad__18[0x1CU];
        volatile uint32_t SHA_256_DATA_IN_p;
        volatile char pad__19[0x10U];
        volatile uint32_t SHA_256_DATA_OUT_0_p;
        volatile uint32_t SHA_256_DATA_OUT_1_p;
        volatile uint32_t SHA_256_DATA_OUT_2_p;
        volatile uint32_t SHA_256_DATA_OUT_3_p;
        volatile uint32_t SHA_256_DATA_OUT_4_p;
        volatile uint32_t SHA_256_DATA_OUT_5_p;
        volatile uint32_t SHA_256_DATA_OUT_6_p;
        volatile uint32_t SHA_256_DATA_OUT_7_p;
        volatile uint32_t AES_32_KEY_0_p;
        volatile uint32_t AES_32_KEY_1_p;
        volatile uint32_t AES_32_KEY_2_p;
        volatile uint32_t AES_32_KEY_3_p;
        volatile uint32_t AES_32_DATA_IN_p;
        volatile uint32_t AES_32_DATA_OUT_0_p;
        volatile uint32_t AES_32_DATA_OUT_1_p;
        volatile uint32_t AES_32_DATA_OUT_2_p;
        volatile uint32_t AES_32_DATA_OUT_3_p;
        volatile char pad__20[0xCU];
        volatile uint32_t CRYPTO14_CONFIG_p;
        volatile uint32_t CRYPTO14_STATUS_p;
        volatile uint32_t CRYPTO14_PRNM_OUT_p;
        volatile uint32_t CRYPTO14_KM_0_p;
        volatile uint32_t CRYPTO14_KM_1_p;
        volatile uint32_t CRYPTO14_AN_0_p;
        volatile uint32_t CRYPTO14_AN_1_p;
        volatile uint32_t CRYPTO14_YOUR_KSV_0_p;
        volatile uint32_t CRYPTO14_YOUR_KSV_1_p;
        volatile uint32_t CRYPTO14_MI_0_p;
        volatile uint32_t CRYPTO14_MI_1_p;
        volatile uint32_t CRYPTO14_TI_0_p;
        volatile uint32_t CRYPTO14_KI_0_p;
        volatile uint32_t CRYPTO14_KI_1_p;
        volatile uint32_t CRYPTO14_BLOCKS_NUM_p;
        volatile uint32_t CRYPTO14_KEY_MEM_DATA_0_p;
        volatile uint32_t CRYPTO14_KEY_MEM_DATA_1_p;
        volatile uint32_t CRYPTO14_SHA1_MSG_DATA_p;
        volatile uint32_t CRYPTO14_SHA1_V_VALUE_0_p;
        volatile uint32_t CRYPTO14_SHA1_V_VALUE_1_p;
        volatile uint32_t CRYPTO14_SHA1_V_VALUE_2_p;
        volatile uint32_t CRYPTO14_SHA1_V_VALUE_3_p;
        volatile uint32_t CRYPTO14_SHA1_V_VALUE_4_p;
        volatile char pad__21[0xF04U];
        volatile uint32_t HDCP_REVISION_p;
        volatile uint32_t INTERRUPT_SOURCE_p;
        volatile uint32_t INTERRUPT_MASK_p;
        volatile uint32_t HDCP_CIPHER_CONFIG_p;
        volatile uint32_t AES_128_KEY_0_p;
        volatile uint32_t AES_128_KEY_1_p;
        volatile uint32_t AES_128_KEY_2_p;
        volatile uint32_t AES_128_KEY_3_p;
        volatile uint32_t AES_128_RANDOM_0_p;
        volatile uint32_t AES_128_RANDOM_1_p;
        volatile uint32_t CIPHER14_KM_0_p;
        volatile uint32_t CIPHER14_KM_1_p;
        volatile uint32_t CIPHER14_STATUS_p;
        volatile uint32_t CIPHER14_RI_PJ_STATUS_p;
        volatile uint32_t CIPHER_MODE_p;
        volatile uint32_t CIPHER14_AN_0_p;
        volatile uint32_t CIPHER14_AN_1_p;
        volatile uint32_t CIPHER22_AUTH_p;
        volatile uint32_t CIPHER14_R0_DP_STATUS_p;
        volatile uint32_t CIPHER14_BOOTSTRAP_p;
        volatile char pad__22[0x2B9B0U];
        volatile uint32_t AUX_CONFIG_p;
        volatile uint32_t AUX_CTRL_p;
        volatile uint32_t AUX_ATBSEL_p;
        volatile char pad__23[0x14U];
        volatile uint32_t PHY_RESET_p;
        volatile uint32_t PMA_PLLCLK_EN_p;
        volatile uint32_t PMA_PLLCLK_EN_ACK_p;
        volatile uint32_t PMA_POWER_STATE_REQ_p;
        volatile uint32_t PMA_POWER_STATE_ACK_p;
        volatile uint32_t PMA_CMN_READY_p;
        volatile uint32_t PMA_TX_VMARGIN_p;
        volatile uint32_t PMA_TX_DEEMPH_p;
        volatile char pad__24[0xC0U];
        volatile uint32_t asf_int_status;
        volatile uint32_t asf_int_raw_status;
        volatile uint32_t asf_int_mask;
        volatile uint32_t asf_int_test;
        volatile uint32_t asf_fatal_nonfatal_select;
        volatile char pad__25[0xCU];
        volatile uint32_t asf_sram_corr_fault_status;
        volatile uint32_t asf_sram_uncorr_fault_status;
        volatile uint32_t asf_sram_fault_status;
        volatile char pad__26[0x4U];
        volatile uint32_t asf_trans_to_ctrl;
        volatile uint32_t asf_trans_to_fault_mask;
        volatile uint32_t asf_trans_to_fault_status;
        volatile char pad__27[0x4U];
        volatile uint32_t asf_protocol_fault_mask;
        volatile uint32_t asf_protocol_fault_status;
        volatile char pad__28[0xB8U];
        volatile uint32_t COM_MAIN_CONF_p;
        volatile char pad__29[0x11CU];
        volatile uint32_t ENC0_MAIN_CONF_p;
        volatile uint32_t ENC0_PICTURE_SIZE_p;
        volatile uint32_t ENC0_SLICE_SIZE_p;
        volatile uint32_t ENC0_MISC_SIZE_p;
        volatile uint32_t ENC0_HRD_DELAYS_p;
        volatile uint32_t ENC0_RC_SCALE_p;
        volatile uint32_t ENC0_RC_SCALE_INC_DEC_p;
        volatile uint32_t ENC0_RC_OFFSETS_1_p;
        volatile uint32_t ENC0_RC_OFFSETS_2_p;
        volatile uint32_t ENC0_RC_OFFSETS_3_p;
        volatile uint32_t ENC0_FLATNESS_DETECTION_p;
        volatile uint32_t ENC0_RC_MODEL_SIZE_p;
        volatile uint32_t ENC0_RC_CONFIG_p;
        volatile uint32_t ENC0_RC_BUF_THRESH_0_p;
        volatile uint32_t ENC0_RC_BUF_THRESH_1_p;
        volatile uint32_t ENC0_RC_BUF_THRESH_2_p;
        volatile uint32_t ENC0_RC_BUF_THRESH_3_p;
        volatile uint32_t ENC0_RC_MIN_QP_0_p;
        volatile uint32_t ENC0_RC_MIN_QP_1_p;
        volatile uint32_t ENC0_RC_MIN_QP_2_p;
        volatile uint32_t ENC0_RC_MAX_QP_0_p;
        volatile uint32_t ENC0_RC_MAX_QP_1_p;
        volatile uint32_t ENC0_RC_MAX_QP_2_p;
        volatile uint32_t ENC0_RC_RANGE_BPG_OFFSETS_0_p;
        volatile uint32_t ENC0_RC_RANGE_BPG_OFFSETS_1_p;
        volatile uint32_t ENC0_RC_RANGE_BPG_OFFSETS_2_p;
        volatile uint32_t ENC0_DPI_CTRL_OUT_DELAY_p;
        volatile char pad__30[0x34U];
        volatile uint32_t ENC0_GENERAL_STATUS_p;
        volatile uint32_t ENC0_HSLICE_STATUS_p;
        volatile uint32_t ENC0_OUT_STATUS_p;
        volatile uint32_t ENC0_INT_STAT_p;
        volatile uint32_t ENC0_INT_CLR_p;
        volatile uint32_t ENC0_INT_MASK_p;
        volatile char pad__31[0x48U];
        volatile uint32_t ENC1_MAIN_CONF_p;
        volatile uint32_t ENC1_PICTURE_SIZE_p;
        volatile uint32_t ENC1_SLICE_SIZE_p;
        volatile uint32_t ENC1_MISC_SIZE_p;
        volatile uint32_t ENC1_HRD_DELAYS_p;
        volatile uint32_t ENC1_RC_SCALE_p;
        volatile uint32_t ENC1_RC_SCALE_INC_DEC_p;
        volatile uint32_t ENC1_RC_OFFSETS_1_p;
        volatile uint32_t ENC1_RC_OFFSETS_2_p;
        volatile uint32_t ENC1_RC_OFFSETS_3_p;
        volatile uint32_t ENC1_FLATNESS_DETECTION_p;
        volatile uint32_t ENC1_RC_MODEL_SIZE_p;
        volatile uint32_t ENC1_RC_CONFIG_p;
        volatile uint32_t ENC1_RC_BUF_THRESH_0_p;
        volatile uint32_t ENC1_RC_BUF_THRESH_1_p;
        volatile uint32_t ENC1_RC_BUF_THRESH_2_p;
        volatile uint32_t ENC1_RC_BUF_THRESH_3_p;
        volatile uint32_t ENC1_RC_MIN_QP_0_p;
        volatile uint32_t ENC1_RC_MIN_QP_1_p;
        volatile uint32_t ENC1_RC_MIN_QP_2_p;
        volatile uint32_t ENC1_RC_MAX_QP_0_p;
        volatile uint32_t ENC1_RC_MAX_QP_1_p;
        volatile uint32_t ENC1_RC_MAX_QP_2_p;
        volatile uint32_t ENC1_RC_RANGE_BPG_OFFSETS_0_p;
        volatile uint32_t ENC1_RC_RANGE_BPG_OFFSETS_1_p;
        volatile uint32_t ENC1_RC_RANGE_BPG_OFFSETS_2_p;
        volatile uint32_t ENC1_DPI_CTRL_OUT_DELAY_p;
        volatile char pad__32[0x34U];
        volatile uint32_t ENC1_GENERAL_STATUS_p;
        volatile uint32_t ENC1_HSLICE_STATUS_p;
        volatile uint32_t ENC1_OUT_STATUS_p;
        volatile uint32_t ENC1_INT_STAT_p;
        volatile uint32_t ENC1_INT_CLR_p;
        volatile uint32_t ENC1_INT_MASK_p;
        volatile char pad__33[0x28U];
        volatile uint32_t ENC_ASF_INT_STAT_p;
        volatile uint32_t ENC_ASF_INT_MASK_p;
        volatile uint32_t ENC_ASF_INT_CLR_p;
        volatile char pad__34[0x14U];
        volatile uint32_t ENC0_ASF_SRAM_CORR_p;
        volatile uint32_t ENC0_ASF_SRAM_UNCORR_p;
        volatile uint32_t ENC1_ASF_SRAM_CORR_p;
        volatile uint32_t ENC1_ASF_SRAM_UNCORR_p;
    } mhdp_apb_regs;
} MHDP_ApbRegs;

#endif /* REG_MHDP_APB_REGS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-1_1_a_c99-2 "C99 - limits" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_a_c90-2 "C90 - limits" */
/* parasoft-end-suppress MISRA2012-DIR-4_8 */

