Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 18 Nov 2018 02:37:43 -0000
Received: from icoremail.net (unknown [209.85.210.178])
	by mail-app2 (Coremail) with SMTP id by_KCgC3f_mFPPBbUCCrAQ--.50754S3;
	Sun, 18 Nov 2018 00:06:33 +0800 (CST)
Received: from mail-pf1-f178.google.com (unknown [209.85.210.178])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDnz0uEPPBbtiZOAA--.8115S3;
	Sun, 18 Nov 2018 00:06:28 +0800 (CST)
Received: by mail-pf1-f178.google.com with SMTP id h3so6280949pfg.1
        for <xuliker@zju.edu.cn>; Sat, 17 Nov 2018 08:06:28 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:date:from:to:cc
         :subject:message-id:references:mime-version:content-disposition
         :in-reply-to:user-agent:sender:precedence:list-id;
        bh=qqWYE5Xu3Fd1BGSiTO266lzPduTFEGf/75030QRoWZ0=;
        b=j+/GydcEe8kAA6Zu6xp/4EOFVXGZIhfwQYVDGOh6Guirbe69niD8xp1b5ZNsYagHnC
         GGxZUQRbdrk5BmLKhWAQNNcfOxx+v2nfFmaKXZH+rjINBQVJxwEQ+E6rKx589JNr0XcI
         UPbcpF/3YZuqJY3gELsF8SV7cMO1E0oDafAFyNqMpIr3Tw9VpAliH4SKxNdUKXC9tJxq
         iD5DrTjDuqO/v2TnP0vA8ezeVPU800Er3ZmfMW7W52mUaNwEfbc8X9mc4zhzU5RfEXNr
         5J08pOqwaQxDch0SKrRUvofniyi8TaRLTHOj5D936FJs3gokGp9TzPP8ucezTSXcLm23
         +cAg==
X-Gm-Message-State: AGRZ1gLiNYGk3uKbJC26y7NdDlhxKgC8dBwigle2X4pgQL2Dw3tks+ma
	Is6fWWEsUfGC+TfR7N3LiYgE8afSQaLX/yBYtFwDBCA/+pJB4YnYPw==
X-Received: by 2002:a62:520b:: with SMTP id g11mr13563012pfb.53.1542470788464;
        Sat, 17 Nov 2018 08:06:28 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp661964pju;
        Sat, 17 Nov 2018 08:06:27 -0800 (PST)
X-Google-Smtp-Source: AJdET5cb+mDMkbKJE/xZoaPa6RxiXkzXWLPnZAAixrKqaI84DaM/YtsJZyA57LSZA5O/USXcnY1c
X-Received: by 2002:a63:e101:: with SMTP id z1mr14037360pgh.310.1542470787316;
        Sat, 17 Nov 2018 08:06:27 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542470787; cv=none;
        d=google.com; s=arc-20160816;
        b=VAecFYw/R0bGFPAl/9FsISjE8a4u/ZcOU9ugyqdHCAW5GXqRkALQr78l5y38X2AKLb
         D8iO98CS8LHXQMgM9nAlaDyRmN/rggdwJLcI7wQ77kOaKwb54joWA3UeTo6z8B78B8uw
         VH89gu7E2C0NLRDKtcLOj+ZddIpSZydtYt7NXxuSwNZ56j4XW3TkyPR1GfnzsK/1Ys8S
         5YqC+3j//MQWZgzuaBnxPvhlbWVoDDM9Um47bILfyBNc8sQUmkwVEBQyfPXUCexJr2GE
         dv8iNEw1hcbKEgibqbo5Fm+CWcV53C6poTpKoPXLB6EEwwYhM+f+Jh01i0KETtJKkQJw
         tB6Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:dkim-signature;
        bh=qqWYE5Xu3Fd1BGSiTO266lzPduTFEGf/75030QRoWZ0=;
        b=QRuEduT9S4OlXE6+/yZbAFER13HM/bHajgQk0StcWkcjJPUoFm9LvgwJ1ts382Hcjf
         d+mw05KnCqrjIHhsaA/+bDjXhkjBcIjgLIp1tM++3sp6XBRc/gGyIP8FD1Fii5gQmqeE
         qB5fgT7LW3Wr/d46JuonNYbCY53m1L8ybLbbkuPN8EioBDRBHmHs0ULS56aIEqhBXHRg
         xM9GK28kFXamd74LygCMHJyHvkQMpG5itELnVgVmcDaD/+Uw9JUX2Uo6b9bfTRcsZ+kz
         DKqisGaKVbdd67/VFeLnI6hZRHEVuvf1jQr2Mcpkrlr+3VHYdE3YoegEUFBbugy3W+LS
         3QRg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=LiD65H8g;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id p26si11365015pfj.244.2018.11.17.08.06.12;
        Sat, 17 Nov 2018 08:06:27 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726686AbeKRCXM (ORCPT <rfc822;javier.barrio.mart@gmail.com>
        + 99 others); Sat, 17 Nov 2018 21:23:12 -0500
Received: from fllv0015.ext.ti.com ([198.47.19.141]:39594 "EHLO
        fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726128AbeKRCXM (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 17 Nov 2018 21:23:12 -0500
Received: from fllv0034.itg.ti.com ([10.64.40.246])
        by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id wAHG5Mv1041550;
        Sat, 17 Nov 2018 10:05:22 -0600
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
        s=ti-com-17Q1; t=1542470722;
        bh=qqWYE5Xu3Fd1BGSiTO266lzPduTFEGf/75030QRoWZ0=;
        h=Date:From:To:CC:Subject:References:In-Reply-To;
        b=LiD65H8gU9PEojqvP7GWKEyCQgAjev6dhcGrK1zMqThlw6X15xdJ6UayX0IVgSOVv
         MbBm9gr3p398o2zjxE0WUSR4wm61SUIyyuuBoWsCBOKaLciLo3K+phxVEE7bpkVKYz
         5ixq5gs+T2A9YmhtRIVvdQY8qwMLmGn/9UNlxNHw=
Received: from DFLE106.ent.ti.com (dfle106.ent.ti.com [10.64.6.27])
        by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id wAHG5MJR117856
        (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
        Sat, 17 Nov 2018 10:05:22 -0600
Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE106.ent.ti.com
 (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Sat, 17
 Nov 2018 10:05:22 -0600
Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE103.ent.ti.com
 (10.64.6.24) with Microsoft SMTP Server (version=TLS1_0,
 cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport;
 Sat, 17 Nov 2018 10:05:22 -0600
Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153])
        by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id wAHG5Mg9019321;
        Sat, 17 Nov 2018 10:05:22 -0600
Date: Sat, 17 Nov 2018 10:05:02 -0600
From: Nishanth Menon <nm@ti.com>
To: Vignesh R <vigneshr@ti.com>
CC: Tero Kristo <t-kristo@ti.com>, Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <devicetree@vger.kernel.org>, <linux-omap@vger.kernel.org>,
        Linus Walleij <linus.walleij@linaro.org>,
        Tony Lindgren <tony@atomide.com>
Subject: Re: [PATCH v2 1/4] dt-bindings: pinctrl: k3: Introduce pinmux
 definitions
Message-ID: <20181117160502.dhlqbx5qnmdp5iog@kahuna>
References: <20181113060111.16374-1-vigneshr@ti.com>
 <20181113060111.16374-2-vigneshr@ti.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <20181113060111.16374-2-vigneshr@ti.com>
User-Agent: NeoMutt/20171215
X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDnz0uEPPBbtiZOAA--.8115S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7uw43AF18tF18uF47tryrZwb_yoW5JFWfpa
	1DCa93Jry7AFWxKwsavan5tr1rWw4fJF4a9w47XFy2yFs8uw1Ig3yYqr4YyryDKrsakFW5
	GwnrX342g3sxGw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBEb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW8JVWxJwA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Gr0_Gr1UM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkIecxE
	wVCI4VWUMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVWUCVW8JwCYIxAIcV
	C0I7IYx2IY6xkF7I0E14v26r1j6r4UMxvI42IY6I8E87Iv67AKxVWUJVW8JwCYIxAIcVC2
	z280aVCY1x0267AKxVWUJVW8JwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij2
	8IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18
	MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr4
	1lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xYxBIdaVFxhVjvjDU0xZFpf9x07bel1kUUUUU
	=

On 11:31-20181113, Vignesh R wrote:
> The dt-bindings header for TI K3 AM6 SoCs define a set of macros for
> defining pinmux configs in human readable form, instead of raw-coded
> hex values.
> 
> Signed-off-by: Vignesh R <vigneshr@ti.com>
> ---
>  MAINTAINERS                      |  1 +
>  include/dt-bindings/pinctrl/k3.h | 35 ++++++++++++++++++++++++++++++++
>  2 files changed, 36 insertions(+)
>  create mode 100644 include/dt-bindings/pinctrl/k3.h
> 
> diff --git a/MAINTAINERS b/MAINTAINERS
> index fa45ff36fde9..1574ad6d7ead 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -2204,6 +2204,7 @@ S:	Supported
>  F:	Documentation/devicetree/bindings/arm/ti/k3.txt
>  F:	arch/arm64/boot/dts/ti/Makefile
>  F:	arch/arm64/boot/dts/ti/k3-*
> +F:	include/dt-bindings/pinctrl/k3.h
>  
>  ARM/TEXAS INSTRUMENT KEYSTONE ARCHITECTURE
>  M:	Santosh Shilimkar <ssantosh@kernel.org>
> diff --git a/include/dt-bindings/pinctrl/k3.h b/include/dt-bindings/pinctrl/k3.h
> new file mode 100644
> index 000000000000..463d845a9b36
> --- /dev/null
> +++ b/include/dt-bindings/pinctrl/k3.h
> @@ -0,0 +1,35 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
> +/*
> + * This header provides constants for pinctrl bindings for TI's K3 SoC
> + * family.
> + *
> + * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
> + */
> +#ifndef _DT_BINDINGS_PINCTRL_TI_K3_H
> +#define _DT_BINDINGS_PINCTRL_TI_K3_H
> +
> +#define PULLUDEN_SHIFT		(16)
> +#define PULLTYPESEL_SHIFT	(17)
> +#define RXACTIVE_SHIFT		(18)
> +
> +#define PULL_DISABLE		(1 << PULLUDEN_SHIFT)
> +#define PULL_ENABLE		(0 << PULLUDEN_SHIFT)
> +
> +#define PULL_UP			(1 << PULLTYPESEL_SHIFT | PULL_ENABLE)
> +#define PULL_DOWN		(0 << PULLTYPESEL_SHIFT | PULL_ENABLE)
> +
> +#define INPUT_EN		(1 << RXACTIVE_SHIFT)
> +#define INPUT_DISABLE		(0 << RXACTIVE_SHIFT)
> +
> +/* Only these macros are expected be used directly in device tree files */
> +#define PIN_OUTPUT		(INPUT_DISABLE | PULL_DISABLE)
> +#define PIN_OUTPUT_PULLUP	(INPUT_DISABLE | PULL_UP)
> +#define PIN_OUTPUT_PULLDOWN	(INPUT_DISABLE | PULL_DOWN)
> +#define PIN_INPUT		(INPUT_EN | PULL_DISABLE)
> +#define PIN_INPUT_PULLUP	(INPUT_EN | PULL_UP)
> +#define PIN_INPUT_PULLDOWN	(INPUT_EN | PULL_DOWN)


Thanks for reducing the combinations down to the minimum needed. We can
worry about the DS and isolation bits when we have a real user for them.

Acked-by: Nishanth Menon <nm@ti.com>

Tero: v4.21-rc1 perhaps ?

-- 
Regards,
Nishanth Menon
