#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1babfc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bac150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b9d2d0 .functor NOT 1, L_0x1c09b70, C4<0>, C4<0>, C4<0>;
L_0x1c09950 .functor XOR 2, L_0x1c09810, L_0x1c098b0, C4<00>, C4<00>;
L_0x1c09a60 .functor XOR 2, L_0x1c09950, L_0x1c099c0, C4<00>, C4<00>;
v0x1c01110_0 .net *"_ivl_10", 1 0, L_0x1c099c0;  1 drivers
v0x1c01210_0 .net *"_ivl_12", 1 0, L_0x1c09a60;  1 drivers
v0x1c012f0_0 .net *"_ivl_2", 1 0, L_0x1c044d0;  1 drivers
v0x1c013b0_0 .net *"_ivl_4", 1 0, L_0x1c09810;  1 drivers
v0x1c01490_0 .net *"_ivl_6", 1 0, L_0x1c098b0;  1 drivers
v0x1c015c0_0 .net *"_ivl_8", 1 0, L_0x1c09950;  1 drivers
v0x1c016a0_0 .net "a", 0 0, v0x1bfbc10_0;  1 drivers
v0x1c01740_0 .net "b", 0 0, v0x1bfbcb0_0;  1 drivers
v0x1c017e0_0 .net "c", 0 0, v0x1bfbd50_0;  1 drivers
v0x1c01880_0 .var "clk", 0 0;
v0x1c01920_0 .net "d", 0 0, v0x1bfbe90_0;  1 drivers
v0x1c019c0_0 .net "out_pos_dut", 0 0, L_0x1c09470;  1 drivers
v0x1c01a60_0 .net "out_pos_ref", 0 0, L_0x1c02f90;  1 drivers
v0x1c01b00_0 .net "out_sop_dut", 0 0, L_0x1c03ef0;  1 drivers
v0x1c01ba0_0 .net "out_sop_ref", 0 0, L_0x1bd63c0;  1 drivers
v0x1c01c40_0 .var/2u "stats1", 223 0;
v0x1c01ce0_0 .var/2u "strobe", 0 0;
v0x1c01d80_0 .net "tb_match", 0 0, L_0x1c09b70;  1 drivers
v0x1c01e50_0 .net "tb_mismatch", 0 0, L_0x1b9d2d0;  1 drivers
v0x1c01ef0_0 .net "wavedrom_enable", 0 0, v0x1bfc160_0;  1 drivers
v0x1c01fc0_0 .net "wavedrom_title", 511 0, v0x1bfc200_0;  1 drivers
L_0x1c044d0 .concat [ 1 1 0 0], L_0x1c02f90, L_0x1bd63c0;
L_0x1c09810 .concat [ 1 1 0 0], L_0x1c02f90, L_0x1bd63c0;
L_0x1c098b0 .concat [ 1 1 0 0], L_0x1c09470, L_0x1c03ef0;
L_0x1c099c0 .concat [ 1 1 0 0], L_0x1c02f90, L_0x1bd63c0;
L_0x1c09b70 .cmp/eeq 2, L_0x1c044d0, L_0x1c09a60;
S_0x1bac2e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bac150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b9d6b0 .functor AND 1, v0x1bfbd50_0, v0x1bfbe90_0, C4<1>, C4<1>;
L_0x1b9da90 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1b9de70 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e0f0 .functor AND 1, L_0x1b9da90, L_0x1b9de70, C4<1>, C4<1>;
L_0x1bb6bd0 .functor AND 1, L_0x1b9e0f0, v0x1bfbd50_0, C4<1>, C4<1>;
L_0x1bd63c0 .functor OR 1, L_0x1b9d6b0, L_0x1bb6bd0, C4<0>, C4<0>;
L_0x1c02410 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c02480 .functor OR 1, L_0x1c02410, v0x1bfbe90_0, C4<0>, C4<0>;
L_0x1c02590 .functor AND 1, v0x1bfbd50_0, L_0x1c02480, C4<1>, C4<1>;
L_0x1c02650 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c02720 .functor OR 1, L_0x1c02650, v0x1bfbcb0_0, C4<0>, C4<0>;
L_0x1c02790 .functor AND 1, L_0x1c02590, L_0x1c02720, C4<1>, C4<1>;
L_0x1c02910 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c02980 .functor OR 1, L_0x1c02910, v0x1bfbe90_0, C4<0>, C4<0>;
L_0x1c028a0 .functor AND 1, v0x1bfbd50_0, L_0x1c02980, C4<1>, C4<1>;
L_0x1c02b10 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c02c10 .functor OR 1, L_0x1c02b10, v0x1bfbe90_0, C4<0>, C4<0>;
L_0x1c02cd0 .functor AND 1, L_0x1c028a0, L_0x1c02c10, C4<1>, C4<1>;
L_0x1c02e80 .functor XNOR 1, L_0x1c02790, L_0x1c02cd0, C4<0>, C4<0>;
v0x1b9cc00_0 .net *"_ivl_0", 0 0, L_0x1b9d6b0;  1 drivers
v0x1b9d000_0 .net *"_ivl_12", 0 0, L_0x1c02410;  1 drivers
v0x1b9d3e0_0 .net *"_ivl_14", 0 0, L_0x1c02480;  1 drivers
v0x1b9d7c0_0 .net *"_ivl_16", 0 0, L_0x1c02590;  1 drivers
v0x1b9dba0_0 .net *"_ivl_18", 0 0, L_0x1c02650;  1 drivers
v0x1b9df80_0 .net *"_ivl_2", 0 0, L_0x1b9da90;  1 drivers
v0x1b9e200_0 .net *"_ivl_20", 0 0, L_0x1c02720;  1 drivers
v0x1bfa180_0 .net *"_ivl_24", 0 0, L_0x1c02910;  1 drivers
v0x1bfa260_0 .net *"_ivl_26", 0 0, L_0x1c02980;  1 drivers
v0x1bfa340_0 .net *"_ivl_28", 0 0, L_0x1c028a0;  1 drivers
v0x1bfa420_0 .net *"_ivl_30", 0 0, L_0x1c02b10;  1 drivers
v0x1bfa500_0 .net *"_ivl_32", 0 0, L_0x1c02c10;  1 drivers
v0x1bfa5e0_0 .net *"_ivl_36", 0 0, L_0x1c02e80;  1 drivers
L_0x7f374312b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bfa6a0_0 .net *"_ivl_38", 0 0, L_0x7f374312b018;  1 drivers
v0x1bfa780_0 .net *"_ivl_4", 0 0, L_0x1b9de70;  1 drivers
v0x1bfa860_0 .net *"_ivl_6", 0 0, L_0x1b9e0f0;  1 drivers
v0x1bfa940_0 .net *"_ivl_8", 0 0, L_0x1bb6bd0;  1 drivers
v0x1bfaa20_0 .net "a", 0 0, v0x1bfbc10_0;  alias, 1 drivers
v0x1bfaae0_0 .net "b", 0 0, v0x1bfbcb0_0;  alias, 1 drivers
v0x1bfaba0_0 .net "c", 0 0, v0x1bfbd50_0;  alias, 1 drivers
v0x1bfac60_0 .net "d", 0 0, v0x1bfbe90_0;  alias, 1 drivers
v0x1bfad20_0 .net "out_pos", 0 0, L_0x1c02f90;  alias, 1 drivers
v0x1bfade0_0 .net "out_sop", 0 0, L_0x1bd63c0;  alias, 1 drivers
v0x1bfaea0_0 .net "pos0", 0 0, L_0x1c02790;  1 drivers
v0x1bfaf60_0 .net "pos1", 0 0, L_0x1c02cd0;  1 drivers
L_0x1c02f90 .functor MUXZ 1, L_0x7f374312b018, L_0x1c02790, L_0x1c02e80, C4<>;
S_0x1bfb0e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bac150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bfbc10_0 .var "a", 0 0;
v0x1bfbcb0_0 .var "b", 0 0;
v0x1bfbd50_0 .var "c", 0 0;
v0x1bfbdf0_0 .net "clk", 0 0, v0x1c01880_0;  1 drivers
v0x1bfbe90_0 .var "d", 0 0;
v0x1bfbf80_0 .var/2u "fail", 0 0;
v0x1bfc020_0 .var/2u "fail1", 0 0;
v0x1bfc0c0_0 .net "tb_match", 0 0, L_0x1c09b70;  alias, 1 drivers
v0x1bfc160_0 .var "wavedrom_enable", 0 0;
v0x1bfc200_0 .var "wavedrom_title", 511 0;
E_0x1baa930/0 .event negedge, v0x1bfbdf0_0;
E_0x1baa930/1 .event posedge, v0x1bfbdf0_0;
E_0x1baa930 .event/or E_0x1baa930/0, E_0x1baa930/1;
S_0x1bfb410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bfb0e0;
 .timescale -12 -12;
v0x1bfb650_0 .var/2s "i", 31 0;
E_0x1baa7d0 .event posedge, v0x1bfbdf0_0;
S_0x1bfb750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bfb0e0;
 .timescale -12 -12;
v0x1bfb950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bfba30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bfb0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bfc3e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bac150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c03140 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c032e0 .functor AND 1, v0x1bfbc10_0, L_0x1c03140, C4<1>, C4<1>;
L_0x1c033c0 .functor NOT 1, v0x1bfbd50_0, C4<0>, C4<0>, C4<0>;
L_0x1c03540 .functor AND 1, L_0x1c032e0, L_0x1c033c0, C4<1>, C4<1>;
L_0x1c03680 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c03800 .functor AND 1, L_0x1c03540, L_0x1c03680, C4<1>, C4<1>;
L_0x1c03950 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c03ad0 .functor AND 1, L_0x1c03950, v0x1bfbcb0_0, C4<1>, C4<1>;
L_0x1c03be0 .functor AND 1, L_0x1c03ad0, v0x1bfbd50_0, C4<1>, C4<1>;
L_0x1c03ca0 .functor AND 1, L_0x1c03be0, v0x1bfbe90_0, C4<1>, C4<1>;
L_0x1c03dc0 .functor OR 1, L_0x1c03800, L_0x1c03ca0, C4<0>, C4<0>;
L_0x1c03e80 .functor AND 1, v0x1bfbc10_0, v0x1bfbcb0_0, C4<1>, C4<1>;
L_0x1c03f60 .functor AND 1, L_0x1c03e80, v0x1bfbd50_0, C4<1>, C4<1>;
L_0x1c04020 .functor AND 1, L_0x1c03f60, v0x1bfbe90_0, C4<1>, C4<1>;
L_0x1c03ef0 .functor OR 1, L_0x1c03dc0, L_0x1c04020, C4<0>, C4<0>;
L_0x1c04250 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c04350 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c043c0 .functor OR 1, L_0x1c04250, L_0x1c04350, C4<0>, C4<0>;
L_0x1c04570 .functor NOT 1, v0x1bfbd50_0, C4<0>, C4<0>, C4<0>;
L_0x1c045e0 .functor OR 1, L_0x1c043c0, L_0x1c04570, C4<0>, C4<0>;
L_0x1c047a0 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c04810 .functor OR 1, L_0x1c045e0, L_0x1c047a0, C4<0>, C4<0>;
L_0x1c049e0 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c04a50 .functor OR 1, v0x1bfbc10_0, L_0x1c049e0, C4<0>, C4<0>;
L_0x1c04be0 .functor NOT 1, v0x1bfbd50_0, C4<0>, C4<0>, C4<0>;
L_0x1c04c50 .functor OR 1, L_0x1c04a50, L_0x1c04be0, C4<0>, C4<0>;
L_0x1c04e40 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c04eb0 .functor OR 1, L_0x1c04c50, L_0x1c04e40, C4<0>, C4<0>;
L_0x1c050b0 .functor AND 1, L_0x1c04810, L_0x1c04eb0, C4<1>, C4<1>;
L_0x1c051c0 .functor OR 1, v0x1bfbc10_0, v0x1bfbcb0_0, C4<0>, C4<0>;
L_0x1c05330 .functor NOT 1, v0x1bfbd50_0, C4<0>, C4<0>, C4<0>;
L_0x1c053a0 .functor OR 1, L_0x1c051c0, L_0x1c05330, C4<0>, C4<0>;
L_0x1c055c0 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c05630 .functor OR 1, L_0x1c053a0, L_0x1c055c0, C4<0>, C4<0>;
L_0x1c05860 .functor AND 1, L_0x1c050b0, L_0x1c05630, C4<1>, C4<1>;
L_0x1c05970 .functor OR 1, v0x1bfbc10_0, v0x1bfbcb0_0, C4<0>, C4<0>;
L_0x1c05b10 .functor OR 1, L_0x1c05970, v0x1bfbd50_0, C4<0>, C4<0>;
L_0x1c05bd0 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c059e0 .functor OR 1, L_0x1c05b10, L_0x1c05bd0, C4<0>, C4<0>;
L_0x1c05d80 .functor AND 1, L_0x1c05860, L_0x1c059e0, C4<1>, C4<1>;
L_0x1c05fe0 .functor OR 1, v0x1bfbc10_0, v0x1bfbcb0_0, C4<0>, C4<0>;
L_0x1c06050 .functor OR 1, L_0x1c05fe0, v0x1bfbd50_0, C4<0>, C4<0>;
L_0x1c06270 .functor OR 1, L_0x1c06050, v0x1bfbe90_0, C4<0>, C4<0>;
L_0x1c06330 .functor AND 1, L_0x1c05d80, L_0x1c06270, C4<1>, C4<1>;
L_0x1c065b0 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c06620 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c06810 .functor OR 1, L_0x1c065b0, L_0x1c06620, C4<0>, C4<0>;
L_0x1c06920 .functor NOT 1, v0x1bfbd50_0, C4<0>, C4<0>, C4<0>;
L_0x1c06d30 .functor OR 1, L_0x1c06810, L_0x1c06920, C4<0>, C4<0>;
L_0x1c06e40 .functor OR 1, L_0x1c06d30, v0x1bfbe90_0, C4<0>, C4<0>;
L_0x1c072b0 .functor AND 1, L_0x1c06330, L_0x1c06e40, C4<1>, C4<1>;
L_0x1c073c0 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c077f0 .functor NOT 1, v0x1bfbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c07860 .functor OR 1, L_0x1c073c0, L_0x1c077f0, C4<0>, C4<0>;
L_0x1c07b30 .functor OR 1, L_0x1c07860, v0x1bfbd50_0, C4<0>, C4<0>;
L_0x1c07bf0 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c07e30 .functor OR 1, L_0x1c07b30, L_0x1c07bf0, C4<0>, C4<0>;
L_0x1c07f40 .functor AND 1, L_0x1c072b0, L_0x1c07e30, C4<1>, C4<1>;
L_0x1c08230 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c082a0 .functor OR 1, L_0x1c08230, v0x1bfbcb0_0, C4<0>, C4<0>;
L_0x1c08550 .functor NOT 1, v0x1bfbd50_0, C4<0>, C4<0>, C4<0>;
L_0x1c085c0 .functor OR 1, L_0x1c082a0, L_0x1c08550, C4<0>, C4<0>;
L_0x1c088d0 .functor OR 1, L_0x1c085c0, v0x1bfbe90_0, C4<0>, C4<0>;
L_0x1c08990 .functor AND 1, L_0x1c07f40, L_0x1c088d0, C4<1>, C4<1>;
L_0x1c08cb0 .functor NOT 1, v0x1bfbc10_0, C4<0>, C4<0>, C4<0>;
L_0x1c08d20 .functor OR 1, L_0x1c08cb0, v0x1bfbcb0_0, C4<0>, C4<0>;
L_0x1c09000 .functor OR 1, L_0x1c08d20, v0x1bfbd50_0, C4<0>, C4<0>;
L_0x1c090c0 .functor NOT 1, v0x1bfbe90_0, C4<0>, C4<0>, C4<0>;
L_0x1c09360 .functor OR 1, L_0x1c09000, L_0x1c090c0, C4<0>, C4<0>;
L_0x1c09470 .functor AND 1, L_0x1c08990, L_0x1c09360, C4<1>, C4<1>;
v0x1bfc5a0_0 .net *"_ivl_0", 0 0, L_0x1c03140;  1 drivers
v0x1bfc680_0 .net *"_ivl_10", 0 0, L_0x1c03800;  1 drivers
v0x1bfc760_0 .net *"_ivl_100", 0 0, L_0x1c072b0;  1 drivers
v0x1bfc850_0 .net *"_ivl_102", 0 0, L_0x1c073c0;  1 drivers
v0x1bfc930_0 .net *"_ivl_104", 0 0, L_0x1c077f0;  1 drivers
v0x1bfca60_0 .net *"_ivl_106", 0 0, L_0x1c07860;  1 drivers
v0x1bfcb40_0 .net *"_ivl_108", 0 0, L_0x1c07b30;  1 drivers
v0x1bfcc20_0 .net *"_ivl_110", 0 0, L_0x1c07bf0;  1 drivers
v0x1bfcd00_0 .net *"_ivl_112", 0 0, L_0x1c07e30;  1 drivers
v0x1bfce70_0 .net *"_ivl_114", 0 0, L_0x1c07f40;  1 drivers
v0x1bfcf50_0 .net *"_ivl_116", 0 0, L_0x1c08230;  1 drivers
v0x1bfd030_0 .net *"_ivl_118", 0 0, L_0x1c082a0;  1 drivers
v0x1bfd110_0 .net *"_ivl_12", 0 0, L_0x1c03950;  1 drivers
v0x1bfd1f0_0 .net *"_ivl_120", 0 0, L_0x1c08550;  1 drivers
v0x1bfd2d0_0 .net *"_ivl_122", 0 0, L_0x1c085c0;  1 drivers
v0x1bfd3b0_0 .net *"_ivl_124", 0 0, L_0x1c088d0;  1 drivers
v0x1bfd490_0 .net *"_ivl_126", 0 0, L_0x1c08990;  1 drivers
v0x1bfd680_0 .net *"_ivl_128", 0 0, L_0x1c08cb0;  1 drivers
v0x1bfd760_0 .net *"_ivl_130", 0 0, L_0x1c08d20;  1 drivers
v0x1bfd840_0 .net *"_ivl_132", 0 0, L_0x1c09000;  1 drivers
v0x1bfd920_0 .net *"_ivl_134", 0 0, L_0x1c090c0;  1 drivers
v0x1bfda00_0 .net *"_ivl_136", 0 0, L_0x1c09360;  1 drivers
v0x1bfdae0_0 .net *"_ivl_14", 0 0, L_0x1c03ad0;  1 drivers
v0x1bfdbc0_0 .net *"_ivl_16", 0 0, L_0x1c03be0;  1 drivers
v0x1bfdca0_0 .net *"_ivl_18", 0 0, L_0x1c03ca0;  1 drivers
v0x1bfdd80_0 .net *"_ivl_2", 0 0, L_0x1c032e0;  1 drivers
v0x1bfde60_0 .net *"_ivl_20", 0 0, L_0x1c03dc0;  1 drivers
v0x1bfdf40_0 .net *"_ivl_22", 0 0, L_0x1c03e80;  1 drivers
v0x1bfe020_0 .net *"_ivl_24", 0 0, L_0x1c03f60;  1 drivers
v0x1bfe100_0 .net *"_ivl_26", 0 0, L_0x1c04020;  1 drivers
v0x1bfe1e0_0 .net *"_ivl_30", 0 0, L_0x1c04250;  1 drivers
v0x1bfe2c0_0 .net *"_ivl_32", 0 0, L_0x1c04350;  1 drivers
v0x1bfe3a0_0 .net *"_ivl_34", 0 0, L_0x1c043c0;  1 drivers
v0x1bfe690_0 .net *"_ivl_36", 0 0, L_0x1c04570;  1 drivers
v0x1bfe770_0 .net *"_ivl_38", 0 0, L_0x1c045e0;  1 drivers
v0x1bfe850_0 .net *"_ivl_4", 0 0, L_0x1c033c0;  1 drivers
v0x1bfe930_0 .net *"_ivl_40", 0 0, L_0x1c047a0;  1 drivers
v0x1bfea10_0 .net *"_ivl_42", 0 0, L_0x1c04810;  1 drivers
v0x1bfeaf0_0 .net *"_ivl_44", 0 0, L_0x1c049e0;  1 drivers
v0x1bfebd0_0 .net *"_ivl_46", 0 0, L_0x1c04a50;  1 drivers
v0x1bfecb0_0 .net *"_ivl_48", 0 0, L_0x1c04be0;  1 drivers
v0x1bfed90_0 .net *"_ivl_50", 0 0, L_0x1c04c50;  1 drivers
v0x1bfee70_0 .net *"_ivl_52", 0 0, L_0x1c04e40;  1 drivers
v0x1bfef50_0 .net *"_ivl_54", 0 0, L_0x1c04eb0;  1 drivers
v0x1bff030_0 .net *"_ivl_56", 0 0, L_0x1c050b0;  1 drivers
v0x1bff110_0 .net *"_ivl_58", 0 0, L_0x1c051c0;  1 drivers
v0x1bff1f0_0 .net *"_ivl_6", 0 0, L_0x1c03540;  1 drivers
v0x1bff2d0_0 .net *"_ivl_60", 0 0, L_0x1c05330;  1 drivers
v0x1bff3b0_0 .net *"_ivl_62", 0 0, L_0x1c053a0;  1 drivers
v0x1bff490_0 .net *"_ivl_64", 0 0, L_0x1c055c0;  1 drivers
v0x1bff570_0 .net *"_ivl_66", 0 0, L_0x1c05630;  1 drivers
v0x1bff650_0 .net *"_ivl_68", 0 0, L_0x1c05860;  1 drivers
v0x1bff730_0 .net *"_ivl_70", 0 0, L_0x1c05970;  1 drivers
v0x1bff810_0 .net *"_ivl_72", 0 0, L_0x1c05b10;  1 drivers
v0x1bff8f0_0 .net *"_ivl_74", 0 0, L_0x1c05bd0;  1 drivers
v0x1bff9d0_0 .net *"_ivl_76", 0 0, L_0x1c059e0;  1 drivers
v0x1bffab0_0 .net *"_ivl_78", 0 0, L_0x1c05d80;  1 drivers
v0x1bffb90_0 .net *"_ivl_8", 0 0, L_0x1c03680;  1 drivers
v0x1bffc70_0 .net *"_ivl_80", 0 0, L_0x1c05fe0;  1 drivers
v0x1bffd50_0 .net *"_ivl_82", 0 0, L_0x1c06050;  1 drivers
v0x1bffe30_0 .net *"_ivl_84", 0 0, L_0x1c06270;  1 drivers
v0x1bfff10_0 .net *"_ivl_86", 0 0, L_0x1c06330;  1 drivers
v0x1bffff0_0 .net *"_ivl_88", 0 0, L_0x1c065b0;  1 drivers
v0x1c000d0_0 .net *"_ivl_90", 0 0, L_0x1c06620;  1 drivers
v0x1c001b0_0 .net *"_ivl_92", 0 0, L_0x1c06810;  1 drivers
v0x1c006a0_0 .net *"_ivl_94", 0 0, L_0x1c06920;  1 drivers
v0x1c00780_0 .net *"_ivl_96", 0 0, L_0x1c06d30;  1 drivers
v0x1c00860_0 .net *"_ivl_98", 0 0, L_0x1c06e40;  1 drivers
v0x1c00940_0 .net "a", 0 0, v0x1bfbc10_0;  alias, 1 drivers
v0x1c009e0_0 .net "b", 0 0, v0x1bfbcb0_0;  alias, 1 drivers
v0x1c00ad0_0 .net "c", 0 0, v0x1bfbd50_0;  alias, 1 drivers
v0x1c00bc0_0 .net "d", 0 0, v0x1bfbe90_0;  alias, 1 drivers
v0x1c00cb0_0 .net "out_pos", 0 0, L_0x1c09470;  alias, 1 drivers
v0x1c00d70_0 .net "out_sop", 0 0, L_0x1c03ef0;  alias, 1 drivers
S_0x1c00ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bac150;
 .timescale -12 -12;
E_0x1b929f0 .event anyedge, v0x1c01ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c01ce0_0;
    %nor/r;
    %assign/vec4 v0x1c01ce0_0, 0;
    %wait E_0x1b929f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bfb0e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfbf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfc020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bfb0e0;
T_4 ;
    %wait E_0x1baa930;
    %load/vec4 v0x1bfc0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfbf80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bfb0e0;
T_5 ;
    %wait E_0x1baa7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %wait E_0x1baa7d0;
    %load/vec4 v0x1bfbf80_0;
    %store/vec4 v0x1bfc020_0, 0, 1;
    %fork t_1, S_0x1bfb410;
    %jmp t_0;
    .scope S_0x1bfb410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bfb650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bfb650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1baa7d0;
    %load/vec4 v0x1bfb650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfb650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bfb650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bfb0e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1baa930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfbcb0_0, 0;
    %assign/vec4 v0x1bfbc10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bfbf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bfc020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bac150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c01880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c01ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bac150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c01880_0;
    %inv;
    %store/vec4 v0x1c01880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bac150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bfbdf0_0, v0x1c01e50_0, v0x1c016a0_0, v0x1c01740_0, v0x1c017e0_0, v0x1c01920_0, v0x1c01ba0_0, v0x1c01b00_0, v0x1c01a60_0, v0x1c019c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bac150;
T_9 ;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bac150;
T_10 ;
    %wait E_0x1baa930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c01c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
    %load/vec4 v0x1c01d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c01c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c01ba0_0;
    %load/vec4 v0x1c01ba0_0;
    %load/vec4 v0x1c01b00_0;
    %xor;
    %load/vec4 v0x1c01ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c01a60_0;
    %load/vec4 v0x1c01a60_0;
    %load/vec4 v0x1c019c0_0;
    %xor;
    %load/vec4 v0x1c01a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c01c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c01c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter8/response0/top_module.sv";
