Warnings in file C:\Users\23945\Documents\AlchitryProjects\Snake\source\beta_cpu.luc:
    Line 122, Column 34 : The signal "random_number_generator.num" is wider than "regfile_system.write_data" and the most significant bits will be dropped
    Line 3, Column 4 : "slowclk" was never used
Warnings in file C:\Users\23945\Documents\AlchitryProjects\Snake\source\au_top.luc:
    Line 117, Column 26 : The signal "memory_unit.data_memory_output" is wider than "matrixwriter.data" and the most significant bits will be dropped
    Line 3, Column 4 : "rst_n" was never used
    Line 100, Column 17 : The signal "memory_unit.data_memory_output" is wider than "led[2:0]" and the most significant bits will be dropped
    Line 110, Column 26 : The signal "beta.mem_data_address[15:0]" is wider than "memory_unit.waddr" and the most significant bits will be dropped
    Line 111, Column 26 : The signal "beta.mem_data_address[15:0]" is wider than "memory_unit.raddr" and the most significant bits will be dropped
Warnings in file C:\Users\23945\Documents\AlchitryProjects\Snake\source\memoryunit.luc:
    Line 331, Column 29 : The signal "data_memory_input" is wider than "data_memory.write_data" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\23945\Documents\AlchitryProjects\Snake\work\project.tcl}
# set projDir "C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado"
# set projName "Snake"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/au_top_0.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/button_conditioner_1.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/edge_detector_2.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/beta_cpu_3.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/counter_4.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/edge_detector_5.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/memoryunit_6.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/reset_conditioner_7.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/matrix_writer_8.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/pipeline_9.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/pn_gen_10.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/control_unit_11.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/alu_12.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/regfile_13.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/simple_dual_ram_14.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/adder_15.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/boolean_16.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/shifter_17.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/compare_18.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Wed Nov 18 01:55:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Nov 18 01:55:09 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_9' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pipeline_9.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_9' (1#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pipeline_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (3#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'beta_cpu_3' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_10' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_10' (4#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
INFO: [Synth 8-6157] synthesizing module 'control_unit_11' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/control_unit_11.v:7]
	Parameter CU_ROM bound to: 1152'b011100000000000100000000110001101100000000110000101100000000110000001100011100000000000100000000101011001100000000101111001100000000101100001100011100000000000100000000111011101100000000111010101100000000111001101100011100000000000100011100000000000100000000100000101100000000100000001100011100000000000100000000010001101100000000010000101100000000010000001100011100000000000100000000001011001100000000001111001100000000001100001100011100000000000100000000011011101100000000011010101100000000011001101100011100000000000100011100000000000100000000000000101100000000000000001100000010001101010110000010001101000100000010001101000100011100000000000100000000000000001100011100000000000100000001100000000001000000100000010110011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_11' (5#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/control_unit_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_12' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_15' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/adder_15.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_15' (6#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16' (7#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_17' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_17' (8#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_18' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_18' (9#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/alu_12.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_12' (10#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_13' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/regfile_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_13' (11#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/regfile_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:143]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:155]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:172]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:184]
INFO: [Synth 8-6155] done synthesizing module 'beta_cpu_3' (12#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 5'b11011 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (13#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (14#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'memoryunit_6' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/memoryunit_6.v:7]
	Parameter SAMPLE_CODE bound to: 9728'b011101111111111111111110110110110111011111111111111111111111110011000011100111000000000000000001011110111111101111111111111110101101011101111100000000000000000011000011101111010000000000000001011101111111101100000000000001011101011101111101000000000111111110000011100111111111100000000000100000111011111111111000000000001000001110011111111110000000000010110111010110101110100000000000101101110011100111100000000000001100001110111111000000000000101011000011100111110000000000001011011011110101111100000000000000000110111100111111000000000000000001110111111111100000000000000110100000111101110011111000000000001010001110011100111010000000000010010011101000011101000000000000100100111000000011001000000000000111101111110100000000000001011010100110100101001110000000000000101001111001110011101000000000001010011010010100101010000000000011010011101111010000000000000000110100111001110000000000000000001101011110100001000000000100000011010111100000000000000000100000110101101010000100000000000000001101011010000000000000000000000001111011111111000000000000100000101000111001110011101000000000001001001110100001101000000000000010010011100000001001100000000000011110111111110000000000000001001101001110010110000000000000100101111011111111000000000000100110101000111001110011101000000000001001001110100001100010000000000010010011100000001000000000000000011110111111110000000000000010101101001110010110000000000000100001111011111111000000000000101100101000111001110011101000000000001001001110100001011110000000000010010011100000000111000000000000011110111111110000000000000100001101001110010110000000000000011101111011111111000000000000110010101000111001110011101000000000001001001110100001011010000000000010010011100000000110000000000000011110111111110000000000000101101101001110010110000000000000011001111011111111000000000000111000101000111001110011101000000000001001001110100001010110000000000010010011100000000101000000000000011110111111110000000000000111001101001110010110000000000000010101111011111111000000000000111110101000111001110011101000000000001001001110100001010010000000000010010011100000000100000000000000011110111111110000000000001000101101001110010110000000000000010001111011111111000000000001000100101000111001110011101000000000001001001110100001001110000000000010010011100000000011000000000000011110111111110000000000001010001101001110010110000000000000001101111011111111000000000001001010101000111001110011101000000000001001001110100001001010000000000010010011100000000010000000000000011110111111110000000000001011101101001110010110000000000000001001111011111111000000000001010000101000111001110011101000000000001001001110100001000110000000000010010011100000000001000000000000011110111111110000000000001101001101001110010110000000000000000101100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110110010000000000001000010100111100111001001100000000000101100111001001011100000000000001100001110011111000000000000011001111011111111000000000000001001110101111001011000000000000010100110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000010110011101111100000000000000000011000011011111110000000000001000111000111011000000000000000100001010011110011100100010000000000010110011100100001110000000000000110000111001111100000000000001100111101111111100000000000001010011010111100101100000000000001001011001110111110000000000000000000111101111111101000000000000000111000011011111110000000000000001011001110111110000000000000000001100001101111111000000000000100011100011101011100000000000010000101001111001110001111000000000001011001110001110111000000000000011000011100111110000000000000110011110111111110000000000000111111101011110010110000000000000100001100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110101100000000000001000010100111100111000110100000000000101100111000110011100000
000000001100001110011111000000000000011001111011111111000000000000101010110101111001011000000000000001110110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000010110011101111100000000000000000011000011011111110000000000001000111000111010101000000000000100001010011110011100010110000000000010110011100010101110000000000000110000111001111100000000000001100111101111111100000000000011010111010111100101100000000000000110011001110111110000000000000000000111101111111101000000000000000111000011011111110000000000000001011001110111110000000000000000001100001101111111000000000000100011100011101010000000000000010000101001111001110001001000000000001011001110001000111000000000000011000011100111110000000000000110011110111111110000000000010000001101011110010110000000000000010101100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110100110000000000001000010100111100111000011100000000000101100111000011011100000000000001100001110011111000000000000011001111011111111000000000001001011110101111001011000000000000001000110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000010110011101111100000000000000000011000011011111110000000000001000111000111010010000000000000100001010011110011100001010000000000010110011100001001110000000000000110000111001111100000000000001100111101111111100000000000101011011010111100101100000000000000011011001110111110000000000000000000111101111111101000000000000000111000011011111110000000000000001011001110111110000000000000000001100001101111111000000000000100011100011101000100000000000010000101001111001110000011000000000001011001110000010111000000000000011000011100111110000000000000110011110111111110000000000011000011101011110010110000000000000001001100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110100000000000000001000010100111100111000000100000000000101100111000000011100000000000001100001110011111000000000000011001111011111111000000000001101100110101111001011000000000000000010110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000100110011101111100000000000000000011000011011111110000000000010000111000111011100100000000000100001010011110011100110100000000000010110011100110011110000000000000110000111001111100000000000001101000001110110101111110000000000010000011100101001111100000000000100000100111110111111000000000001000001001011100111110000000000010000010101100111111100000000000100000101001001011111000000000000111101111111011000000000000011011010011011101100000000000001001100000111011010111111000000000001000001110010100111110000000000010000010001111011111100000000000100000100001110011111000000000001000001010110001111110000000000010000010100100001111100000000000011110111111101100000000000011101101001101110110000000000000100010000011101101011111100000000000100000111001010011111000000000001000000111111101111110000000000010000001110111001111100000000000100000101010111111111000000000001000001010001110111110000000000001111011111110110000000000010110110100110111011000000000000001111000001110110101111110000000000010000011100101001111100000000000100000011011110111111000000000001000000110011100111110000000000010000010101011011111100000000000100000101000110011111000000000000111101111111011000000000001111011010011011101100000000000000110100000111011010111111000000000001000001110010100111110000000000010000001011111011111100000000000100000010101110011111000000000001000001010101011111110000000000010000010100010101111100000000000011110111111101100000000001001101101001101110110000000000000010110000011101101011111100000000000100000111001010011111000000000001000000100111101111110000000000010000001000111001111100000000000100000101010100111111000000000001000001010001000111110000000000001111011111110110000000000101110110100110111011000000000000001001000001110110101111110000000000010000011100101001111100
0... (message truncated)
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_14' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/simple_dual_ram_14.v:48]
	Parameter SIZE bound to: 3'b110 
	Parameter DEPTH bound to: 11'b10000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_14' (15#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/simple_dual_ram_14.v:48]
INFO: [Synth 8-6155] done synthesizing module 'memoryunit_6' (16#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/memoryunit_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_7' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/reset_conditioner_7.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_7' (17#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/reset_conditioner_7.v:11]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_8' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/matrix_writer_8.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DIV bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_8' (18#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/matrix_writer_8.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): pe