VPR FPGA Placement and Routing.
Version: 8.1.0-dev+5ff861344
Revision: v8.0.0-rc2-3044-g5ff861344
Compiled: 2022-09-23T02:30:32
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml pw_modulator.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /root/iith-fwc-2022-23/fwc_fpga/./assignment/build/pw_modulator_dummy.sdc --route


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: pw_modulator

# Loading Architecture Description
# Loading Architecture Description took 1.39 seconds (max_rss 27.8 MiB, delta_rss +24.0 MiB)
# Building complex block graph
# Building complex block graph took 0.37 seconds (max_rss 34.6 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.04 seconds (max_rss 36.4 MiB, delta_rss +1.9 MiB)
# Clean circuit
Absorbed 1135 LUT buffers
Inferred  107 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 145
# Clean circuit took 0.03 seconds (max_rss 37.2 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 37.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 37.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 136
    .input    :       2
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       3
    CLOCK_CELL:       1
    C_FRAG    :      32
    F_FRAG    :       1
    GMUX_IP   :       1
    GND       :       1
    Q_FRAG    :      33
    T_FRAG    :      58
    VCC       :       1
  Nets  : 134
    Avg Fanout:     9.2
    Max Fanout:   522.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 3
# Build Timing Graph
Warning 3: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from '$auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0]' (tnode: 6) -> '$auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0]' (tnode: 7) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$2218.gmux.IP[0]' (tnode: 9) -> '$auto$clkbufmap.cc:252:execute$2218.gmux.IZ[0]' (tnode: 10) to allow clocks to propagate
Warning 5: Inferred implicit clock source fsm_clk_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2215 (possibly data used as clock)
  Timing Graph Nodes: 1365
  Timing Graph Edges: 2229
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 37.2 MiB, delta_rss +0.0 MiB)
Warning 6: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 7: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 3 clocks
  Netlist Clock 'reset' Fanout: 1 pins (0.1%), 1 blocks (0.7%)
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2215' Fanout: 7 pins (0.5%), 7 blocks (5.1%)
  Netlist Clock 'clk' Fanout: 28 pins (2.1%), 28 blocks (20.6%)
# Load Timing Constraints
Warning 8: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 9: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/root/iith-fwc-2022-23/fwc_fpga/./assignment/build/pw_modulator_dummy.sdc' contained no SDC commands
Warning 10: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$2218.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$2218.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$2218.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 11: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 4 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'reset' Source: 'reset.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2215' Source: 'fsm_clk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 37.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: pw_modulator.net
Circuit placement file: pw_modulator.place
Circuit routing file: pw_modulator.route
Circuit SDC file: /root/iith-fwc-2022-23/fwc_fpga/./assignment/build/pw_modulator_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'pw_modulator.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.095242 seconds).
# Load Packing took 0.10 seconds (max_rss 38.3 MiB, delta_rss +1.1 MiB)
Warning 12: Netlist contains 0 global net to non-global architecture pin connections
Warning 13: Logic block #67 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 14: Logic block #68 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 101
Netlist num_blocks: 69
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 1.
Netlist PB-LOGIC blocks: 61.
Netlist PB-CLOCK blocks: 1.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 8


Pb types usage...
  PB-GMUX           : 1
   GMUX             : 1
    IP              : 1
     gmux           : 1
  PB-LOGIC          : 61
   LOGIC            : 61
    FRAGS           : 61
     c_frag_modes   : 61
      SINGLE        : 32
       c_frag       : 32
      SPLIT         : 29
       b_frag       : 29
       t_frag       : 29
     f_frag         : 1
     q_frag_modes   : 33
      INT           : 30
       q_frag       : 30
      EXT           : 3
       q_frag       : 3
  PB-CLOCK          : 1
   CLOCK            : 1
    clock_buf       : 1
    inpad           : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		61	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		1	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.05 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.07 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.20 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.20 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.02 seconds (max_rss 38.5 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 15: This architecture version is for VPR 8.1.0-dev+5ff861344 while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 3.06 seconds (max_rss 441.6 MiB, delta_rss +403.1 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 6.71 seconds (max_rss 441.6 MiB, delta_rss +403.1 MiB)

# Load Placement
Reading pw_modulator.place.

Successfully read pw_modulator.place.

# Load Placement took 0.00 seconds (max_rss 441.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 16: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 17: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 18: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 19: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 83.07 seconds (max_rss 441.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 441.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 83.07 seconds (max_rss 441.6 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 727 ( 62.2%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   2 (  0.2%) |
[      0.3:      0.4)  42 (  3.6%) |***
[      0.4:      0.5)  34 (  2.9%) |**
[      0.5:      0.6)  55 (  4.7%) |****
[      0.6:      0.7)  43 (  3.7%) |***
[      0.7:      0.8)  39 (  3.3%) |***
[      0.8:      0.9)  77 (  6.6%) |*****
[      0.9:        1) 149 ( 12.8%) |**********
## Initializing router criticalities took 0.01 seconds (max_rss 451.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   19.6     0.0    0 2.2e+07     101    1168    1769 ( 0.127%)   27827 ( 2.0%)   57.003     -1572.    -57.003      0.000      0.000      N/A
   2   12.7     4.0    0 1.3e+07      90     763     659 ( 0.047%)   28555 ( 2.0%)   57.043     -1575.    -57.043      0.000      0.000      N/A
   3    8.0     5.2    0 8024705      56     452     352 ( 0.025%)   28645 ( 2.0%)   56.925     -1577.    -56.925      0.000      0.000      N/A
   4    4.7     6.8    0 4687561      36     282     190 ( 0.014%)   28857 ( 2.0%)   56.925     -1581.    -56.925      0.000      0.000      N/A
   5    4.3     8.8    0 4272936      27     199     108 ( 0.008%)   29153 ( 2.1%)   56.925     -1582.    -56.925      0.000      0.000      N/A
   6    4.0    11.4    0 3858295      19     103      69 ( 0.005%)   29239 ( 2.1%)   56.942     -1583.    -56.942      0.000      0.000      N/A
   7    4.3    14.9    0 4046204      15      77      41 ( 0.003%)   29233 ( 2.1%)   56.832     -1583.    -56.832      0.000      0.000      N/A
   8    3.0    19.3    0 2886046      11      34      27 ( 0.002%)   29280 ( 2.1%)   56.918     -1583.    -56.918      0.000      0.000      N/A
   9    2.3    25.1    0 2125255       9      31      17 ( 0.001%)   29357 ( 2.1%)   56.918     -1586.    -56.918      0.000      0.000      N/A
  10    1.8    32.6    0 1562614       8      21      15 ( 0.001%)   29382 ( 2.1%)   56.918     -1586.    -56.918      0.000      0.000       15
  11    1.3    42.4    0 1183720       6       9       3 ( 0.000%)   29429 ( 2.1%)   56.918     -1588.    -56.918      0.000      0.000       17
  12    0.8    55.1    0  714376       3       6       3 ( 0.000%)   29435 ( 2.1%)   56.918     -1588.    -56.918      0.000      0.000       14
  13    0.4    71.7    0  364723       2       2       0 ( 0.000%)   29466 ( 2.1%)   56.918     -1588.    -56.918      0.000      0.000       14
Restoring best routing
Critical path: 56.9181 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 727 ( 62.2%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   2 (  0.2%) |
[      0.3:      0.4)  42 (  3.6%) |***
[      0.4:      0.5)  30 (  2.6%) |**
[      0.5:      0.6)  55 (  4.7%) |****
[      0.6:      0.7)  30 (  2.6%) |**
[      0.7:      0.8)  52 (  4.5%) |***
[      0.8:      0.9)  51 (  4.4%) |***
[      0.9:        1) 179 ( 15.3%) |************
Router Stats: total_nets_routed: 383 total_connections_routed: 3147 total_heap_pushes: 68836277 total_heap_pops: 57665849
# Routing took 71.11 seconds (max_rss 451.4 MiB, delta_rss +9.8 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1866847813
Circuit successfully routed with a channel width factor of 100.
Incr Slack updates 14 in 0.000785536 sec
Full Max Req/Worst Slack updates 5 in 0.000148924 sec
Incr Max Req/Worst Slack updates 9 in 0.000219079 sec
Incr Criticality updates 6 in 0.000493192 sec
Full Criticality updates 8 in 0.000735115 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 451.4 MiB, delta_rss +0.0 MiB)
Found 0 mismatches between routing and packing results.
Fixed 0 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 451.4 MiB, delta_rss +0.0 MiB)
Warning 20: All 5 clocks will be treated as global.
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-GMUX: # blocks: 1, average # input + clock pins used: 2, average # output pins used: 1
	PB-LOGIC: # blocks: 61, average # input + clock pins used: 16.3443, average # output pins used: 1.55738
	PB-CLOCK: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-MULT: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SDIOMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-RAM: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_VCC: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-BIDIR: # blocks: 3, average # input + clock pins used: 2.66667, average # output pins used: 0.333333
	PB-SYN_GND: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-ASSP: # blocks: 1, average # input + clock pins used: 161, average # output pins used: 1
Absorbed logical nets 33 out of 134 nets, 101 nets not absorbed.


Average number of bends per net: 242.881  Maximum # of bends: 6446

Number of global nets: 0
Number of routed nets (nonglobal): 101
Wire length results (in units of 1 clb segments)...
	Total wirelength: 28049, average net length: 277.713
	Maximum net length: 8410

Wire length results in terms of physical segments...
	Total wiring segments used: 25183, average wire segments per net: 249.337
	Maximum segments used by a net: 6693
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   46 (  1.8%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    8 (  0.3%) |
[      0.2:      0.3)   76 (  2.9%) |*
[      0.1:      0.2)   64 (  2.5%) |*
[        0:      0.1) 2384 ( 92.3%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.026        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  15.641      635
                         4      68   2.154      623
                         5      70   2.154      658
                         6      78   2.000      623
                         7      77   2.154      623
                         8      28   1.333      623
                         9      13   0.923      623
                        10     151  12.308      665
                        11     177  18.179      623
                        12     172  19.949      647
                        13     187  28.846      623
                        14     243  37.538      623
                        15     234  41.641      623
                        16     224  37.333      623
                        17     226  28.615      623
                        18     230  22.436      725
                        19     179  24.051      623
                        20      16   1.282      623
                        21     163   8.359      623
                        22     233  16.667      623
                        23     191  13.590      623
                        24      13   0.615      623
                        25      13   1.436      657
                        26       2   0.154      634
                        27       7   0.179      623
                        28      11   0.282      623
                        29      10   0.436      624
                        30      12   1.000      625
                        31       0   0.000      626
                        32      30   2.256      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     177  54.571      848
                         4      36   1.943      874
                         5      46   2.314      819
                         6      23   4.714      760
                         7      44   3.886      761
                         8       6   1.143      761
                         9      44   3.886      761
                        10      16   2.057      757
                        11      11   2.429      775
                        12      31   4.343      757
                        13     130  11.057      761
                        14     226  56.629      761
                        15     222  63.857      761
                        16     226  60.571      761
                        17     235  46.686      761
                        18     211  40.800      761
                        19     188  25.629      816
                        20     170  11.629      761
                        21       9   0.714      883
                        22      30   3.343      761
                        23       0   0.000      761
                        24       0   0.000      761
                        25       0   0.000      761
                        26       0   0.000      757
                        27       1   0.029      775
                        28       0   0.000      757
                        29       0   0.000      761
                        30       0   0.000      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 975000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0163
                                   vcc    3       0.098
                                   gnd    4        0.11
                                  hop1    5      0.0198
                                  hop2    6      0.0269
                                  hop3    7      0.0128
                                  hop4    8      0.0136
                                 clock    9      0.0172
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1       0.017
                              2      0.0269
                              3      0.0128
                              4      0.0136


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-09:    6e-09)  2 (  5.4%) |********
[    6e-09:  7.6e-09)  3 (  8.1%) |************
[  7.6e-09:  9.2e-09) 10 ( 27.0%) |****************************************
[  9.2e-09:  1.1e-08) 12 ( 32.4%) |************************************************
[  1.1e-08:  1.2e-08)  4 ( 10.8%) |****************
[  1.2e-08:  1.4e-08)  2 (  5.4%) |********
[  1.4e-08:  1.6e-08)  1 (  2.7%) |****
[  1.6e-08:  1.7e-08)  0 (  0.0%) |
[  1.7e-08:  1.9e-08)  0 (  0.0%) |
[  1.9e-08:    2e-08)  3 (  8.1%) |************

Final intra-domain worst hold slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2215 to $auto$clkbufmap.cc:247:execute$2215 worst hold slack: 5.51949 ns
  clk to clk worst hold slack: 4.37095 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2215 worst hold slack: 11.0425 ns
  $auto$clkbufmap.cc:247:execute$2215 to virtual_io_clock worst hold slack: 20.366 ns

Final critical path delay (least slack): 56.879 ns
Final setup Worst Negative Slack (sWNS): -56.879 ns
Final setup Total Negative Slack (sTNS): -1588.32 ns

Final setup slack histogram:
[ -5.7e-08: -5.3e-08) 15 ( 40.5%) |************************************************
[ -5.3e-08: -4.8e-08) 11 ( 29.7%) |***********************************
[ -4.8e-08: -4.4e-08)  0 (  0.0%) |
[ -4.4e-08:   -4e-08)  0 (  0.0%) |
[   -4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08: -3.1e-08)  0 (  0.0%) |
[ -3.1e-08: -2.7e-08)  1 (  2.7%) |***
[ -2.7e-08: -2.3e-08)  1 (  2.7%) |***
[ -2.3e-08: -1.8e-08)  4 ( 10.8%) |*************
[ -1.8e-08: -1.4e-08)  5 ( 13.5%) |****************

Final intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2215 to $auto$clkbufmap.cc:247:execute$2215 CPD: 21.8064 ns (45.8581 MHz)
  clk to clk CPD: 56.879 ns (17.5812 MHz)

Final inter-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2215 to virtual_io_clock CPD: 20.7577 ns (48.1749 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2215 CPD: 30.0596 ns (33.2672 MHz)

Final intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2215 to $auto$clkbufmap.cc:247:execute$2215 worst setup slack: -21.8064 ns
  clk to clk worst setup slack: -56.879 ns

Final inter-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2215 to virtual_io_clock worst setup slack: -20.7577 ns
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2215 worst setup slack: -30.0596 ns

Final geomean non-virtual intra-domain period: 35.2183 ns (28.3944 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 12.9624 ns (77.1465 MHz)

Incr Slack updates 1 in 0.000107577 sec
Full Max Req/Worst Slack updates 1 in 3.55e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000117077 sec
Flow timing analysis took 0.0490288 seconds (0.0444062 STA, 0.00462262 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 163.43 seconds (max_rss 451.4 MiB)
