

================================================================
== Vitis HLS Report for 'face_detect_Pipeline_VITIS_LOOP_2872_3'
================================================================
* Date:           Fri Dec 13 10:51:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2872_3  |      100|      100|         2|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|       62|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln2872_fu_174_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln2872_fu_168_p2  |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  26|          15|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_48                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_cast_reg_203         |  7|   0|   64|         57|
    |i_fu_48                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   74|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|result_x_Scale_address0  |  out|    7|   ap_memory|                          result_x_Scale|         array|
|result_x_Scale_ce0       |  out|    1|   ap_memory|                          result_x_Scale|         array|
|result_x_Scale_q0        |   in|   32|   ap_memory|                          result_x_Scale|         array|
|result_x_address0        |  out|    7|   ap_memory|                                result_x|         array|
|result_x_ce0             |  out|    1|   ap_memory|                                result_x|         array|
|result_x_we0             |  out|    1|   ap_memory|                                result_x|         array|
|result_x_d0              |  out|   32|   ap_memory|                                result_x|         array|
|result_y_Scale_address0  |  out|    7|   ap_memory|                          result_y_Scale|         array|
|result_y_Scale_ce0       |  out|    1|   ap_memory|                          result_y_Scale|         array|
|result_y_Scale_q0        |   in|   32|   ap_memory|                          result_y_Scale|         array|
|result_y_address0        |  out|    7|   ap_memory|                                result_y|         array|
|result_y_ce0             |  out|    1|   ap_memory|                                result_y|         array|
|result_y_we0             |  out|    1|   ap_memory|                                result_y|         array|
|result_y_d0              |  out|   32|   ap_memory|                                result_y|         array|
|result_w_Scale_address0  |  out|    7|   ap_memory|                          result_w_Scale|         array|
|result_w_Scale_ce0       |  out|    1|   ap_memory|                          result_w_Scale|         array|
|result_w_Scale_q0        |   in|   32|   ap_memory|                          result_w_Scale|         array|
|result_w_address0        |  out|    7|   ap_memory|                                result_w|         array|
|result_w_ce0             |  out|    1|   ap_memory|                                result_w|         array|
|result_w_we0             |  out|    1|   ap_memory|                                result_w|         array|
|result_w_d0              |  out|   32|   ap_memory|                                result_w|         array|
|result_h_Scale_address0  |  out|    7|   ap_memory|                          result_h_Scale|         array|
|result_h_Scale_ce0       |  out|    1|   ap_memory|                          result_h_Scale|         array|
|result_h_Scale_q0        |   in|   32|   ap_memory|                          result_h_Scale|         array|
|result_h_address0        |  out|    7|   ap_memory|                                result_h|         array|
|result_h_ce0             |  out|    1|   ap_memory|                                result_h|         array|
|result_h_we0             |  out|    1|   ap_memory|                                result_h|         array|
|result_h_d0              |  out|   32|   ap_memory|                                result_h|         array|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [face_detect.cpp:2872]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln2872 = icmp_eq  i7 %i_2, i7 100" [face_detect.cpp:2872]   --->   Operation 14 'icmp' 'icmp_ln2872' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln2872 = add i7 %i_2, i7 1" [face_detect.cpp:2872]   --->   Operation 16 'add' 'add_ln2872' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln2872 = br i1 %icmp_ln2872, void %for.inc69.split, void %mergeST9.loopexit.exitStub" [face_detect.cpp:2872]   --->   Operation 17 'br' 'br_ln2872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [face_detect.cpp:2872]   --->   Operation 18 'zext' 'i_2_cast' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result_x_Scale_addr = getelementptr i32 %result_x_Scale, i64 0, i64 %i_2_cast" [face_detect.cpp:2873]   --->   Operation 19 'getelementptr' 'result_x_Scale_addr' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.60ns)   --->   "%result_x_Scale_load = load i7 %result_x_Scale_addr" [face_detect.cpp:2873]   --->   Operation 20 'load' 'result_x_Scale_load' <Predicate = (!icmp_ln2872)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_y_Scale_addr = getelementptr i32 %result_y_Scale, i64 0, i64 %i_2_cast" [face_detect.cpp:2874]   --->   Operation 21 'getelementptr' 'result_y_Scale_addr' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.60ns)   --->   "%result_y_Scale_load = load i7 %result_y_Scale_addr" [face_detect.cpp:2874]   --->   Operation 22 'load' 'result_y_Scale_load' <Predicate = (!icmp_ln2872)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%result_w_Scale_addr = getelementptr i32 %result_w_Scale, i64 0, i64 %i_2_cast" [face_detect.cpp:2875]   --->   Operation 23 'getelementptr' 'result_w_Scale_addr' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.60ns)   --->   "%result_w_Scale_load = load i7 %result_w_Scale_addr" [face_detect.cpp:2875]   --->   Operation 24 'load' 'result_w_Scale_load' <Predicate = (!icmp_ln2872)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%result_h_Scale_addr = getelementptr i32 %result_h_Scale, i64 0, i64 %i_2_cast" [face_detect.cpp:2876]   --->   Operation 25 'getelementptr' 'result_h_Scale_addr' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.60ns)   --->   "%result_h_Scale_load = load i7 %result_h_Scale_addr" [face_detect.cpp:2876]   --->   Operation 26 'load' 'result_h_Scale_load' <Predicate = (!icmp_ln2872)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln2872 = store i7 %add_ln2872, i7 %i" [face_detect.cpp:2872]   --->   Operation 27 'store' 'store_ln2872' <Predicate = (!icmp_ln2872)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln2872)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln2794 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [face_detect.cpp:2794]   --->   Operation 28 'specloopname' 'specloopname_ln2794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.60ns)   --->   "%result_x_Scale_load = load i7 %result_x_Scale_addr" [face_detect.cpp:2873]   --->   Operation 29 'load' 'result_x_Scale_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %i_2_cast" [face_detect.cpp:2873]   --->   Operation 30 'getelementptr' 'result_x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.60ns)   --->   "%store_ln2873 = store i32 %result_x_Scale_load, i7 %result_x_addr" [face_detect.cpp:2873]   --->   Operation 31 'store' 'store_ln2873' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [1/2] (0.60ns)   --->   "%result_y_Scale_load = load i7 %result_y_Scale_addr" [face_detect.cpp:2874]   --->   Operation 32 'load' 'result_y_Scale_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %i_2_cast" [face_detect.cpp:2874]   --->   Operation 33 'getelementptr' 'result_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.60ns)   --->   "%store_ln2874 = store i32 %result_y_Scale_load, i7 %result_y_addr" [face_detect.cpp:2874]   --->   Operation 34 'store' 'store_ln2874' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 35 [1/2] (0.60ns)   --->   "%result_w_Scale_load = load i7 %result_w_Scale_addr" [face_detect.cpp:2875]   --->   Operation 35 'load' 'result_w_Scale_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %i_2_cast" [face_detect.cpp:2875]   --->   Operation 36 'getelementptr' 'result_w_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.60ns)   --->   "%store_ln2875 = store i32 %result_w_Scale_load, i7 %result_w_addr" [face_detect.cpp:2875]   --->   Operation 37 'store' 'store_ln2875' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/2] (0.60ns)   --->   "%result_h_Scale_load = load i7 %result_h_Scale_addr" [face_detect.cpp:2876]   --->   Operation 38 'load' 'result_h_Scale_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %i_2_cast" [face_detect.cpp:2876]   --->   Operation 39 'getelementptr' 'result_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.60ns)   --->   "%store_ln2876 = store i32 %result_h_Scale_load, i7 %result_h_addr" [face_detect.cpp:2876]   --->   Operation 40 'store' 'store_ln2876' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln2872 = br void %for.inc69" [face_detect.cpp:2872]   --->   Operation 41 'br' 'br_ln2872' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_x_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h_Scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_2                   (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln2872           (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln2872            (add              ) [ 000]
br_ln2872             (br               ) [ 000]
i_2_cast              (zext             ) [ 011]
result_x_Scale_addr   (getelementptr    ) [ 011]
result_y_Scale_addr   (getelementptr    ) [ 011]
result_w_Scale_addr   (getelementptr    ) [ 011]
result_h_Scale_addr   (getelementptr    ) [ 011]
store_ln2872          (store            ) [ 000]
specloopname_ln2794   (specloopname     ) [ 000]
result_x_Scale_load   (load             ) [ 000]
result_x_addr         (getelementptr    ) [ 000]
store_ln2873          (store            ) [ 000]
result_y_Scale_load   (load             ) [ 000]
result_y_addr         (getelementptr    ) [ 000]
store_ln2874          (store            ) [ 000]
result_w_Scale_load   (load             ) [ 000]
result_w_addr         (getelementptr    ) [ 000]
store_ln2875          (store            ) [ 000]
result_h_Scale_load   (load             ) [ 000]
result_h_addr         (getelementptr    ) [ 000]
store_ln2876          (store            ) [ 000]
br_ln2872             (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_x_Scale">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_y_Scale">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_w_Scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_h_Scale">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h_Scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="result_x_Scale_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_Scale_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_x_Scale_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="result_y_Scale_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="7" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_Scale_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_y_Scale_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="result_w_Scale_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_Scale_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_w_Scale_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="result_h_Scale_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_Scale_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_h_Scale_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="result_x_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="1"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln2873_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2873/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="result_y_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="1"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln2874_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2874/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="result_w_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="1"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln2875_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2875/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="result_h_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="1"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln2876_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2876/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_2_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln2872_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2872/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln2872_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2872/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_2_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln2872_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2872/1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_2_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast "/>
</bind>
</comp>

<comp id="211" class="1005" name="result_x_Scale_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_x_Scale_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="result_y_Scale_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_y_Scale_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="result_w_Scale_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_w_Scale_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="result_h_Scale_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="1"/>
<pin id="228" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_h_Scale_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="42" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="59" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="72" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="85" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="98" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="192"><net_src comp="174" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="48" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="206"><net_src comp="180" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="214"><net_src comp="52" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="219"><net_src comp="65" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="224"><net_src comp="78" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="229"><net_src comp="91" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {2 }
	Port: result_y | {2 }
	Port: result_w | {2 }
	Port: result_h | {2 }
 - Input state : 
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_x_Scale | {1 2 }
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_x | {}
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_y_Scale | {1 2 }
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_y | {}
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_w_Scale | {1 2 }
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_w | {}
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_h_Scale | {1 2 }
	Port: face_detect_Pipeline_VITIS_LOOP_2872_3 : result_h | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln2872 : 2
		add_ln2872 : 2
		br_ln2872 : 3
		i_2_cast : 2
		result_x_Scale_addr : 3
		result_x_Scale_load : 4
		result_y_Scale_addr : 3
		result_y_Scale_load : 4
		result_w_Scale_addr : 3
		result_w_Scale_load : 4
		result_h_Scale_addr : 3
		result_h_Scale_load : 4
		store_ln2872 : 3
	State 2
		store_ln2873 : 1
		store_ln2874 : 1
		store_ln2875 : 1
		store_ln2876 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  add_ln2872_fu_174 |    0    |    14   |
|----------|--------------------|---------|---------|
|   icmp   | icmp_ln2872_fu_168 |    0    |    10   |
|----------|--------------------|---------|---------|
|   zext   |   i_2_cast_fu_180  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    24   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      i_2_cast_reg_203     |   64   |
|         i_reg_193         |    7   |
|result_h_Scale_addr_reg_226|    7   |
|result_w_Scale_addr_reg_221|    7   |
|result_x_Scale_addr_reg_211|    7   |
|result_y_Scale_addr_reg_216|    7   |
+---------------------------+--------+
|           Total           |   99   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_72 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_85 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_98 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   99   |   60   |
+-----------+--------+--------+--------+
