{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['ram', 'addr']],
       'DLines': ['12:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb7a46e4e10>]},
 'ram': {'CDeps': [[[], [], ['we']]],
         'CLines': [[None, None, '15:C']],
         'Clocked': True,
         'DDeps': [['data']],
         'DLines': ['16:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb7a46f2650>]}}
