{
  "overview": {
    "name": "Poulami Das",
    "label": "Quantum Computing Researcher",
    "email": "",
    "phone": "",
    "url": "",
    "summary": "Quantum computing researcher specializing in error-correction techniques and fault-tolerant quantum computing. Experienced in designing hardware architectures and software frameworks for near-term quantum computers.",
    "location": {
      "address": "",
      "postalCode": "",
      "city": "",
      "countryCode": "",
      "region": ""
    },
    "profiles": []
  },
  "work": [
    {
      "name": "Amazon Braket Science (Quantum Research)",
      "position": "Research Intern",
      "startDate": "2022-05-01",
      "endDate": "2022-07-01",
      "summary": "Shaped the vision of AWS Braketâ€™s quantum software stack for near-term quantum computers. Implemented a software framework for efficient native gate selection for quantum circuits to improve program fidelity.",
      "highlights": [],
      "publications": [
        {
          "title": "The Imitation Game: Leveraging CopyCats for Robust Native Gate Selection in NISQ Programs",
          "conference": "HPCA",
          "year": 2023,
          "url": "https://sites.gatech.edu/poulamidas/files/2022/11/Paper_1_Imitation_Game.pdf"
        }
      ]
    },
    {
      "name": "Google Quantum AI Research",
      "position": "Research Intern",
      "startDate": "2021-05-01",
      "endDate": "2021-07-01",
      "summary": "Designed a reconfigurable, lightweight, low latency, accurate lookup table decoder for studying quantum error correction in the near-term.",
      "highlights": [],
      "publications": [
        {
          "title": "LILLIPUT: A Lightweight Low-Latency Lookup-Table Based Decoder for Near-term Quantum Error Correction",
          "conference": "ASPLOS",
          "year": 2022,
          "url": "https://cpn-us-w2.wpmucdn.com/sites.gatech.edu/dist/f/2313/files/2022/01/ASPLOS_LILLIPUT_Camera_Ready.pdf"
        }
      ]
    },
    {
      "name": "Microsoft Research",
      "position": "Research Intern",
      "startDate": "2019-05-01",
      "endDate": "2019-07-01",
      "summary": "Designed the micro-architecture of a fully pipelined Union-Find decoder to enable quantum error correction. Proposed an optimized hardware-efficient system architecture for large fault-tolerant quantum computers.",
      "highlights": [],
      "publications": [
        {
          "title": "AFS: Accurate, Fast, and Scalable Error-Decoding for Fault-Tolerant Quantum Computers",
          "conference": "HPCA",
          "year": 2022,
          "url": "https://cpn-us-w2.wpmucdn.com/sites.gatech.edu/dist/f/2313/files/2022/01/AFS_HPCA_Camera_Ready-1.pdf"
        }
      ]
    },
    {
      "name": "Microsoft Research",
      "position": "Research Intern",
      "startDate": "2018-05-01",
      "endDate": "2018-07-01",
      "summary": "Designed an accelerator for bitcoin mining using superconducting technology. Developed a methodology to analyze performance and resource estimates of superconducting designs.",
      "highlights": [],
      "publications": [
        {
          "title": "A Case for Superconducting Accelerators",
          "conference": "Computing Frontiers",
          "year": 2019,
          "url": "https://dl.acm.org/doi/10.1145/3310273.3321561"
        }
      ]
    },
    {
      "name": "NXP Semiconductors",
      "position": "Digital Design Engineer",
      "location": "Austin, Texas",
      "startDate": "2016-05-01",
      "endDate": "2017-08-01",
      "summary": "Worked as a Digital Design Engineer in the Digital Networking Group where I designed PCIe controller and energy-efficient Ethernet modules for networking SOCs. Defined the architecture and designed the control and reset block to support integration of various IPs in different SOCs."
    },
    {
      "name": "LSI Corporation (now Broadcom)",
      "position": "IC Design Engineer",
      "location": "Bangalore, India",
      "startDate": "2012-08-01",
      "endDate": "2014-08-01",
      "summary": "Worked as an IC Design Engineer in the Custom Solutions Engineering Group where I worked on the design and verification of Ethernet and PCIe subsystems."
    }
  ],
  "education": [
    {
      "institution": "Georgia Institute of Technology",
      "area": "Computer Architecture",
      "studyType": "PhD",
      "startDate": "2017-08-01",
      "endDate": "2023-05-01",
      "courses": []
    }
  ],
  "teaching": [
    {
      "position": "Graduate Course Co-Instructor",
      "course": "Introduction to Quantum Computing",
      "institution": "Georgia Institute of Technology",
      "startDate": "2022-01-01",
      "endDate": "2022-05-01"
    },
    {
      "position": "Graduate Teaching Assistant",
      "course": "Advanced Computer Architecture",
      "institution": "Georgia Institute of Technology",
      "startDate": "2017-08-01",
      "endDate": "2018-12-01"
    },
    {
      "position": "Graduate Teaching Assistant",
      "course": "Digital Logic Design",
      "institution": "University of Texas at Austin",
      "startDate": "2015-01-01",
      "endDate": "2016-05-01"
    }
  ]
}
