{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643063827749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643063827750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 23:37:07 2022 " "Processing started: Mon Jan 24 23:37:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643063827750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063827750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_Sequencer_TEI0026 -c LED_Sequencer_TEI0026 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_Sequencer_TEI0026 -c LED_Sequencer_TEI0026" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063827751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643063827982 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1643063827982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842024 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4-rtl " "Found design unit 1: S4-rtl" {  } { { "S4.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842025 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4 " "Found entity 1: S4" {  } { { "S4.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3-rtl " "Found design unit 1: S3-rtl" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842026 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Found entity 1: S3" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2-rtl " "Found design unit 1: S2-rtl" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842027 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Found entity 1: S2" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S1-rtl " "Found design unit 1: S1-rtl" {  } { { "S1.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842027 ""} { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Found entity 1: S1" {  } { { "S1.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_gen-rtl " "Found design unit 1: pwm_gen-rtl" {  } { { "pwm_gen.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/pwm_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842028 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen " "Found entity 1: pwm_gen" {  } { { "pwm_gen.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/pwm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 differentiator-rtl " "Found design unit 1: differentiator-rtl" {  } { { "differentiator.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/differentiator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842028 ""} { "Info" "ISGN_ENTITY_NAME" "1 differentiator " "Found entity 1: differentiator" {  } { { "differentiator.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/differentiator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842029 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavior " "Found design unit 1: clock_div-behavior" {  } { { "clock_div.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/clock_div.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842029 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/clock_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063842029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643063842090 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_LED1 top.vhd(133) " "VHDL Process Statement warning at top.vhd(133): signal \"temp_LED1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842092 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_LED2 top.vhd(134) " "VHDL Process Statement warning at top.vhd(134): signal \"temp_LED2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842092 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_LED3 top.vhd(135) " "VHDL Process Statement warning at top.vhd(135): signal \"temp_LED3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842092 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_LED4 top.vhd(136) " "VHDL Process Statement warning at top.vhd(136): signal \"temp_LED4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842092 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:C0 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:C0\"" {  } { { "top.vhd" "C0" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:C1 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:C1\"" {  } { { "top.vhd" "C1" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "differentiator differentiator:DIFF0 " "Elaborating entity \"differentiator\" for hierarchy \"differentiator:DIFF0\"" {  } { { "top.vhd" "DIFF0" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Control0 " "Elaborating entity \"control\" for hierarchy \"control:Control0\"" {  } { { "top.vhd" "Control0" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 S1:LED_S1 " "Elaborating entity \"S1\" for hierarchy \"S1:LED_S1\"" {  } { { "top.vhd" "LED_S1" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842112 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode S1.vhd(24) " "VHDL Process Statement warning at S1.vhd(24): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "S1.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842113 "|top|S1:LED_S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 S2:LED_S2 " "Elaborating entity \"S2\" for hierarchy \"S2:LED_S2\"" {  } { { "top.vhd" "LED_S2" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842117 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n S2.vhd(29) " "VHDL Process Statement warning at S2.vhd(29): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842118 "|top|S2:LED_S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode S2.vhd(29) " "VHDL Process Statement warning at S2.vhd(29): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842118 "|top|S2:LED_S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock S2.vhd(31) " "VHDL Process Statement warning at S2.vhd(31): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842118 "|top|S2:LED_S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy S2.vhd(46) " "Inferred latch for \"dummy\" at S2.vhd(46)" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842119 "|top|S2:LED_S2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 S3:LED_S3 " "Elaborating entity \"S3\" for hierarchy \"S3:LED_S3\"" {  } { { "top.vhd" "LED_S3" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842122 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode S3.vhd(30) " "VHDL Process Statement warning at S3.vhd(30): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842123 "|top|S3:LED_S3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode S3.vhd(50) " "VHDL Process Statement warning at S3.vhd(50): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643063842123 "|top|S3:LED_S3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ns S3.vhd(47) " "VHDL Process Statement warning at S3.vhd(47): inferring latch(es) for signal or variable \"ns\", which holds its previous value in one or more paths through the process" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643063842124 "|top|S3:LED_S3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED S3.vhd(47) " "VHDL Process Statement warning at S3.vhd(47): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643063842124 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] S3.vhd(47) " "Inferred latch for \"LED\[0\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] S3.vhd(47) " "Inferred latch for \"LED\[1\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] S3.vhd(47) " "Inferred latch for \"LED\[2\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] S3.vhd(47) " "Inferred latch for \"LED\[3\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] S3.vhd(47) " "Inferred latch for \"LED\[4\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] S3.vhd(47) " "Inferred latch for \"LED\[5\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] S3.vhd(47) " "Inferred latch for \"LED\[6\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] S3.vhd(47) " "Inferred latch for \"LED\[7\]\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f10 S3.vhd(47) " "Inferred latch for \"ns.f10\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842125 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f9 S3.vhd(47) " "Inferred latch for \"ns.f9\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f8 S3.vhd(47) " "Inferred latch for \"ns.f8\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f7 S3.vhd(47) " "Inferred latch for \"ns.f7\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f6 S3.vhd(47) " "Inferred latch for \"ns.f6\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f5 S3.vhd(47) " "Inferred latch for \"ns.f5\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f4 S3.vhd(47) " "Inferred latch for \"ns.f4\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f3 S3.vhd(47) " "Inferred latch for \"ns.f3\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f2 S3.vhd(47) " "Inferred latch for \"ns.f2\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.f1 S3.vhd(47) " "Inferred latch for \"ns.f1\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.start S3.vhd(47) " "Inferred latch for \"ns.start\" at S3.vhd(47)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir S3.vhd(41) " "Inferred latch for \"dir\" at S3.vhd(41)" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063842126 "|top|S3:LED_S3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4 S4:LED_S4 " "Elaborating entity \"S4\" for hierarchy \"S4:LED_S4\"" {  } { { "top.vhd" "LED_S4" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_gen pwm_gen:PWM_GEN0 " "Elaborating entity \"pwm_gen\" for hierarchy \"pwm_gen:PWM_GEN0\"" {  } { { "top.vhd" "PWM_GEN0" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_gen pwm_gen:PWM_GEN1 " "Elaborating entity \"pwm_gen\" for hierarchy \"pwm_gen:PWM_GEN1\"" {  } { { "top.vhd" "PWM_GEN1" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063842146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f1_383 " "Latch S3:LED_S3\|ns.f1_383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842785 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f3_361 " "Latch S3:LED_S3\|ns.f3_361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842785 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f2_372 " "Latch S3:LED_S3\|ns.f2_372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|cs.f1 " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|cs.f1" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842785 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f4_350 " "Latch S3:LED_S3\|ns.f4_350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842785 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f5_339 " "Latch S3:LED_S3\|ns.f5_339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842785 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f6_328 " "Latch S3:LED_S3\|ns.f6_328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842785 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f7_317 " "Latch S3:LED_S3\|ns.f7_317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842786 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f8_306 " "Latch S3:LED_S3\|ns.f8_306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842786 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f9_295 " "Latch S3:LED_S3\|ns.f9_295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842786 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3:LED_S3\|ns.f10_284 " "Latch S3:LED_S3\|ns.f10_284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S3:LED_S3\|dir " "Ports D and ENA on the latch are fed by the same signal S3:LED_S3\|dir" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643063842786 ""}  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643063842786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643063842961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643063843577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643063843577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643063843629 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643063843629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643063843629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643063843629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643063843640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 23:37:23 2022 " "Processing ended: Mon Jan 24 23:37:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643063843640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643063843640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643063843640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063843640 ""}
