<p> </p><p><u>Results</u></p><ul><li>~15 from Engineering completed Exida ISO 26262 Certification training.</li></ul><p> </p><p><u>Highlights</u></p><ul><li><strong>Presto</strong> is the new engineering code name for the Non-Coherent Interconnect product based on Symphony R1!</li><li>Concerto C passing all Formal Verification Coherency checks!</li></ul><p> </p><p><u>Lowlights</u></p><ul><li>Multiple installation issues seen by our Ncore customers. </li><ul><li>Plan to release Ncore2.2.1 maintenance release with identified improvements.</li></ul></ul><p> </p><p><u>Executive Summary</u></p><p>Despite the Thanksgiving holiday and ISO 26262 4 day training, we made good progress across a number of fronts.  The team took advantage of co-location due to the training to advance the Symphony Message Interface, PL (packetizer/De-packetizer) uarch, Symphony Ncore component list and the Ncore3 time-box scheduling.  The Ncore Performance modeling team began a two week face-to-face with Synopsys engineers with the target to complete full flow from Conductor to PA with basic transactions simulating in PCT by 12/08/2017.  JAMA implementation continues with focus on finalizing plans for capturing specifications and test plans before we connect the flows and pilot our first projects (Ncore v2.5 and CodaCache).  Oski reported that all Coherency checks are passing the Formal Verification long-runs for Configs 1-5.  Piano v2.2 is nearing release as we finalize documentation (target 12/6/2017).  CodaCache test-bench and verification environment is advancing while we are working to deliver first RTL code drop.   Finally, we continue to advance our understanding of the iNoCs code base for Maestro re-use opportunities and held a technical discussion with Federico and the SW team in Campbell last week.</p><p> </p><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Supported micro-architecture specifications for PMA, target ATU and Switch.</li><li>Working with software on defining framework to handle interface definitions and packet definitions.</li><li>Specified DL-C data delivery formats to be used for Ncore.</li><li>Continue to worked on routing and perf modeling.  Working to mitigate a performance issue seen in the VC-aware switches.</li></ul><li>Ncore / Concerto RevC (CHI + ACE)</li><ul><li>Oski Formal Verification:</li><ul><li>Configs 1-5 passing long-run coherency checks!</li></ul><li>Produced a presentation for a new DTW flow and presented and discussed with design and verification teams.</li><li>Progress on CSPS: Realized that the specification of system address map in CSPS needs to change to enable programmability via registers.</li><li>Prepared swim-lane plan for remaining Ncore 3 architecture work items for the next 4 months.</li></ul></ul><li>Software</li><ul><li>Ncore</li><ul><li>Built Ncore2.5_ir2 to enable Synopsys PA integration.</li><li>Continued to address installation issues and started evaluating Ncore on SuSE Linux now that all Intel is transitioning to this currently unsupported OS.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Synchronize with SNPS team on PA Integration</li><li>Handle Phit objects life cycle (object ownership)</li><li>Discuss advanced performance issues with Nitin</li><li>Agree on System level testing within PA</li><li>Discuss and Have SNPS team implement Unit level test benches (SystemC wrappers)</li><li>Synchronize on NTTP transactors (Implementation is being done onsite by SNPS team in collaboration with our team)</li><li>Complete the build/compilation effort of joint code PA/Angelo</li><li>Getting trained on the debug process within the PA platform (Partially done)</li><li>Synchronizing with the SNPS team on the instrumentation of Angelo code</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Successfully built iNoCs GUI</li><li>Studied iNoCs GUI code for re-usability</li><li>Created new TCL commands for Maestro : load_type, create_project, add_object, print_object</li><li>Added one TCL test case in regression</li></ul><li>Maestro Kernel</li><ul><li>Updated C++ expression parser/evaluator to support relational operators</li><li>Supported loading multi-variable constraints from json file at runtime</li><li>Studied iNoCs Kernel and discussed it with Federico</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Backend application managed by PM2 </li><li>Added token authentication to api-gateway. Implemented routes with no authentication, routes with authentication, routes with admin privileges. </li><li>API gateway is currently an http server w/ routes (localhost:8080) &amp; also a websocket server (localhost:9090)</li><li>Create a mock client (interactive cli tool) that communicates with backend. Currently able to authenticate on mock client and view available services provided by backend</li><li>Working on schema builder tool for hardware</li></ul><li>TACHL</li><ul><li>TACHL-28 researched, explained why we need to use only one library import, resolved issue.</li><li>TACHL-15 researched, explained problems using new line character as a delimiter, created separate solutions, resolved issue</li><li>TACHL-22 researched, developed alternatives, forked lodash branch made changes and pushed to github repository for testing</li></ul></ul></ul><ul><li>Piano v2.2</li><ul><li>Piano2.2_rc14 with FlexNoC v3.5.3 now final release candidate – no known issues remaining.</li><li>Documentation</li><ul><li>PIANO Quick Start Guide release ready.</li><li>PIANO Shell command reviewed/updated and release ready</li><li>PIANO Editor work in progress will be out for final review by Monday, December 4<sup>th</sup>, 2017</li><li>Command String User Guide out for review after Clark’s feedback.</li></ul><li>Engineering flow testing</li><ul><li>Experimented with larger testcase for Piano/auto-pipe correlation</li><li>Based on lab 0, decent auto-pipe results when gate delay value is very low</li><li>Discussed Piano usage, engagement experience  and possible experiments with Xavier and Regis</li></ul><li>Expected release date now Dec 6th, 2017.</li></ul></ul><p> </p><ul><li>Ncore v1.6.3</li><ul><li>After quite a few bug fixes, the RAL test passed for the IP-XACT bug fix for Toshiba. </li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>No new bugs sourced past 5 weeks.</li><li>Ncore v2.2.1 targeted to address installation robustness issues.</li></ul></ul><p> </p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>Read allocation policy implemented and in bring-up/debug</li><li>CCP two ported NRU bug fix provided to Oski.</li><li>RAL integration into system level environment complete. Working on RAL integration in customer testbench. </li><li>Updated DMI configs to add Extended Victim Cache (read allocation policy)</li><li>DMI scoreboard updates for Extended Victim Cache complete</li><li>System level configs updated to add Extended Victim Cache</li><li>Worked on cleaning up C++ checker DMI failures and will now add Extended Victim Cache support to the checker</li><li>Easter Eggs and all regressions running on release/v2.X branch. </li><ul><li>DMI and PSYS/FSYS rates have gone down after introduction of Extended Victim Cache configs</li></ul></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><ul><li><strong>Date</strong></li></ul></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">19-Nov</p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">20-Nov</p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">99</p></td></tr><tr><td class="confluenceTd"><p align="right">21-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">74</p></td><td class="confluenceTd"><p align="right">85</p></td></tr><tr><td class="confluenceTd"><p align="right">22-Nov</p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">85</p></td><td class="confluenceTd"><p align="right">85</p></td></tr><tr><td class="confluenceTd"><p align="right">23-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">85</p></td><td class="confluenceTd"><p align="right">85</p></td></tr><tr><td class="confluenceTd"><p align="right">26-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">85</p></td><td class="confluenceTd"><p align="right">n/a</p></td></tr><tr><td class="confluenceTd"><p align="right">27-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">86</p></td><td class="confluenceTd"><p align="right">n/a</p></td></tr><tr><td class="confluenceTd"><p align="right">28-Nov</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">86</p></td><td class="confluenceTd"><p align="right">n/a</p></td></tr><tr><td class="confluenceTd"><p align="right">29-Nov</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">85</p></td><td class="confluenceTd"><p align="right">n/a</p></td></tr><tr><td class="confluenceTd"><p align="right">30-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">72</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">87</p></td><td class="confluenceTd"><p align="right">n/a</p></td></tr></tbody></table></div><p> </p><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation: Getting Structured FrameMaker templates ready for 3.0 documentation</li><ul><li>Working on documentation timeline</li><li>Discussing on improving documentation input from SMEs and engineering specs</li></ul><li>All module micro arch in progress</li><ul><li>DII coding started (not much progress due to training), Final uArch ETA 12/15</li><li>IO-AIU - AXI with Cache bring up for writes and snoops in progress</li><li>CHI-AIU - DTW and SMI uArch updates in progress</li><li>DMI - No progress this due to training  &amp; 2.5 work</li><li>DCE - minimal work done on uArch (not much progress due to training)</li><li>Detailed schedule created for all modules except ACE-AIU</li><li>Micro-Arch 0.7 slip due arch open items and change in direction.</li></ul><li>CCP</li><ul><li>QSLEC evaluation in progress</li><li>Bring Andrew up to speed with CCP design and formal environment</li></ul><li>Verification</li><ul><li>CHI-BFM and CHI-TB work started. On hold.</li><li>DMI scoreboard changes in progress.</li><li>System BFM (used for all AIU testbenches) being worked on.</li><li>Multiple CCTI ports implementation in progress.</li><li>Looked at CTL and SMI VIP code. Decided with Saad that there will be two SMI VIPs, one which can be used and is uniform to similarly coded VIPs for Symphony and the other that will support all features that Ncore testbenches were built on.</li></ul></ul></ul><p> </p><ul><li>Key Deliverables</li><ul><li>Ncore v2.5 - JIRA Dashboard: <u><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11402" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11402</a></u></li><li>Ncore v3.0<u>- </u>JIRA Dashboard: <u><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11403" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11403</a></u></li><li>LLC (JIRA Dashboard will be set up next week once Oski is able to access JIRA)</li></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>LLC environment working completely with rsim, including TACHL compile.</li><li>Added updates to LLC package.json to check out hw-lib and ccp in hw/node_modules. For now, they will check out top of stack, but later when the two IPs stabilize, they will be revision controlled.</li></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>RTL coding for read path almost done. (2 week slip form original schedule)</li><li>Ported memory wrapper from old memgen to tACHL</li><li>Time boxes and detailed implementation schedule with sprints: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12</a></li><li>Verification</li><ul><li>Enabled TB to have read transactions sent into the LLC.</li><li>Updated AXI VIP to remove all references to ACE to make this work in the LLC environment.</li><li>Scoreboard being updated for LLC and working on compiling the scoreboard with checks for single reads and writes.</li></ul></ul></ul><p>.</p><ul><li>Audit</li><ul><li>CMMI-DEV based Internal Audit initial reports are in. Will schedule detailed reviews by end of the year</li></ul></ul><p> </p><ul><li>Symphony HW Design</li><ul><li>While team continues to work on the 0.9 architectural milestone (0.7 micro architectural and 0.5 verification), we finish discussion on how to integrate NCore and Symphony.</li><li>We had discussions on SW/HW interface and common debug features that needs to be supported.</li><li>We also had ISO 26262 training in Campbell, and it was very helpful for setting up safety related  mindset and setting up processes require for external audit.</li><li>Performance team is helping architects to study QoS features, and verification team is working on adding JSON parameters based configurable test bench..</li></ul></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>ISO 26262 training</li><li>face-to-face Time-box planning</li><li>uArch: Updated SMI interface based on discussions.  </li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Working with Monica/Benoit/Others to see how Symphony QoS can handle urgency and pressure/hurry</li><li>Working with Architects on collecting stats on memory scheduler.</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Completed Sprint III; Sprint IV underway.</li><li>ISO 26262 training</li><li>Face-to-face time-box planning</li><li>Demo SMI test bench work</li><li>Working on generic checker that can be used at all levels.</li><li>Working on setting up symphony environment to run simulations in batch mode.</li><li>Working on AXI VIP standalone top environment.</li><li>Working on updating changes for SMI interface.</li><li>Working on updating CTL interface</li></ul><li>Key Deliverables</li><ul><li>Symphony planning phase: Design and DV requirements and final schedule by 12/15.</li><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li><li>Hiring – 1 Logic, 1 Physical Design. </li></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Completed Exida ISO 26262 Training class.</li><li>Held Ncore3 mid-level time-box schedule reviews.  Final mid-level schedule reviews this coming week then will focus on Integrating Event planning.</li><li>Met with Magillem and proposed (internally) strategic engagement based on Manadher’s key findings.</li><li>Met with Codasip to discuss collaboration opportunities.</li><li>Provided feedback on possible engagement with AusTemper.</li><li>Tracking final Piano2.2 deliverables (now documentation only) and will hold final release review Wednesday 12/06.</li><li>Continued driving JAMA implementation plan with core team.</li><li>Reviewed Synopsys / Ncore Perf modeling team goals during 2 week f2f engagement with Nitin and Manadher.</li><li>Arranged follow-up visit to Campbell for Memory Scheduler micro-architect candidate, Steve Cromer.</li><li>Hosted Federico visit to Campbell site including SW technical discussion and dinner with sub-set of team.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Deliver CHI/ACE in Ncore v3.0 on Symphony/Maestro with early access Q2’18 and full release Q3’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  On track.  Will substitute Ncore3 support for some Symphony items.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/30/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.  RTL coding in progress.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.  Trend 1/15/2018.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now end-November based on Engineering flow testing, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 and SW Arch 0.5 (w/Exception) Done 10/13/2017. </strong> HW Rev0.9/SW Rev0.7 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on new direction.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.  Trend 12/15/2017</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>December Austin TBD.</p><p> </p><p> </p>