# LSP Exam - 2015å¹´1æœˆ21æ—¥

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2015-01-21_Exam_CN.md) | ğŸ‡¬ğŸ‡§ [English](2015-01-21_Exam_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2015-01-21_Exam_CZ.md)

> ğŸ§  **AIæ¨æ¼”ç‰ˆæœ¬** - ä»¥ä¸‹ä¸ºè§£æå‚è€ƒ

---

## é¢˜ç›®2: RSé”å­˜å™¨ç”µè·¯ä»¿çœŸ â­å¸¸è€ƒ

**é¢˜ç›®**: è¾“å…¥A, B, Cåœ¨æ—¶åˆ»t0, t1, t2, t3çš„å€¼å¦‚ä¸‹ï¼Œå†™å‡ºQè¾“å‡ºå€¼ã€‚
**[English]** Given inputs A, B, C values at times t0, t1, t2, t3 as shown, write the Q output value.

```
A = ..0..|..1..|..1..|..1..|
B = ..0..|..0..|..0..|..1..|
C = ..1..|..1..|..0..|..0..|

t0   t1   t2   t3
```

### ç­”æ¡ˆ
```
Q = ...1...|â€¦0â€¦.|â€¦0â€¦.|â€¦1.â€¦|
```

---

## é¢˜ç›®3: é¦™å†œå±•å¼€ â­å¸¸è€ƒ

**é¢˜ç›®**: å°†å‡½æ•° `Q=f(A,B,C,Q)` ä»é¢˜ç›®2åˆ†è§£ä¸ºï¼š
**[English]** Decompose the function Q=f(A,B,C,Q) from question 2 into:

```
Q = (not Q and f0(A,B,C)) or (Q and f1(A,B,C))
```

### è§£é¢˜è¿‡ç¨‹

```
f0 := f(A,B,C,'0') := (A â‰¡ B) Â· ('0' + (B â‰  C)) := (A â‰¡ B) Â· (B â‰  C)
f1 := f(A,B,C,'1') := (A â‰¡ B) Â· ('1' + (B â‰  C)) := (A â‰¡ B) Â· '1' := (A â‰¡ B)
```

### f0 å¡è¯ºå›¾ (A â‰¡ B) Â· (B â‰  C)

|f0 | C=0 | C=1 |
|---|-----|-----|
|AB=00| 0 | 1 |
|AB=01| 0 | 0 |
|AB=11| 1 | 0 |
|AB=10| 0 | 0 |

### f1 å¡è¯ºå›¾ (A â‰¡ B)

|f1 | C=0 | C=1 |
|---|-----|-----|
|AB=00| 1 | 1 |
|AB=01| 0 | 0 |
|AB=11| 1 | 1 |
|AB=10| 0 | 0 |

---

## é¢˜ç›®4: æœ‰ç¬¦å·/æ— ç¬¦å·æ•°ä½å€¼ â­å¸¸è€ƒ

**é¢˜ç›®**: 10ä½äºŒè¿›åˆ¶æ•° `10 0000 1111` çš„åè¿›åˆ¶å€¼æ˜¯å¤šå°‘ï¼Ÿ
**[English]** What is the decimal value of the 10-bit binary number 10 0000 1111?

a) **æ— ç¬¦å·æ•°(unsigned)**: ____________________

b) **æœ‰ç¬¦å·æ•°(two's-complement)**: ____________________

### è§£ç­”

```
10 0000 1111 (äºŒè¿›åˆ¶)

a) æ— ç¬¦å·: 2^9 + 2^3 + 2^2 + 2^1 + 2^0 = 512 + 8 + 4 + 2 + 1 = 527

b) æœ‰ç¬¦å·(è¡¥ç ): 
   æœ€é«˜ä½æ˜¯1ï¼Œè¡¨ç¤ºè´Ÿæ•°
   = -2^9 + (0 0000 1111)
   = -512 + 15 = -497
```

---

## é¢˜ç›®5: ç­‰ä»·é€»è¾‘å‡½æ•° â­å¸¸è€ƒ

**é¢˜ç›®**: æ ‡è®°æ‰€æœ‰ä¸å…¶ä»–å‡½æ•°ç­‰ä»·çš„é€»è¾‘å‡½æ•°ï¼š
**[English]** Mark all logic functions that are equivalent to other functions:

```vhdl
f1 <= (A xor C) or (A and not C);
f2 <= (B or C) and (not A or B or C);
f3 <= ((C and not B) or (B and A));
f4 <= (A or C) and (not A or not C);
f5 <= (A and not B) xor (A and C);
f6 <= (A and not C) or (C and not A);
```

### è§£é¢˜æ–¹æ³•
åˆ†åˆ«ç”¨å¡è¯ºå›¾ç”»å‡ºæ¯ä¸ªå‡½æ•°ï¼Œæ¯”è¾ƒæ‰¾å‡ºç›¸åŒçš„ï¼

**æç¤º**: f4 å’Œ f6 éƒ½æ˜¯ A XOR C çš„å½¢å¼

---

## é¢˜ç›®6: RSé”å­˜å™¨ç”»å›¾ â­å¸¸è€ƒ

**é¢˜ç›®**: ä»…ä½¿ç”¨NORé—¨ç”»å‡ºRSé”å­˜å™¨ï¼Œä»…ä½¿ç”¨NANDé—¨ç”»å‡ºRSé”å­˜å™¨ã€‚
**[English]** Draw RS latch using only NOR gates, and draw RS latch using only NAND gates.

### NORé—¨ RSé”å­˜å™¨
```
S â”€â”€â”¬â”€â”€[NOR]â”€â”€â”¬â”€â”€ Q
    â”‚    â”‚    â”‚
    â””â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜
         â”‚
R â”€â”€â”¬â”€â”€[NOR]â”€â”€â”¬â”€â”€ QÌ„
    â”‚    â”‚    â”‚
    â””â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜
```

### NANDé—¨ RSé”å­˜å™¨
```
SÌ„ â”€â”€â”¬â”€â”€[NAND]â”€â”€â”¬â”€â”€ Q
    â”‚     â”‚    â”‚
    â””â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜
          â”‚
RÌ„ â”€â”€â”¬â”€â”€[NAND]â”€â”€â”¬â”€â”€ QÌ„
    â”‚     â”‚    â”‚
    â””â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜
```

**æ³¨æ„**: NANDå‹RSé”å­˜å™¨è¾“å…¥æ˜¯ä½ç”µå¹³æœ‰æ•ˆï¼

---

## é¢˜ç›®7: å¼‚æ­¥åˆ†é¢‘å™¨è®¾è®¡

**é¢˜ç›®**: åœ¨æœªå®Œæˆçš„å›¾ä¸­æ·»åŠ é—¨å’Œè¿çº¿ï¼Œåˆ›å»ºCLKæ—¶é’Ÿä¿¡å·çš„18åˆ†é¢‘å¼‚æ­¥åˆ†é¢‘å™¨ï¼Œå¸¦å¼‚æ­¥å¤ä½ACLRNã€‚
**[English]** Add gates and connections to the incomplete diagram to create an asynchronous divide-by-18 divider of CLK clock signal with asynchronous reset ACLRN.

ä½¿ç”¨5ä¸ªDFFè§¦å‘å™¨å®ç°ã€‚

### è®¾è®¡æ€è·¯
- 18 = 2 Ã— 9 = 2 Ã— 3 Ã— 3
- éœ€è¦æ£€æµ‹åˆ°è®¡æ•°å€¼17(10001)æ—¶å¤ä½

---

## é¢˜ç›®8: VHDLä»£ç åˆ†æ

**é¢˜ç›®**: åˆ†æä»¥ä¸‹æ ¼å¼é”™è¯¯çš„VHDLä»£ç ï¼Œç”»å‡ºå¯¹åº”çš„é€»è¾‘ç”µè·¯å›¾å¹¶ç»™å‡ºæè¿°å…¶åŠŸèƒ½çš„æ ‡é¢˜ã€‚
**[English]** Analyze the following poorly formatted VHDL code, draw the corresponding logic circuit diagram and give a title describing its function.

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity test20140214 is port (a, b, c, d : in std_logic; e : out std_logic); end;
architecture rtl of test20140214 is begin
process(a, b) variable z:std_logic_vector(0 to 3); begin
if b = '0' then z:=(others=>'0'); 
elsif rising_edge(a) then
  if c='1' then z:=d & z(0 to 2); 
  else z:=z(3) & z(0 to 2); 
  end if; 
end if; 
e<=z(3); 
end process; 
end rtl;
```

### ä»£ç åˆ†æ
- **åŠŸèƒ½**: 4ä½ç§»ä½å¯„å­˜å™¨
- **è¾“å…¥**: a(æ—¶é’Ÿ), b(å¼‚æ­¥æ¸…é›¶), c(æ¨¡å¼é€‰æ‹©), d(æ•°æ®è¾“å…¥)
- **è¾“å‡º**: e = z(3)
- å½“ c='1': ä¸²è¡Œè¾“å…¥dï¼Œå³ç§»
- å½“ c='0': å¾ªç¯å³ç§»

---

## çŸ¥è¯†ç‚¹æ€»ç»“

| é¢˜å‹ | çŸ¥è¯†ç‚¹ | SELå‚è€ƒ |
|------|--------|---------|
| é¦™å†œå±•å¼€ | å‡½æ•°åˆ†è§£ | p.11-14 |
| æœ‰ç¬¦å·/æ— ç¬¦å· | ä½å€¼è®¡ç®— | p.2-3 |
| ç­‰ä»·å‡½æ•° | å¡è¯ºå›¾æ¯”è¾ƒ | p.4-7 |
| RSé”å­˜å™¨ | NOR/NANDå®ç° | p.11-14 |
| åˆ†é¢‘å™¨ | æ•°å­—è®¡æ•°å™¨è®¾è®¡ | - |
| VHDLåˆ†æ | ä»£ç ç†è§£ | - |
