<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="alu_output[7]"/>
        <net name="alu_output[6]"/>
        <net name="alu_output[5]"/>
        <net name="alu_output[4]"/>
        <net name="alu_output[3]"/>
        <net name="alu_output[2]"/>
        <net name="alu_output[1]"/>
        <net name="alu_output[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="alu_ovf_flag"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="alu_take_branch_output"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="read_data1[7]"/>
        <net name="read_data1[6]"/>
        <net name="read_data1[5]"/>
        <net name="read_data1[4]"/>
        <net name="read_data1[3]"/>
        <net name="read_data1[2]"/>
        <net name="read_data1[1]"/>
        <net name="read_data1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="read_data2[7]"/>
        <net name="read_data2[6]"/>
        <net name="read_data2[5]"/>
        <net name="read_data2[4]"/>
        <net name="read_data2[3]"/>
        <net name="read_data2[2]"/>
        <net name="read_data2[1]"/>
        <net name="read_data2[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="alu_1st_input[7]"/>
        <net name="alu_1st_input[6]"/>
        <net name="alu_1st_input[5]"/>
        <net name="alu_1st_input[4]"/>
        <net name="alu_1st_input[3]"/>
        <net name="alu_1st_input[2]"/>
        <net name="alu_1st_input[1]"/>
        <net name="alu_1st_input[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="alu_2nd_input[7]"/>
        <net name="alu_2nd_input[6]"/>
        <net name="alu_2nd_input[5]"/>
        <net name="alu_2nd_input[4]"/>
        <net name="alu_2nd_input[3]"/>
        <net name="alu_2nd_input[2]"/>
        <net name="alu_2nd_input[1]"/>
        <net name="alu_2nd_input[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="regfile_write_data[8]"/>
        <net name="regfile_write_data[7]"/>
        <net name="regfile_write_data[6]"/>
        <net name="regfile_write_data[5]"/>
        <net name="regfile_write_data[4]"/>
        <net name="regfile_write_data[3]"/>
        <net name="regfile_write_data[2]"/>
        <net name="regfile_write_data[1]"/>
        <net name="regfile_write_data[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="data_mem_out[8]"/>
        <net name="data_mem_out[7]"/>
        <net name="data_mem_out[6]"/>
        <net name="data_mem_out[5]"/>
        <net name="data_mem_out[4]"/>
        <net name="data_mem_out[3]"/>
        <net name="data_mem_out[2]"/>
        <net name="data_mem_out[1]"/>
        <net name="data_mem_out[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="opcode[3]"/>
        <net name="opcode[2]"/>
        <net name="opcode[1]"/>
        <net name="opcode[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="rs_addr[1]"/>
        <net name="rs_addr[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="rt_addr[1]"/>
        <net name="rt_addr[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="rd_addr[1]"/>
        <net name="rd_addr[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="immediate[7]"/>
        <net name="immediate[6]"/>
        <net name="immediate[5]"/>
        <net name="immediate[4]"/>
        <net name="immediate[3]"/>
        <net name="immediate[2]"/>
        <net name="immediate[1]"/>
        <net name="immediate[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="RegDst"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="RegWrite"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ALUSrc1"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ALUSrc2"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="ALUOp[2]"/>
        <net name="ALUOp[1]"/>
        <net name="ALUOp[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="MemWrite"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="MemToReg"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="pc[7]"/>
        <net name="pc[6]"/>
        <net name="pc[5]"/>
        <net name="pc[4]"/>
        <net name="pc[3]"/>
        <net name="pc[2]"/>
        <net name="pc[1]"/>
        <net name="pc[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="instruction[15]"/>
        <net name="instruction[14]"/>
        <net name="instruction[13]"/>
        <net name="instruction[12]"/>
        <net name="instruction[11]"/>
        <net name="instruction[10]"/>
        <net name="instruction[9]"/>
        <net name="instruction[8]"/>
        <net name="instruction[7]"/>
        <net name="instruction[6]"/>
        <net name="instruction[5]"/>
        <net name="instruction[4]"/>
        <net name="instruction[3]"/>
        <net name="instruction[2]"/>
        <net name="instruction[1]"/>
        <net name="instruction[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
