#---------FROM PATH CONSTRAINTS---------
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/O 12 ;#Node15 S2F
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O 19 ;#Node3 S2F
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser2/I1/O 27 ;#Node11 S2F
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser1/I1/O 28 ;#Node7 S2F
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser4/I1/O 91 ;#Node31 S2F
#---------TO PATH CONSTRAINTS---------
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser2/LVDSSER/sock_dout_INST_0/I1 71 ;#Node25 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser0/LVDSSER/sock_dout_INST_0/I1 93 ;#Node17 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser6/LVDSSER/sock_dout_INST_0/I1 111 ;#Node45 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser5/LVDSSER/sock_dout_INST_0/I1 111 ;#Node41 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser10/LVDSSER/sock_dout_INST_0/I1 111 ;#Node105 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser2/LVDSSER/sock_dout_INST_0/I1 111 ;#Node73 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser1/LVDSSER/sock_dout_INST_0/I1 111 ;#Node69 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser8/LVDSSER/sock_dout_INST_0/I1 111 ;#Node141 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser9/LVDSSER/sock_dout_INST_0/I1 111 ;#Node57 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser6/LVDSSER/sock_dout_INST_0/I1 111 ;#Node133 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser9/LVDSSER/sock_dout_INST_0/I1 111 ;#Node101 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser7/LVDSSER/sock_dout_INST_0/I1 111 ;#Node93 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser8/LVDSSER/sock_dout_INST_0/I1 111 ;#Node97 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser4/LVDSSER/sock_dout_INST_0/I1 111 ;#Node81 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser2/LVDSSER/sock_dout_INST_0/I1 111 ;#Node117 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser10/LVDSSER/sock_dout_INST_0/I1 111 ;#Node149 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser4/LVDSSER/sock_dout_INST_0/I1 111 ;#Node125 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser4/LVDSSER/sock_dout_INST_0/I1 111 ;#Node37 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser7/LVDSSER/sock_dout_INST_0/I1 111 ;#Node49 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser7/LVDSSER/sock_dout_INST_0/I1 111 ;#Node137 F2S
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion001S_29A/ser1/LVDSSER/sock_dout_INST_0/I1 111 ;#Node157 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser0/LVDSSER/sock_dout_INST_0/I1 111 ;#Node109 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser10/LVDSSER/sock_dout_INST_0/I1 111 ;#Node61 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser5/LVDSSER/sock_dout_INST_0/I1 111 ;#Node129 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser8/LVDSSER/sock_dout_INST_0/I1 111 ;#Node53 F2S
design/socket_00_01_00_00/sockHalfBank29A/ClockRegion001S_29A/ser0/LVDSSER/sock_dout_INST_0/I1 111 ;#Node153 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser3/LVDSSER/sock_dout_INST_0/I1 111 ;#Node121 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser5/LVDSSER/sock_dout_INST_0/I1 111 ;#Node85 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser0/LVDSSER/sock_dout_INST_0/I1 111 ;#Node65 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser9/LVDSSER/sock_dout_INST_0/I1 111 ;#Node145 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser3/LVDSSER/sock_dout_INST_0/I1 111 ;#Node77 F2S
design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser1/LVDSSER/sock_dout_INST_0/I1 111 ;#Node113 F2S
design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser6/LVDSSER/sock_dout_INST_0/I1 111 ;#Node89 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 116 ;#Node33 F2S
design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 146 ;#Node21 F2S
