# Tiny Tapeout project information
project:
  title:        "Find The Damn Issue"      # Project title
  author:       "Leonel Gouveia Ergin (Synogate), Michael Offel (Synogate)"      # Your name
  discord:      "mio0341"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "USB to UART/SPI/I2C/JTAG/GPIO adapter"      # One line description of what your project does
  language:     "Gatery" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     12000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "micro"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_find_the_damn_issue"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "find_the_damn_issue_sky130.v"
    - "cell_wrapper.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "GPIOh0"
  ui[1]: "GPIOh1"
  ui[2]: "GPIOh2"
  ui[3]: "GPIOh3"
  ui[4]: "GPIOh4"
  ui[5]: "GPIOh5"
  ui[6]: "GPIOh6"
  ui[7]: "GPIOh7"

  # Outputs
  uo[0]: "GPIOh0/DTR"
  uo[1]: "GPIOh1/RTS"
  uo[2]: "GPIOh2"
  uo[3]: "GPIOh3"
  uo[4]: "GPIOh4"
  uo[5]: "GPIOh5"
  uo[6]: "GPIOh6"
  uo[7]: "GPIOh7"

  # Bidirectional pins
  uio[0]: "GPIOl0-CS"
  uio[1]: "GPIOl1-MOSI/TX"
  uio[2]: "GPIOl2-MISO/RX"
  uio[3]: "GPIOl3-CLK"
  uio[4]: "GPIOl4-TMS"
  uio[5]: "GPIOl5-WAIT"
  uio[6]: "USB_DP"
  uio[7]: "USB_DN"

# Do not change!
yaml_version: 6
