/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az318-473
+ date
Tue Jun  7 18:05:54 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1654625154
+ CACTUS_STARTTIME=1654625154
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Jun 07 2022 (17:35:27)
Run date:          Jun 07 2022 (18:05:55+0000)
Run host:          fv-az318-473.ewvrrcgabbbubjc05i3n4a3pph.dx.internal.cloudapp.net (pid=106192)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az318-473
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7113124KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=66ba07d0-0f08-5c41-9ab7-1602210f5133, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.13.0-1025-azure, OSVersion="#29~20.04.1-Ubuntu SMP Thu May 19 14:50:45 UTC 2022", HostName=fv-az318-473, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7113124KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00153051 sec
      iterations=10000000... time=0.0157533 sec
      iterations=100000000... time=0.159254 sec
      iterations=700000000... time=1.15099 sec
      iterations=700000000... time=1.13045 sec
      result: 68.1609 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0038092 sec
      iterations=10000000... time=0.0362391 sec
      iterations=100000000... time=0.357172 sec
      iterations=300000000... time=1.0752 sec
      result: 8.9286 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.001992 sec
      iterations=10000000... time=0.0212903 sec
      iterations=100000000... time=0.212267 sec
      iterations=500000000... time=1.13168 sec
      result: 7.06914 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001614 sec
      iterations=10000... time=0.0016054 sec
      iterations=100000... time=0.016152 sec
      iterations=1000000... time=0.161374 sec
      iterations=7000000... time=1.13763 sec
      result: 1.62518 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000819705 sec
      iterations=10000... time=0.00757755 sec
      iterations=100000... time=0.0709921 sec
      iterations=1000000... time=0.693666 sec
      iterations=2000000... time=1.42914 sec
      result: 7.1457 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.7001e-05 sec
      iterations=1000... time=0.000368702 sec
      iterations=10000... time=0.00377693 sec
      iterations=100000... time=0.036325 sec
      iterations=1000000... time=0.36516 sec
      iterations=3000000... time=1.08748 sec
      result: 67.7971 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.7101e-05 sec
      iterations=10... time=0.000205801 sec
      iterations=100... time=0.00190851 sec
      iterations=1000... time=0.0195676 sec
      iterations=10000... time=0.194236 sec
      iterations=60000... time=1.16369 sec
      result: 40.5485 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.25e-05 sec
      iterations=100000... time=0.000330202 sec
      iterations=1000000... time=0.00320862 sec
      iterations=10000000... time=0.0319002 sec
      iterations=100000000... time=0.321099 sec
      iterations=300000000... time=0.968949 sec
      iterations=600000000... time=1.9443 sec
      result: 0.405062 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.53e-05 sec
      iterations=10000... time=0.000180902 sec
      iterations=100000... time=0.00173191 sec
      iterations=1000000... time=0.0169458 sec
      iterations=10000000... time=0.171257 sec
      iterations=60000000... time=1.02132 sec
      result: 2.12775 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8.00001e-07 sec
      iterations=10... time=2.6e-06 sec
      iterations=100... time=1.86e-05 sec
      iterations=1000... time=0.000180802 sec
      iterations=10000... time=0.00182011 sec
      iterations=100000... time=0.0183434 sec
      iterations=1000000... time=0.182435 sec
      iterations=6000000... time=1.07628 sec
      result: 137.006 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=4.03e-05 sec
      iterations=10... time=0.000347302 sec
      iterations=100... time=0.00337652 sec
      iterations=1000... time=0.0313542 sec
      iterations=10000... time=0.230924 sec
      iterations=50000... time=0.870418 sec
      iterations=100000... time=1.79103 sec
      result: 43.9094 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.1e-05 sec
      iterations=10... time=0.000233601 sec
      iterations=100... time=0.00240252 sec
      iterations=1000... time=0.0236536 sec
      iterations=10000... time=0.239356 sec
      iterations=50000... time=1.20064 sec
      result: 0.0719618 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000223001 sec
      iterations=10... time=0.00203121 sec
      iterations=100... time=0.0200497 sec
      iterations=1000... time=0.199693 sec
      iterations=6000... time=1.18352 sec
      result: 0.256792 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00466073 sec
      iterations=10... time=0.0477252 sec
      iterations=100... time=0.478698 sec
      iterations=200... time=0.927679 sec
      iterations=400... time=1.82483 sec
      result: 0.388324 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160898 sec
      iterations=10000000... time=0.0153723 sec
      iterations=100000000... time=0.155173 sec
      iterations=700000000... time=1.11508 sec
      iterations=700000000... time=1.10705 sec
      result: 174.303 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00354641 sec
      iterations=10000000... time=0.0361084 sec
      iterations=100000000... time=0.351366 sec
      iterations=300000000... time=1.04986 sec
      result: 9.14409 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221959 sec
      iterations=10000000... time=0.0214662 sec
      iterations=100000000... time=0.21983 sec
      iterations=500000000... time=1.09676 sec
      result: 7.29421 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161302 sec
      iterations=10000... time=0.00161568 sec
      iterations=100000... time=0.0160801 sec
      iterations=1000000... time=0.15912 sec
      iterations=7000000... time=1.11401 sec
      result: 1.59144 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000808514 sec
      iterations=10000... time=0.00707782 sec
      iterations=100000... time=0.0696431 sec
      iterations=1000000... time=0.692252 sec
      iterations=2000000... time=1.37464 sec
      result: 6.87319 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.00001e-07 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.695e-05 sec
      iterations=1000... time=0.000366253 sec
      iterations=10000... time=0.00368443 sec
      iterations=100000... time=0.0358 sec
      iterations=1000000... time=0.36559 sec
      iterations=3000000... time=1.08862 sec
      result: 67.7264 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.05505e-05 sec
      iterations=10... time=0.000202602 sec
      iterations=100... time=0.00200992 sec
      iterations=1000... time=0.0191106 sec
      iterations=10000... time=0.193902 sec
      iterations=60000... time=1.15639 sec
      result: 40.8046 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.25e-05 sec
      iterations=100000... time=0.000321203 sec
      iterations=1000000... time=0.00325212 sec
      iterations=10000000... time=0.0322421 sec
      iterations=100000000... time=0.321507 sec
      iterations=300000000... time=0.962726 sec
      iterations=600000000... time=1.88711 sec
      result: 0.393147 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.515e-05 sec
      iterations=10000... time=0.000185751 sec
      iterations=100000... time=0.00177686 sec
      iterations=1000000... time=0.0176778 sec
      iterations=10000000... time=0.174804 sec
      iterations=60000000... time=1.04923 sec
      result: 2.18589 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.35e-06 sec
      iterations=100... time=1.89495e-05 sec
      iterations=1000... time=0.000186691 sec
      iterations=10000... time=0.00186056 sec
      iterations=100000... time=0.0188925 sec
      iterations=1000000... time=0.180002 sec
      iterations=6000000... time=1.0845 sec
      result: 135.967 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.49e-05 sec
      iterations=10... time=0.000329252 sec
      iterations=100... time=0.00328567 sec
      iterations=1000... time=0.0324276 sec
      iterations=10000... time=0.270703 sec
      iterations=40000... time=0.741041 sec
      iterations=80000... time=1.47485 sec
      result: 42.6583 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1e-05 sec
      iterations=10... time=8.9951e-05 sec
      iterations=100... time=0.000932157 sec
      iterations=1000... time=0.00938047 sec
      iterations=10000... time=0.093535 sec
      iterations=100000... time=0.940276 sec
      iterations=200000... time=1.88887 sec
      result: 0.077189 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000124051 sec
      iterations=10... time=0.00120931 sec
      iterations=100... time=0.0118835 sec
      iterations=1000... time=0.118338 sec
      iterations=9000... time=1.05799 sec
      result: 0.207469 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1150 nsec
    MPI bandwidth: 4.13588 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Jun  7 18:06:46 UTC 2022
+ echo Done.
Done.
  Elapsed time: 51.7 s
