<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1393" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1393{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1393{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1393{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1393{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1393{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1393{left:360px;bottom:686px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1393{left:70px;bottom:548px;letter-spacing:0.13px;}
#t8_1393{left:70px;bottom:525px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#t9_1393{left:70px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1393{left:70px;bottom:486px;letter-spacing:-0.17px;word-spacing:-0.61px;}
#tb_1393{left:70px;bottom:469px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_1393{left:70px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_1393{left:70px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#te_1393{left:70px;bottom:412px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#tf_1393{left:70px;bottom:396px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_1393{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1393{left:70px;bottom:356px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_1393{left:70px;bottom:339px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#tj_1393{left:70px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_1393{left:70px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tl_1393{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_1393{left:70px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_1393{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#to_1393{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tp_1393{left:297px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.08px;}
#tq_1393{left:297px;bottom:1050px;letter-spacing:-0.18px;}
#tr_1393{left:347px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#ts_1393{left:347px;bottom:1050px;letter-spacing:-0.13px;}
#tt_1393{left:347px;bottom:1034px;letter-spacing:-0.15px;}
#tu_1393{left:422px;bottom:1065px;letter-spacing:-0.12px;}
#tv_1393{left:422px;bottom:1050px;letter-spacing:-0.12px;}
#tw_1393{left:422px;bottom:1034px;letter-spacing:-0.12px;}
#tx_1393{left:508px;bottom:1065px;letter-spacing:-0.12px;}
#ty_1393{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_1393{left:75px;bottom:995px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t10_1393{left:297px;bottom:1011px;}
#t11_1393{left:347px;bottom:1011px;letter-spacing:-0.11px;}
#t12_1393{left:422px;bottom:1011px;letter-spacing:-0.14px;}
#t13_1393{left:508px;bottom:1011px;letter-spacing:-0.11px;}
#t14_1393{left:508px;bottom:995px;letter-spacing:-0.12px;}
#t15_1393{left:75px;bottom:972px;letter-spacing:-0.12px;}
#t16_1393{left:75px;bottom:955px;letter-spacing:-0.15px;}
#t17_1393{left:297px;bottom:972px;}
#t18_1393{left:347px;bottom:972px;letter-spacing:-0.11px;}
#t19_1393{left:422px;bottom:972px;letter-spacing:-0.15px;}
#t1a_1393{left:508px;bottom:972px;letter-spacing:-0.11px;}
#t1b_1393{left:508px;bottom:955px;letter-spacing:-0.12px;}
#t1c_1393{left:75px;bottom:932px;letter-spacing:-0.12px;}
#t1d_1393{left:75px;bottom:915px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_1393{left:297px;bottom:932px;}
#t1f_1393{left:347px;bottom:932px;letter-spacing:-0.11px;}
#t1g_1393{left:422px;bottom:932px;letter-spacing:-0.15px;}
#t1h_1393{left:508px;bottom:932px;letter-spacing:-0.11px;}
#t1i_1393{left:508px;bottom:915px;letter-spacing:-0.12px;}
#t1j_1393{left:75px;bottom:892px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_1393{left:75px;bottom:875px;letter-spacing:-0.13px;}
#t1l_1393{left:75px;bottom:858px;letter-spacing:-0.15px;}
#t1m_1393{left:297px;bottom:892px;}
#t1n_1393{left:347px;bottom:892px;letter-spacing:-0.12px;}
#t1o_1393{left:422px;bottom:892px;letter-spacing:-0.17px;}
#t1p_1393{left:422px;bottom:875px;letter-spacing:-0.17px;}
#t1q_1393{left:508px;bottom:892px;letter-spacing:-0.11px;}
#t1r_1393{left:508px;bottom:875px;letter-spacing:-0.13px;}
#t1s_1393{left:508px;bottom:858px;letter-spacing:-0.11px;}
#t1t_1393{left:75px;bottom:836px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_1393{left:75px;bottom:819px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1393{left:75px;bottom:802px;letter-spacing:-0.15px;}
#t1w_1393{left:297px;bottom:836px;}
#t1x_1393{left:347px;bottom:836px;letter-spacing:-0.12px;}
#t1y_1393{left:422px;bottom:836px;letter-spacing:-0.17px;}
#t1z_1393{left:422px;bottom:819px;letter-spacing:-0.17px;}
#t20_1393{left:508px;bottom:836px;letter-spacing:-0.11px;}
#t21_1393{left:508px;bottom:819px;letter-spacing:-0.12px;}
#t22_1393{left:508px;bottom:802px;letter-spacing:-0.11px;}
#t23_1393{left:75px;bottom:779px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_1393{left:75px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1393{left:75px;bottom:745px;letter-spacing:-0.15px;}
#t26_1393{left:297px;bottom:779px;}
#t27_1393{left:347px;bottom:779px;letter-spacing:-0.11px;}
#t28_1393{left:422px;bottom:779px;letter-spacing:-0.16px;}
#t29_1393{left:508px;bottom:779px;letter-spacing:-0.11px;}
#t2a_1393{left:508px;bottom:762px;letter-spacing:-0.12px;}
#t2b_1393{left:508px;bottom:745px;letter-spacing:-0.11px;}
#t2c_1393{left:91px;bottom:664px;letter-spacing:-0.15px;}
#t2d_1393{left:163px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2e_1393{left:288px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2f_1393{left:442px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2g_1393{left:595px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2h_1393{left:744px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2i_1393{left:106px;bottom:640px;}
#t2j_1393{left:187px;bottom:640px;letter-spacing:-0.15px;}
#t2k_1393{left:271px;bottom:640px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_1393{left:433px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_1393{left:616px;bottom:640px;letter-spacing:-0.11px;}
#t2n_1393{left:765px;bottom:640px;letter-spacing:-0.12px;}
#t2o_1393{left:106px;bottom:616px;}
#t2p_1393{left:187px;bottom:616px;letter-spacing:-0.17px;}
#t2q_1393{left:277px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_1393{left:438px;bottom:616px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2s_1393{left:586px;bottom:616px;letter-spacing:-0.12px;}
#t2t_1393{left:765px;bottom:616px;letter-spacing:-0.12px;}
#t2u_1393{left:107px;bottom:591px;}
#t2v_1393{left:187px;bottom:591px;letter-spacing:-0.11px;}
#t2w_1393{left:277px;bottom:591px;letter-spacing:-0.13px;}
#t2x_1393{left:435px;bottom:591px;letter-spacing:-0.11px;}
#t2y_1393{left:587px;bottom:591px;letter-spacing:-0.12px;}
#t2z_1393{left:765px;bottom:591px;letter-spacing:-0.13px;}

.s1_1393{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1393{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1393{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1393{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1393{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1393{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1393{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1393" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1393Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1393" style="-webkit-user-select: none;"><object width="935" height="1210" data="1393/1393.svg" type="image/svg+xml" id="pdf1393" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1393" class="t s1_1393">ORPS—Bitwise Logical OR of Packed Single Precision Floating-Point Values </span>
<span id="t2_1393" class="t s2_1393">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1393" class="t s1_1393">Vol. 2B </span><span id="t4_1393" class="t s1_1393">4-173 </span>
<span id="t5_1393" class="t s3_1393">ORPS—Bitwise Logical OR of Packed Single Precision Floating-Point Values </span>
<span id="t6_1393" class="t s4_1393">Instruction Operand Encoding </span>
<span id="t7_1393" class="t s4_1393">Description </span>
<span id="t8_1393" class="t s5_1393">Performs a bitwise logical OR of the four, eight or sixteen packed single precision floating-point values from the first </span>
<span id="t9_1393" class="t s5_1393">source operand and the second source operand, and stores the result in the destination operand </span>
<span id="ta_1393" class="t s5_1393">EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be </span>
<span id="tb_1393" class="t s5_1393">a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a </span>
<span id="tc_1393" class="t s5_1393">32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with write- </span>
<span id="td_1393" class="t s5_1393">mask k1. </span>
<span id="te_1393" class="t s5_1393">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="tf_1393" class="t s5_1393">or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the </span>
<span id="tg_1393" class="t s5_1393">corresponding ZMM register destination are zeroed. </span>
<span id="th_1393" class="t s5_1393">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </span>
<span id="ti_1393" class="t s5_1393">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tj_1393" class="t s5_1393">the corresponding ZMM register destination are zeroed. </span>
<span id="tk_1393" class="t s5_1393">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tl_1393" class="t s5_1393">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tm_1393" class="t s5_1393">register destination are unmodified. </span>
<span id="tn_1393" class="t s6_1393">Opcode/ </span>
<span id="to_1393" class="t s6_1393">Instruction </span>
<span id="tp_1393" class="t s6_1393">Op / </span>
<span id="tq_1393" class="t s6_1393">En </span>
<span id="tr_1393" class="t s6_1393">64/32 bit </span>
<span id="ts_1393" class="t s6_1393">Mode </span>
<span id="tt_1393" class="t s6_1393">Support </span>
<span id="tu_1393" class="t s6_1393">CPUID </span>
<span id="tv_1393" class="t s6_1393">Feature </span>
<span id="tw_1393" class="t s6_1393">Flag </span>
<span id="tx_1393" class="t s6_1393">Description </span>
<span id="ty_1393" class="t s7_1393">NP 0F 56 /r </span>
<span id="tz_1393" class="t s7_1393">ORPS xmm1, xmm2/m128 </span>
<span id="t10_1393" class="t s7_1393">A </span><span id="t11_1393" class="t s7_1393">V/V </span><span id="t12_1393" class="t s7_1393">SSE </span><span id="t13_1393" class="t s7_1393">Return the bitwise logical OR of packed single precision </span>
<span id="t14_1393" class="t s7_1393">floating-point values in xmm1 and xmm2/mem. </span>
<span id="t15_1393" class="t s7_1393">VEX.128.0F 56 /r </span>
<span id="t16_1393" class="t s7_1393">VORPS xmm1,xmm2, xmm3/m128 </span>
<span id="t17_1393" class="t s7_1393">B </span><span id="t18_1393" class="t s7_1393">V/V </span><span id="t19_1393" class="t s7_1393">AVX </span><span id="t1a_1393" class="t s7_1393">Return the bitwise logical OR of packed single precision </span>
<span id="t1b_1393" class="t s7_1393">floating-point values in xmm2 and xmm3/mem. </span>
<span id="t1c_1393" class="t s7_1393">VEX.256.0F 56 /r </span>
<span id="t1d_1393" class="t s7_1393">VORPS ymm1, ymm2, ymm3/m256 </span>
<span id="t1e_1393" class="t s7_1393">B </span><span id="t1f_1393" class="t s7_1393">V/V </span><span id="t1g_1393" class="t s7_1393">AVX </span><span id="t1h_1393" class="t s7_1393">Return the bitwise logical OR of packed single precision </span>
<span id="t1i_1393" class="t s7_1393">floating-point values in ymm2 and ymm3/mem. </span>
<span id="t1j_1393" class="t s7_1393">EVEX.128.0F.W0 56 /r </span>
<span id="t1k_1393" class="t s7_1393">VORPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1l_1393" class="t s7_1393">xmm3/m128/m32bcst </span>
<span id="t1m_1393" class="t s7_1393">C </span><span id="t1n_1393" class="t s7_1393">V/V </span><span id="t1o_1393" class="t s7_1393">AVX512VL </span>
<span id="t1p_1393" class="t s7_1393">AVX512DQ </span>
<span id="t1q_1393" class="t s7_1393">Return the bitwise logical OR of packed single precision </span>
<span id="t1r_1393" class="t s7_1393">floating-point values in xmm2 and xmm3/m128/m32bcst </span>
<span id="t1s_1393" class="t s7_1393">subject to writemask k1. </span>
<span id="t1t_1393" class="t s7_1393">EVEX.256.0F.W0 56 /r </span>
<span id="t1u_1393" class="t s7_1393">VORPS ymm1 {k1}{z}, ymm2, </span>
<span id="t1v_1393" class="t s7_1393">ymm3/m256/m32bcst </span>
<span id="t1w_1393" class="t s7_1393">C </span><span id="t1x_1393" class="t s7_1393">V/V </span><span id="t1y_1393" class="t s7_1393">AVX512VL </span>
<span id="t1z_1393" class="t s7_1393">AVX512DQ </span>
<span id="t20_1393" class="t s7_1393">Return the bitwise logical OR of packed single precision </span>
<span id="t21_1393" class="t s7_1393">floating-point values in ymm2 and ymm3/m256/m32bcst </span>
<span id="t22_1393" class="t s7_1393">subject to writemask k1. </span>
<span id="t23_1393" class="t s7_1393">EVEX.512.0F.W0 56 /r </span>
<span id="t24_1393" class="t s7_1393">VORPS zmm1 {k1}{z}, zmm2, </span>
<span id="t25_1393" class="t s7_1393">zmm3/m512/m32bcst </span>
<span id="t26_1393" class="t s7_1393">C </span><span id="t27_1393" class="t s7_1393">V/V </span><span id="t28_1393" class="t s7_1393">AVX512DQ </span><span id="t29_1393" class="t s7_1393">Return the bitwise logical OR of packed single precision </span>
<span id="t2a_1393" class="t s7_1393">floating-point values in zmm2 and zmm3/m512/m32bcst </span>
<span id="t2b_1393" class="t s7_1393">subject to writemask k1. </span>
<span id="t2c_1393" class="t s6_1393">Op/En </span><span id="t2d_1393" class="t s6_1393">Tuple Type </span><span id="t2e_1393" class="t s6_1393">Operand 1 </span><span id="t2f_1393" class="t s6_1393">Operand 2 </span><span id="t2g_1393" class="t s6_1393">Operand 3 </span><span id="t2h_1393" class="t s6_1393">Operand 4 </span>
<span id="t2i_1393" class="t s7_1393">A </span><span id="t2j_1393" class="t s7_1393">N/A </span><span id="t2k_1393" class="t s7_1393">ModRM:reg (r, w) </span><span id="t2l_1393" class="t s7_1393">ModRM:r/m (r) </span><span id="t2m_1393" class="t s7_1393">N/A </span><span id="t2n_1393" class="t s7_1393">N/A </span>
<span id="t2o_1393" class="t s7_1393">B </span><span id="t2p_1393" class="t s7_1393">N/A </span><span id="t2q_1393" class="t s7_1393">ModRM:reg (w) </span><span id="t2r_1393" class="t s7_1393">VEX.vvvv (r) </span><span id="t2s_1393" class="t s7_1393">ModRM:r/m (r) </span><span id="t2t_1393" class="t s7_1393">N/A </span>
<span id="t2u_1393" class="t s7_1393">C </span><span id="t2v_1393" class="t s7_1393">Full </span><span id="t2w_1393" class="t s7_1393">ModRM:reg (w) </span><span id="t2x_1393" class="t s7_1393">EVEX.vvvv (r) </span><span id="t2y_1393" class="t s7_1393">ModRM:r/m (r) </span><span id="t2z_1393" class="t s7_1393">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
