###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Sun Mar 19 21:04:05 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[95]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_95_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.145
= Slack Time                   -0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.005
     = Beginpoint Arrival Time       1.005
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_95_ | CP ^        |        |       |   1.005 |    0.660 | 
     | core_instance/psum_mem_instance/Q_reg_95_ | CP ^ -> Q v | EDFQD4 | 0.139 |   1.145 |    0.800 | 
     |                                           | out[95] v   |        | 0.000 |   1.145 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[94]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_94_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.144
= Slack Time                   -0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.005
     = Beginpoint Arrival Time       1.005
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_94_ | CP ^        |        |       |   1.005 |    0.661 | 
     | core_instance/psum_mem_instance/Q_reg_94_ | CP ^ -> Q v | EDFQD4 | 0.139 |   1.144 |    0.800 | 
     |                                           | out[94] v   |        | 0.000 |   1.144 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[89]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_89_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.144
= Slack Time                   -0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.005
     = Beginpoint Arrival Time       1.005
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_89_ | CP ^        |        |       |   1.005 |    0.662 | 
     | core_instance/psum_mem_instance/Q_reg_89_ | CP ^ -> Q v | EDFQD4 | 0.138 |   1.144 |    0.800 | 
     |                                           | out[89] v   |        | 0.000 |   1.144 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[92]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_92_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.144
= Slack Time                   -0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.005
     = Beginpoint Arrival Time       1.005
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_92_ | CP ^        |        |       |   1.005 |    0.662 | 
     | core_instance/psum_mem_instance/Q_reg_92_ | CP ^ -> Q v | EDFQD4 | 0.138 |   1.143 |    0.800 | 
     |                                           | out[92] v   |        | 0.000 |   1.144 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[93]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_93_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.143
= Slack Time                   -0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.005
     = Beginpoint Arrival Time       1.005
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_93_ | CP ^        |        |       |   1.005 |    0.662 | 
     | core_instance/psum_mem_instance/Q_reg_93_ | CP ^ -> Q v | EDFQD4 | 0.138 |   1.143 |    0.800 | 
     |                                           | out[93] v   |        | 0.000 |   1.143 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 

