version 3
D:/deld vhdl/10. async counter/str/strucAsyn/strucAsyn.vhd
strucAsyn
VHDL
VHDL
wave.xwv
Clocked
-
-
1500000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clok
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
qout
clok
rest
clok
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
qout_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clok
rest
qout
SIGNAL_ORDER_END
-X-X-X-

