# Description
This repository contains Verilog implementation of some CPU architectures for RISC-V ISA. 
List of implemented architectures:
* Single cycle CPU
* Multi-cycle CPU
* Pipelined CPU
* Pipelined CPU with cache