================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Jul 19 16:54:50 PKT 2025
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         matrixmul
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              31
FF:               45
DSP:              1
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 0.967       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                              | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                              | 31  | 45 | 1   |      |      |     |        |      |         |          |        |
|   (inst)                          | 22  | 45 |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8s_8s_16ns_16_4_1_U1 | 9   |    | 1   |      |      |     |        |      |         |          |        |
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.06%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.06%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.83   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                   | ENDPOINT PIN                                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                  |                                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 9.033 | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK   | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[1] |            1 |          2 |          0.695 |          0.284 |        0.411 |
| Path2 | 9.050 | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK   | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[7] |            1 |          2 |          0.684 |          0.269 |        0.415 |
| Path3 | 9.051 | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK   | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[9] |            1 |          2 |          0.681 |          0.279 |        0.402 |
| Path4 | 9.068 | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK   | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[5] |            1 |          2 |          0.664 |          0.254 |        0.410 |
| Path5 | 9.068 | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_M_DATA_INST/V[0] |            2 |          1 |          0.894 |          0.894 |        0.000 |
+-------+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                     | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_15                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_9                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_7                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_11                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                     | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_15                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_9                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_7                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_11                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                     | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_15                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_9                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_7                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_11                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                     | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_15                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_9                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_7                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_11                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                     | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_15                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_9                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_7                  | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_11                 | CLB.LUT.LUT2           |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrixmul_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/matrixmul_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/matrixmul_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/matrixmul_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/matrixmul_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/matrixmul_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


