module module_0 (
    output logic [id_1 : id_1] id_2
);
  logic id_3;
endmodule
