# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 285398621 # Weave simulation time
 time: # Simulator time breakdown
  init: 455098969069
  bound: 10409162327
  weave: 609149763
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 11661 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 116610327 # Simulated unhalted cycles
   cCycles: 7052663 # Cycles due to contention stalls
   instrs: 100007531 # Simulated instructions
   uops: 119764717 # Retired micro-ops
   bbls: 21921672 # Basic blocks
   approxInstrs: 220188 # Instrs with approx uop decoding
   mispredBranches: 1066873 # Mispredicted branches
   condBranches: 17187537 # conditional branches
   fetchStalls: 18446744073666800610 # Fetch stalls
   decodeStalls: 67112119 # Decode stalls
   issueStalls: 2323296 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 23437585 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 2854849 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 590579 # GETS misses
   mGETS_I: 590579 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 475 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 7703314 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 23414383 # Filtered GETS hits
   fhGETX: 16207739 # Filtered GETX hits
   hGETS: 1085710 # GETS hits
   hGETX: 1761404 # GETX hits
   mGETS: 1459469 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 1459469 # GETS data misses
   mGETXIM: 997488 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 997488 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 174 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 70825112 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1505948 # GETS hits
   hGETX: 931391 # GETX hits
   mGETS: 544100 # GETS misses
   mGETS_I: 5348 # GETS Instruction misses
   mGETS_D: 538752 # GETS data misses
   mGETXIM: 66097 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 66097 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 1693972 # Clean evictions (from lower level)
   PUTX: 1351379 # Dirty evictions (from lower level)
   INV: 7639 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 41957994 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 350006 # GETS hits
   hGETX: 10950 # GETX hits
   mGETS: 194094 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 55147 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 487602 # Clean evictions (from lower level)
   PUTX: 98612 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 22431690 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 65304 # Read requests
   wr: 16592 # Write requests
   rdlat: 8761003 # Total latency experienced by read requests
   wrlat: 2432337 # Total latency experienced by write requests
   rdhits: 18 # Read row hits
   wrhits: 26 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 63076
    14: 583
    15: 451
    16: 200
    17: 38
    18: 60
    19: 36
    20: 43
    21: 35
    22: 49
    23: 31
    24: 48
    25: 38
    26: 30
    27: 33
    28: 39
    29: 39
    30: 38
    31: 30
    32: 29
    33: 39
    34: 34
    35: 37
    36: 44
    37: 25
    38: 25
    39: 35
    40: 34
    41: 40
    42: 36
    43: 16
    44: 2
    45: 3
    46: 6
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 59213 # Read requests
   wr: 15827 # Write requests
   rdlat: 7950820 # Total latency experienced by read requests
   wrlat: 2310425 # Total latency experienced by write requests
   rdhits: 30 # Read row hits
   wrhits: 28 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 13
    13: 57167
    14: 490
    15: 429
    16: 196
    17: 34
    18: 32
    19: 31
    20: 49
    21: 37
    22: 42
    23: 38
    24: 40
    25: 28
    26: 35
    27: 22
    28: 30
    29: 25
    30: 37
    31: 29
    32: 35
    33: 34
    34: 35
    35: 43
    36: 43
    37: 27
    38: 24
    39: 33
    40: 35
    41: 36
    42: 37
    43: 15
    44: 2
    45: 2
    46: 4
    47: 0
    48: 1
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 65610 # Read requests
   wr: 16590 # Write requests
   rdlat: 8799921 # Total latency experienced by read requests
   wrlat: 2445212 # Total latency experienced by write requests
   rdhits: 23 # Read row hits
   wrhits: 13 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 14
    13: 63421
    14: 539
    15: 462
    16: 196
    17: 39
    18: 40
    19: 56
    20: 41
    21: 35
    22: 41
    23: 32
    24: 40
    25: 35
    26: 25
    27: 34
    28: 31
    29: 42
    30: 29
    31: 41
    32: 36
    33: 36
    34: 36
    35: 33
    36: 37
    37: 34
    38: 35
    39: 33
    40: 31
    41: 42
    42: 35
    43: 16
    44: 3
    45: 0
    46: 5
    47: 1
    48: 0
    49: 0
    50: 0
    51: 0
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 59114 # Read requests
   wr: 15749 # Write requests
   rdlat: 7938730 # Total latency experienced by read requests
   wrlat: 2298426 # Total latency experienced by write requests
   rdhits: 16 # Read row hits
   wrhits: 28 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 3
    13: 56989
    14: 570
    15: 450
    16: 180
    17: 36
    18: 52
    19: 26
    20: 38
    21: 33
    22: 26
    23: 37
    24: 40
    25: 30
    26: 33
    27: 32
    28: 50
    29: 27
    30: 34
    31: 37
    32: 29
    33: 33
    34: 35
    35: 25
    36: 39
    37: 37
    38: 35
    39: 29
    40: 39
    41: 28
    42: 33
    43: 15
    44: 2
    45: 2
    46: 3
    47: 2
    48: 2
    49: 0
    50: 0
    51: 0
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 11661
  rqSzHist: # Run queue size histogram
   0: 11661
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 116610327
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100007531
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
