<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\IRCAM\impl\gwsynthesis\TEST.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\document\GitHub\PE_module\IRCAM\src\TEST.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\document\GitHub\PE_module\IRCAM\src\TEST.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 01 00:29:41 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1859</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2237</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>111</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>69</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50M </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>clk_out_0_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q </td>
</tr>
<tr>
<td>data_valid</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>UART_RX_inst/data_valid_s1/Q </td>
</tr>
<tr>
<td>clk_out_1_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50M</td>
<td>50.000(MHz)</td>
<td>182.628(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>68.476(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_out_0_4</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">3.472(MHz)</td>
<td>116</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>data_valid</td>
<td>100.000(MHz)</td>
<td>1346.801(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_out_1_4</td>
<td>100.000(MHz)</td>
<td>108.530(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_0_4</td>
<td>Setup</td>
<td>-2269.679</td>
<td>110</td>
</tr>
<tr>
<td>clk_out_0_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>data_valid</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>data_valid</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_1_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_1_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-278.057</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_0_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.108</td>
<td>288.100</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-275.945</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_1_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>285.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-267.637</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_2_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>277.623</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-256.981</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_3_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>266.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-239.874</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_4_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.053</td>
<td>249.863</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-232.094</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_5_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.053</td>
<td>242.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-218.385</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_6_s1/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.053</td>
<td>228.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-205.306</td>
<td>data_out_tmp_4_s0/Q</td>
<td>data_out_8bit_7_s2/D</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.053</td>
<td>215.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.917</td>
<td>UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>max_temperature_6_s0/SET</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.119</td>
<td>16.425</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.917</td>
<td>UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>max_temperature_7_s0/SET</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.119</td>
<td>16.425</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.917</td>
<td>UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>max_temperature_8_s0/RESET</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.119</td>
<td>16.425</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.450</td>
<td>UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>max_temperature_9_s0/RESET</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.110</td>
<td>15.968</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.496</td>
<td>UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>max_temperature_11_s0/SET</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.110</td>
<td>15.014</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_0_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_1_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_2_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_3_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_4_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_5_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.919</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_6_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>14.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.899</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_11_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>14.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.701</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_7_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.701</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_8_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.701</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_9_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.701</td>
<td>data_out_tmp_3_s0/Q</td>
<td>temp_max_10_s0/CE</td>
<td>clk_out_0_4:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.390</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.334</td>
<td>data_counter_13_s0/CE</td>
<td>data_counter_13_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.925</td>
<td>3.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.334</td>
<td>data_counter_14_s0/CE</td>
<td>data_counter_14_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.925</td>
<td>3.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.324</td>
<td>data_counter_15_s0/CE</td>
<td>data_counter_15_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.925</td>
<td>3.364</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.316</td>
<td>data_counter_1_s0/CE</td>
<td>data_counter_1_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.915</td>
<td>3.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.316</td>
<td>data_counter_2_s0/CE</td>
<td>data_counter_2_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.915</td>
<td>3.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.316</td>
<td>data_counter_3_s0/CE</td>
<td>data_counter_3_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.915</td>
<td>3.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.316</td>
<td>data_counter_4_s0/CE</td>
<td>data_counter_4_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.915</td>
<td>3.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.316</td>
<td>data_counter_5_s0/CE</td>
<td>data_counter_5_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.915</td>
<td>3.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.316</td>
<td>data_counter_6_s0/CE</td>
<td>data_counter_6_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.915</td>
<td>3.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.312</td>
<td>data_counter_7_s0/CE</td>
<td>data_counter_7_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.312</td>
<td>data_counter_8_s0/CE</td>
<td>data_counter_8_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.312</td>
<td>data_counter_9_s0/CE</td>
<td>data_counter_9_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.312</td>
<td>data_counter_10_s0/CE</td>
<td>data_counter_10_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.312</td>
<td>data_counter_11_s0/CE</td>
<td>data_counter_11_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.312</td>
<td>data_counter_12_s0/CE</td>
<td>data_counter_12_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.307</td>
<td>data_counter_0_s0/CE</td>
<td>data_counter_0_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.910</td>
<td>3.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.014</td>
<td>dout_vald_s5/I1</td>
<td>dout_vald_s2/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.011</td>
<td>data_out_tmp_15_s2/I2</td>
<td>data_out_tmp_8_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.899</td>
<td>3.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.011</td>
<td>data_out_tmp_15_s2/I2</td>
<td>data_out_tmp_9_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.899</td>
<td>3.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.005</td>
<td>n38_s6/I1</td>
<td>max_temperature_1_s0/RESET</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.906</td>
<td>3.603</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.991</td>
<td>temp_max_15_s2/I2</td>
<td>temp_max_7_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.894</td>
<td>3.665</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.991</td>
<td>temp_max_15_s2/I2</td>
<td>temp_max_8_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.894</td>
<td>3.665</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.991</td>
<td>temp_max_15_s2/I2</td>
<td>temp_max_9_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.894</td>
<td>3.665</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.991</td>
<td>temp_max_15_s2/I2</td>
<td>temp_max_10_s0/CE</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.894</td>
<td>3.665</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.953</td>
<td>n392_s2/I1</td>
<td>dout_vald_s2/RESET</td>
<td>data_valid:[R]</td>
<td>clk_out_0_4:[R]</td>
<td>0.000</td>
<td>-4.920</td>
<td>3.669</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.755</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>2.385</td>
</tr>
<tr>
<td>2</td>
<td>2.765</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.497</td>
<td>2.385</td>
</tr>
<tr>
<td>3</td>
<td>2.952</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.482</td>
<td>2.182</td>
</tr>
<tr>
<td>4</td>
<td>2.952</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.482</td>
<td>2.182</td>
</tr>
<tr>
<td>5</td>
<td>2.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.478</td>
<td>2.175</td>
</tr>
<tr>
<td>6</td>
<td>2.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.478</td>
<td>2.175</td>
</tr>
<tr>
<td>7</td>
<td>2.965</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>2.175</td>
</tr>
<tr>
<td>8</td>
<td>2.965</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>2.175</td>
</tr>
<tr>
<td>9</td>
<td>2.965</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_7_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>2.175</td>
</tr>
<tr>
<td>10</td>
<td>3.162</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.482</td>
<td>1.972</td>
</tr>
<tr>
<td>11</td>
<td>3.162</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.482</td>
<td>1.972</td>
</tr>
<tr>
<td>12</td>
<td>3.171</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.491</td>
<td>1.972</td>
</tr>
<tr>
<td>13</td>
<td>3.171</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.491</td>
<td>1.972</td>
</tr>
<tr>
<td>14</td>
<td>3.171</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.491</td>
<td>1.972</td>
</tr>
<tr>
<td>15</td>
<td>3.171</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.491</td>
<td>1.972</td>
</tr>
<tr>
<td>16</td>
<td>3.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>1.947</td>
</tr>
<tr>
<td>17</td>
<td>3.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>1.947</td>
</tr>
<tr>
<td>18</td>
<td>3.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_4_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>1.947</td>
</tr>
<tr>
<td>19</td>
<td>3.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_5_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.488</td>
<td>1.947</td>
</tr>
<tr>
<td>20</td>
<td>3.270</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.565</td>
<td>1.947</td>
</tr>
<tr>
<td>21</td>
<td>3.316</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.476</td>
<td>1.813</td>
</tr>
<tr>
<td>22</td>
<td>3.393</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.553</td>
<td>1.813</td>
</tr>
<tr>
<td>23</td>
<td>3.393</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.553</td>
<td>1.813</td>
</tr>
<tr>
<td>24</td>
<td>3.405</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.473</td>
<td>1.720</td>
</tr>
<tr>
<td>25</td>
<td>3.405</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>5.000</td>
<td>-0.473</td>
<td>1.720</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.081</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.735</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.735</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.798</td>
</tr>
<tr>
<td>4</td>
<td>6.767</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.127</td>
<td>0.451</td>
</tr>
<tr>
<td>5</td>
<td>6.767</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.127</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>6.767</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.127</td>
<td>0.451</td>
</tr>
<tr>
<td>7</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>9</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>10</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>11</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>12</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>13</td>
<td>6.772</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.132</td>
<td>0.451</td>
</tr>
<tr>
<td>14</td>
<td>6.777</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.142</td>
<td>0.446</td>
</tr>
<tr>
<td>15</td>
<td>6.777</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.142</td>
<td>0.446</td>
</tr>
<tr>
<td>16</td>
<td>6.785</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.449</td>
</tr>
<tr>
<td>17</td>
<td>6.785</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.449</td>
</tr>
<tr>
<td>18</td>
<td>6.785</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.449</td>
</tr>
<tr>
<td>19</td>
<td>6.981</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.645</td>
</tr>
<tr>
<td>20</td>
<td>6.981</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.645</td>
</tr>
<tr>
<td>21</td>
<td>6.981</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.645</td>
</tr>
<tr>
<td>22</td>
<td>6.981</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.645</td>
</tr>
<tr>
<td>23</td>
<td>6.981</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.645</td>
</tr>
<tr>
<td>24</td>
<td>6.981</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.147</td>
<td>0.645</td>
</tr>
<tr>
<td>25</td>
<td>7.001</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>clk_out_1_4:[F]</td>
<td>clk_out_1_4:[R]</td>
<td>-5.000</td>
<td>1.137</td>
<td>0.675</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.416</td>
<td>0.666</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/state_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.417</td>
<td>0.667</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/data_reg_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.417</td>
<td>0.667</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/state_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>0.419</td>
<td>0.669</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>max_temperature_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/pre_UART_DATA_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/data_reg_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/data_reg_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/UART_DATA_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/UART_DATA_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.421</td>
<td>0.671</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_out_0_4</td>
<td>UART_RX_inst/pre_UART_DATA_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-278.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>297.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.627</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[1][A]</td>
<td>n310_s90/I0</td>
</tr>
<tr>
<td>205.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R102C40[1][A]</td>
<td style=" background: #97FFFF;">n310_s90/F</td>
</tr>
<tr>
<td>207.515</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C80[0][A]</td>
<td>n310_s65/I0</td>
</tr>
<tr>
<td>208.083</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C80[0][A]</td>
<td style=" background: #97FFFF;">n310_s65/F</td>
</tr>
<tr>
<td>211.839</td>
<td>3.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td>n310_s22/I2</td>
</tr>
<tr>
<td>212.387</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td style=" background: #97FFFF;">n310_s22/F</td>
</tr>
<tr>
<td>212.389</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][B]</td>
<td>n310_s9/I0</td>
</tr>
<tr>
<td>212.845</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C25[3][B]</td>
<td style=" background: #97FFFF;">n310_s9/F</td>
</tr>
<tr>
<td>216.065</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[3][B]</td>
<td>n311_s42/I1</td>
</tr>
<tr>
<td>216.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[3][B]</td>
<td style=" background: #97FFFF;">n311_s42/F</td>
</tr>
<tr>
<td>218.682</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C38[2][B]</td>
<td>n311_s22/I0</td>
</tr>
<tr>
<td>219.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C38[2][B]</td>
<td style=" background: #97FFFF;">n311_s22/F</td>
</tr>
<tr>
<td>220.334</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C24[2][A]</td>
<td>n311_s15/I1</td>
</tr>
<tr>
<td>220.902</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C24[2][A]</td>
<td style=" background: #97FFFF;">n311_s15/F</td>
</tr>
<tr>
<td>221.288</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C25[2][A]</td>
<td>n311_s7/I0</td>
</tr>
<tr>
<td>221.795</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C25[2][A]</td>
<td style=" background: #97FFFF;">n311_s7/F</td>
</tr>
<tr>
<td>222.179</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C24[1][A]</td>
<td>n312_s129/I1</td>
</tr>
<tr>
<td>222.747</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C24[1][A]</td>
<td style=" background: #97FFFF;">n312_s129/F</td>
</tr>
<tr>
<td>227.257</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>n312_s123/I0</td>
</tr>
<tr>
<td>227.545</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C95[1][B]</td>
<td style=" background: #97FFFF;">n312_s123/F</td>
</tr>
<tr>
<td>231.293</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[3][B]</td>
<td>n312_s71/I1</td>
</tr>
<tr>
<td>231.584</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C45[3][B]</td>
<td style=" background: #97FFFF;">n312_s71/F</td>
</tr>
<tr>
<td>235.488</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td>n312_s28/I0</td>
</tr>
<tr>
<td>236.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td style=" background: #97FFFF;">n312_s28/F</td>
</tr>
<tr>
<td>236.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[2][A]</td>
<td>n312_s10/I3</td>
</tr>
<tr>
<td>236.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C103[2][A]</td>
<td style=" background: #97FFFF;">n312_s10/F</td>
</tr>
<tr>
<td>241.438</td>
<td>4.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C14[2][A]</td>
<td>n312_s4/I0</td>
</tr>
<tr>
<td>241.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C14[2][A]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>246.923</td>
<td>4.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[3][B]</td>
<td>n313_s109/I1</td>
</tr>
<tr>
<td>247.470</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C95[3][B]</td>
<td style=" background: #97FFFF;">n313_s109/F</td>
</tr>
<tr>
<td>249.152</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td>n313_s58/I2</td>
</tr>
<tr>
<td>249.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td style=" background: #97FFFF;">n313_s58/F</td>
</tr>
<tr>
<td>249.832</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C118[1][B]</td>
<td>n313_s23/I2</td>
</tr>
<tr>
<td>250.399</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C118[1][B]</td>
<td style=" background: #97FFFF;">n313_s23/F</td>
</tr>
<tr>
<td>253.444</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C66[0][A]</td>
<td>n313_s10/I0</td>
</tr>
<tr>
<td>254.023</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C66[0][A]</td>
<td style=" background: #97FFFF;">n313_s10/F</td>
</tr>
<tr>
<td>255.805</td>
<td>1.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][A]</td>
<td>n313_s4/I0</td>
</tr>
<tr>
<td>256.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R103C94[2][A]</td>
<td style=" background: #97FFFF;">n313_s4/F</td>
</tr>
<tr>
<td>257.723</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[0][B]</td>
<td>n314_s72/I0</td>
</tr>
<tr>
<td>258.302</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C118[0][B]</td>
<td style=" background: #97FFFF;">n314_s72/F</td>
</tr>
<tr>
<td>263.890</td>
<td>5.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td>n314_s35/I0</td>
</tr>
<tr>
<td>264.438</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td style=" background: #97FFFF;">n314_s35/F</td>
</tr>
<tr>
<td>264.440</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][B]</td>
<td>n314_s13/I2</td>
</tr>
<tr>
<td>264.897</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C6[3][B]</td>
<td style=" background: #97FFFF;">n314_s13/F</td>
</tr>
<tr>
<td>267.055</td>
<td>2.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C35[2][A]</td>
<td>n314_s5/I1</td>
</tr>
<tr>
<td>267.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R103C35[2][A]</td>
<td style=" background: #97FFFF;">n314_s5/F</td>
</tr>
<tr>
<td>268.250</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C44[3][B]</td>
<td>n314_s3/I1</td>
</tr>
<tr>
<td>268.798</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R103C44[3][B]</td>
<td style=" background: #97FFFF;">n314_s3/F</td>
</tr>
<tr>
<td>273.818</td>
<td>5.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C119[0][B]</td>
<td>n315_s24/I0</td>
</tr>
<tr>
<td>274.385</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C119[0][B]</td>
<td style=" background: #97FFFF;">n315_s24/F</td>
</tr>
<tr>
<td>275.457</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C100[2][B]</td>
<td>n315_s27/I1</td>
</tr>
<tr>
<td>276.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C100[2][B]</td>
<td style=" background: #97FFFF;">n315_s27/F</td>
</tr>
<tr>
<td>278.504</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C65[1][B]</td>
<td>n315_s135/I3</td>
</tr>
<tr>
<td>279.012</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C65[1][B]</td>
<td style=" background: #97FFFF;">n315_s135/F</td>
</tr>
<tr>
<td>279.187</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C65[3][A]</td>
<td>n315_s4/I2</td>
</tr>
<tr>
<td>279.643</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C65[3][A]</td>
<td style=" background: #97FFFF;">n315_s4/F</td>
</tr>
<tr>
<td>280.512</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C57[0][B]</td>
<td>n315_s3/I0</td>
</tr>
<tr>
<td>280.800</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R103C57[0][B]</td>
<td style=" background: #97FFFF;">n315_s3/F</td>
</tr>
<tr>
<td>284.148</td>
<td>3.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C98[1][B]</td>
<td>n315_s141/I0</td>
</tr>
<tr>
<td>284.655</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C98[1][B]</td>
<td style=" background: #97FFFF;">n315_s141/F</td>
</tr>
<tr>
<td>286.794</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C68[1][B]</td>
<td>n316_s6/I0</td>
</tr>
<tr>
<td>287.362</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C68[1][B]</td>
<td style=" background: #97FFFF;">n316_s6/F</td>
</tr>
<tr>
<td>287.750</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C70[1][B]</td>
<td>n317_s150/I0</td>
</tr>
<tr>
<td>288.329</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C70[1][B]</td>
<td style=" background: #97FFFF;">n317_s150/F</td>
</tr>
<tr>
<td>290.234</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C43[0][B]</td>
<td>n317_s169/I0</td>
</tr>
<tr>
<td>290.813</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C43[0][B]</td>
<td style=" background: #97FFFF;">n317_s169/F</td>
</tr>
<tr>
<td>292.500</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C67[3][A]</td>
<td>n317_s96/I0</td>
</tr>
<tr>
<td>293.074</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R103C67[3][A]</td>
<td style=" background: #97FFFF;">n317_s96/F</td>
</tr>
<tr>
<td>293.460</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C68[0][A]</td>
<td>n317_s109/I1</td>
</tr>
<tr>
<td>293.968</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C68[0][A]</td>
<td style=" background: #97FFFF;">n317_s109/F</td>
</tr>
<tr>
<td>294.140</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C67[0][A]</td>
<td>n317_s47/I2</td>
</tr>
<tr>
<td>294.708</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C67[0][A]</td>
<td style=" background: #97FFFF;">n317_s47/F</td>
</tr>
<tr>
<td>295.294</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[2][B]</td>
<td>n317_s14/I2</td>
</tr>
<tr>
<td>295.862</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C73[2][B]</td>
<td style=" background: #97FFFF;">n317_s14/F</td>
</tr>
<tr>
<td>296.072</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C74[2][B]</td>
<td>n317_s4/I1</td>
</tr>
<tr>
<td>296.639</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C74[2][B]</td>
<td style=" background: #97FFFF;">n317_s4/F</td>
</tr>
<tr>
<td>297.282</td>
<td>0.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C81[1][A]</td>
<td>n317_s1/I2</td>
</tr>
<tr>
<td>297.789</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C81[1][A]</td>
<td style=" background: #97FFFF;">n317_s1/F</td>
</tr>
<tr>
<td>297.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C81[1][A]</td>
<td style=" font-weight:bold;">data_out_8bit_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.796</td>
<td>9.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C81[1][A]</td>
<td>data_out_8bit_0_s1/CLK</td>
</tr>
<tr>
<td>19.733</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C81[1][A]</td>
<td>data_out_8bit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.108</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>116</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 61.563, 21.369%; route: 226.155, 78.499%; tC2Q: 0.382, 0.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.796, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-275.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>295.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.627</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[1][A]</td>
<td>n310_s90/I0</td>
</tr>
<tr>
<td>205.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R102C40[1][A]</td>
<td style=" background: #97FFFF;">n310_s90/F</td>
</tr>
<tr>
<td>207.515</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C80[0][A]</td>
<td>n310_s65/I0</td>
</tr>
<tr>
<td>208.083</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C80[0][A]</td>
<td style=" background: #97FFFF;">n310_s65/F</td>
</tr>
<tr>
<td>211.839</td>
<td>3.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td>n310_s22/I2</td>
</tr>
<tr>
<td>212.387</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td style=" background: #97FFFF;">n310_s22/F</td>
</tr>
<tr>
<td>212.389</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][B]</td>
<td>n310_s9/I0</td>
</tr>
<tr>
<td>212.845</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C25[3][B]</td>
<td style=" background: #97FFFF;">n310_s9/F</td>
</tr>
<tr>
<td>216.065</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[3][B]</td>
<td>n311_s42/I1</td>
</tr>
<tr>
<td>216.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[3][B]</td>
<td style=" background: #97FFFF;">n311_s42/F</td>
</tr>
<tr>
<td>218.682</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C38[2][B]</td>
<td>n311_s22/I0</td>
</tr>
<tr>
<td>219.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C38[2][B]</td>
<td style=" background: #97FFFF;">n311_s22/F</td>
</tr>
<tr>
<td>220.334</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C24[2][A]</td>
<td>n311_s15/I1</td>
</tr>
<tr>
<td>220.902</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C24[2][A]</td>
<td style=" background: #97FFFF;">n311_s15/F</td>
</tr>
<tr>
<td>221.288</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C25[2][A]</td>
<td>n311_s7/I0</td>
</tr>
<tr>
<td>221.795</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C25[2][A]</td>
<td style=" background: #97FFFF;">n311_s7/F</td>
</tr>
<tr>
<td>222.179</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C24[1][A]</td>
<td>n312_s129/I1</td>
</tr>
<tr>
<td>222.747</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C24[1][A]</td>
<td style=" background: #97FFFF;">n312_s129/F</td>
</tr>
<tr>
<td>227.257</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>n312_s123/I0</td>
</tr>
<tr>
<td>227.545</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C95[1][B]</td>
<td style=" background: #97FFFF;">n312_s123/F</td>
</tr>
<tr>
<td>231.293</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[3][B]</td>
<td>n312_s71/I1</td>
</tr>
<tr>
<td>231.584</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C45[3][B]</td>
<td style=" background: #97FFFF;">n312_s71/F</td>
</tr>
<tr>
<td>235.488</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td>n312_s28/I0</td>
</tr>
<tr>
<td>236.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td style=" background: #97FFFF;">n312_s28/F</td>
</tr>
<tr>
<td>236.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[2][A]</td>
<td>n312_s10/I3</td>
</tr>
<tr>
<td>236.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C103[2][A]</td>
<td style=" background: #97FFFF;">n312_s10/F</td>
</tr>
<tr>
<td>241.438</td>
<td>4.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C14[2][A]</td>
<td>n312_s4/I0</td>
</tr>
<tr>
<td>241.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C14[2][A]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>246.923</td>
<td>4.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[3][B]</td>
<td>n313_s109/I1</td>
</tr>
<tr>
<td>247.470</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C95[3][B]</td>
<td style=" background: #97FFFF;">n313_s109/F</td>
</tr>
<tr>
<td>249.152</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td>n313_s58/I2</td>
</tr>
<tr>
<td>249.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td style=" background: #97FFFF;">n313_s58/F</td>
</tr>
<tr>
<td>249.832</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C118[1][B]</td>
<td>n313_s23/I2</td>
</tr>
<tr>
<td>250.399</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C118[1][B]</td>
<td style=" background: #97FFFF;">n313_s23/F</td>
</tr>
<tr>
<td>253.444</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C66[0][A]</td>
<td>n313_s10/I0</td>
</tr>
<tr>
<td>254.023</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C66[0][A]</td>
<td style=" background: #97FFFF;">n313_s10/F</td>
</tr>
<tr>
<td>255.805</td>
<td>1.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][A]</td>
<td>n313_s4/I0</td>
</tr>
<tr>
<td>256.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R103C94[2][A]</td>
<td style=" background: #97FFFF;">n313_s4/F</td>
</tr>
<tr>
<td>257.723</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[0][B]</td>
<td>n314_s72/I0</td>
</tr>
<tr>
<td>258.302</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C118[0][B]</td>
<td style=" background: #97FFFF;">n314_s72/F</td>
</tr>
<tr>
<td>263.890</td>
<td>5.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td>n314_s35/I0</td>
</tr>
<tr>
<td>264.438</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td style=" background: #97FFFF;">n314_s35/F</td>
</tr>
<tr>
<td>264.440</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][B]</td>
<td>n314_s13/I2</td>
</tr>
<tr>
<td>264.897</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C6[3][B]</td>
<td style=" background: #97FFFF;">n314_s13/F</td>
</tr>
<tr>
<td>267.055</td>
<td>2.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C35[2][A]</td>
<td>n314_s5/I1</td>
</tr>
<tr>
<td>267.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R103C35[2][A]</td>
<td style=" background: #97FFFF;">n314_s5/F</td>
</tr>
<tr>
<td>268.250</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C44[3][B]</td>
<td>n314_s3/I1</td>
</tr>
<tr>
<td>268.798</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R103C44[3][B]</td>
<td style=" background: #97FFFF;">n314_s3/F</td>
</tr>
<tr>
<td>273.818</td>
<td>5.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C119[0][B]</td>
<td>n315_s24/I0</td>
</tr>
<tr>
<td>274.385</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C119[0][B]</td>
<td style=" background: #97FFFF;">n315_s24/F</td>
</tr>
<tr>
<td>275.457</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C100[2][B]</td>
<td>n315_s27/I1</td>
</tr>
<tr>
<td>276.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C100[2][B]</td>
<td style=" background: #97FFFF;">n315_s27/F</td>
</tr>
<tr>
<td>278.504</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C65[1][B]</td>
<td>n315_s135/I3</td>
</tr>
<tr>
<td>279.012</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C65[1][B]</td>
<td style=" background: #97FFFF;">n315_s135/F</td>
</tr>
<tr>
<td>279.187</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C65[3][A]</td>
<td>n315_s4/I2</td>
</tr>
<tr>
<td>279.643</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C65[3][A]</td>
<td style=" background: #97FFFF;">n315_s4/F</td>
</tr>
<tr>
<td>280.512</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C57[0][B]</td>
<td>n315_s3/I0</td>
</tr>
<tr>
<td>280.800</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R103C57[0][B]</td>
<td style=" background: #97FFFF;">n315_s3/F</td>
</tr>
<tr>
<td>284.420</td>
<td>3.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C100[1][B]</td>
<td>n316_s47/I1</td>
</tr>
<tr>
<td>284.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C100[1][B]</td>
<td style=" background: #97FFFF;">n316_s47/F</td>
</tr>
<tr>
<td>286.495</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C80[2][A]</td>
<td>n316_s21/I0</td>
</tr>
<tr>
<td>287.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C80[2][A]</td>
<td style=" background: #97FFFF;">n316_s21/F</td>
</tr>
<tr>
<td>288.095</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C65[0][B]</td>
<td>n316_s8/I2</td>
</tr>
<tr>
<td>288.663</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R103C65[0][B]</td>
<td style=" background: #97FFFF;">n316_s8/F</td>
</tr>
<tr>
<td>288.840</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C65[3][A]</td>
<td>n316_s4/I0</td>
</tr>
<tr>
<td>289.414</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C65[3][A]</td>
<td style=" background: #97FFFF;">n316_s4/F</td>
</tr>
<tr>
<td>290.863</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C79[0][A]</td>
<td>n316_s2/I1</td>
</tr>
<tr>
<td>291.152</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C79[0][A]</td>
<td style=" background: #97FFFF;">n316_s2/F</td>
</tr>
<tr>
<td>295.040</td>
<td>3.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[1][A]</td>
<td>n316_s183/I0</td>
</tr>
<tr>
<td>295.619</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C140[1][A]</td>
<td style=" background: #97FFFF;">n316_s183/F</td>
</tr>
<tr>
<td>295.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[1][A]</td>
<td style=" font-weight:bold;">data_out_8bit_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.738</td>
<td>9.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[1][A]</td>
<td>data_out_8bit_1_s1/CLK</td>
</tr>
<tr>
<td>19.674</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C140[1][A]</td>
<td>data_out_8bit_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>112</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 59.123, 20.677%; route: 226.425, 79.189%; tC2Q: 0.382, 0.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.738, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-267.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>287.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.627</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[1][A]</td>
<td>n310_s90/I0</td>
</tr>
<tr>
<td>205.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R102C40[1][A]</td>
<td style=" background: #97FFFF;">n310_s90/F</td>
</tr>
<tr>
<td>207.515</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C80[0][A]</td>
<td>n310_s65/I0</td>
</tr>
<tr>
<td>208.083</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C80[0][A]</td>
<td style=" background: #97FFFF;">n310_s65/F</td>
</tr>
<tr>
<td>211.839</td>
<td>3.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td>n310_s22/I2</td>
</tr>
<tr>
<td>212.387</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td style=" background: #97FFFF;">n310_s22/F</td>
</tr>
<tr>
<td>212.389</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][B]</td>
<td>n310_s9/I0</td>
</tr>
<tr>
<td>212.845</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C25[3][B]</td>
<td style=" background: #97FFFF;">n310_s9/F</td>
</tr>
<tr>
<td>216.065</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[3][B]</td>
<td>n311_s42/I1</td>
</tr>
<tr>
<td>216.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[3][B]</td>
<td style=" background: #97FFFF;">n311_s42/F</td>
</tr>
<tr>
<td>218.682</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C38[2][B]</td>
<td>n311_s22/I0</td>
</tr>
<tr>
<td>219.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C38[2][B]</td>
<td style=" background: #97FFFF;">n311_s22/F</td>
</tr>
<tr>
<td>220.334</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C24[2][A]</td>
<td>n311_s15/I1</td>
</tr>
<tr>
<td>220.902</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C24[2][A]</td>
<td style=" background: #97FFFF;">n311_s15/F</td>
</tr>
<tr>
<td>221.288</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C25[2][A]</td>
<td>n311_s7/I0</td>
</tr>
<tr>
<td>221.795</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C25[2][A]</td>
<td style=" background: #97FFFF;">n311_s7/F</td>
</tr>
<tr>
<td>222.179</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C24[1][A]</td>
<td>n312_s129/I1</td>
</tr>
<tr>
<td>222.747</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C24[1][A]</td>
<td style=" background: #97FFFF;">n312_s129/F</td>
</tr>
<tr>
<td>227.257</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>n312_s123/I0</td>
</tr>
<tr>
<td>227.545</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C95[1][B]</td>
<td style=" background: #97FFFF;">n312_s123/F</td>
</tr>
<tr>
<td>231.293</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[3][B]</td>
<td>n312_s71/I1</td>
</tr>
<tr>
<td>231.584</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C45[3][B]</td>
<td style=" background: #97FFFF;">n312_s71/F</td>
</tr>
<tr>
<td>235.488</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td>n312_s28/I0</td>
</tr>
<tr>
<td>236.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td style=" background: #97FFFF;">n312_s28/F</td>
</tr>
<tr>
<td>236.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[2][A]</td>
<td>n312_s10/I3</td>
</tr>
<tr>
<td>236.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C103[2][A]</td>
<td style=" background: #97FFFF;">n312_s10/F</td>
</tr>
<tr>
<td>241.438</td>
<td>4.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C14[2][A]</td>
<td>n312_s4/I0</td>
</tr>
<tr>
<td>241.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C14[2][A]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>246.923</td>
<td>4.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[3][B]</td>
<td>n313_s109/I1</td>
</tr>
<tr>
<td>247.470</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C95[3][B]</td>
<td style=" background: #97FFFF;">n313_s109/F</td>
</tr>
<tr>
<td>249.152</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td>n313_s58/I2</td>
</tr>
<tr>
<td>249.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td style=" background: #97FFFF;">n313_s58/F</td>
</tr>
<tr>
<td>249.832</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C118[1][B]</td>
<td>n313_s23/I2</td>
</tr>
<tr>
<td>250.399</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C118[1][B]</td>
<td style=" background: #97FFFF;">n313_s23/F</td>
</tr>
<tr>
<td>253.444</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C66[0][A]</td>
<td>n313_s10/I0</td>
</tr>
<tr>
<td>254.023</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C66[0][A]</td>
<td style=" background: #97FFFF;">n313_s10/F</td>
</tr>
<tr>
<td>255.805</td>
<td>1.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][A]</td>
<td>n313_s4/I0</td>
</tr>
<tr>
<td>256.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R103C94[2][A]</td>
<td style=" background: #97FFFF;">n313_s4/F</td>
</tr>
<tr>
<td>257.723</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[0][B]</td>
<td>n314_s72/I0</td>
</tr>
<tr>
<td>258.302</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C118[0][B]</td>
<td style=" background: #97FFFF;">n314_s72/F</td>
</tr>
<tr>
<td>263.890</td>
<td>5.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td>n314_s35/I0</td>
</tr>
<tr>
<td>264.438</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td style=" background: #97FFFF;">n314_s35/F</td>
</tr>
<tr>
<td>264.440</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][B]</td>
<td>n314_s13/I2</td>
</tr>
<tr>
<td>264.897</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C6[3][B]</td>
<td style=" background: #97FFFF;">n314_s13/F</td>
</tr>
<tr>
<td>267.055</td>
<td>2.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C35[2][A]</td>
<td>n314_s5/I1</td>
</tr>
<tr>
<td>267.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R103C35[2][A]</td>
<td style=" background: #97FFFF;">n314_s5/F</td>
</tr>
<tr>
<td>268.250</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C44[3][B]</td>
<td>n314_s3/I1</td>
</tr>
<tr>
<td>268.798</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R103C44[3][B]</td>
<td style=" background: #97FFFF;">n314_s3/F</td>
</tr>
<tr>
<td>273.818</td>
<td>5.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C119[0][B]</td>
<td>n315_s24/I0</td>
</tr>
<tr>
<td>274.385</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C119[0][B]</td>
<td style=" background: #97FFFF;">n315_s24/F</td>
</tr>
<tr>
<td>275.457</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C100[2][B]</td>
<td>n315_s27/I1</td>
</tr>
<tr>
<td>276.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C100[2][B]</td>
<td style=" background: #97FFFF;">n315_s27/F</td>
</tr>
<tr>
<td>278.504</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C65[1][B]</td>
<td>n315_s135/I3</td>
</tr>
<tr>
<td>279.012</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C65[1][B]</td>
<td style=" background: #97FFFF;">n315_s135/F</td>
</tr>
<tr>
<td>279.187</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C65[3][A]</td>
<td>n315_s4/I2</td>
</tr>
<tr>
<td>279.643</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C65[3][A]</td>
<td style=" background: #97FFFF;">n315_s4/F</td>
</tr>
<tr>
<td>280.512</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C57[0][B]</td>
<td>n315_s3/I0</td>
</tr>
<tr>
<td>280.800</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R103C57[0][B]</td>
<td style=" background: #97FFFF;">n315_s3/F</td>
</tr>
<tr>
<td>284.148</td>
<td>3.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C98[1][B]</td>
<td>n315_s141/I0</td>
</tr>
<tr>
<td>284.655</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C98[1][B]</td>
<td style=" background: #97FFFF;">n315_s141/F</td>
</tr>
<tr>
<td>286.733</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][B]</td>
<td>n315_s129/I0</td>
</tr>
<tr>
<td>287.312</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][B]</td>
<td style=" background: #97FFFF;">n315_s129/F</td>
</tr>
<tr>
<td>287.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][B]</td>
<td style=" font-weight:bold;">data_out_8bit_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.738</td>
<td>9.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][B]</td>
<td>data_out_8bit_2_s1/CLK</td>
</tr>
<tr>
<td>19.674</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C140[0][B]</td>
<td>data_out_8bit_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>108</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 57.125, 20.577%; route: 220.115, 79.286%; tC2Q: 0.382, 0.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.738, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-256.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>276.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.627</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[1][A]</td>
<td>n310_s90/I0</td>
</tr>
<tr>
<td>205.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R102C40[1][A]</td>
<td style=" background: #97FFFF;">n310_s90/F</td>
</tr>
<tr>
<td>207.515</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C80[0][A]</td>
<td>n310_s65/I0</td>
</tr>
<tr>
<td>208.083</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C80[0][A]</td>
<td style=" background: #97FFFF;">n310_s65/F</td>
</tr>
<tr>
<td>211.839</td>
<td>3.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td>n310_s22/I2</td>
</tr>
<tr>
<td>212.387</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td style=" background: #97FFFF;">n310_s22/F</td>
</tr>
<tr>
<td>212.389</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][B]</td>
<td>n310_s9/I0</td>
</tr>
<tr>
<td>212.845</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C25[3][B]</td>
<td style=" background: #97FFFF;">n310_s9/F</td>
</tr>
<tr>
<td>216.065</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[3][B]</td>
<td>n311_s42/I1</td>
</tr>
<tr>
<td>216.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[3][B]</td>
<td style=" background: #97FFFF;">n311_s42/F</td>
</tr>
<tr>
<td>218.682</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C38[2][B]</td>
<td>n311_s22/I0</td>
</tr>
<tr>
<td>219.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C38[2][B]</td>
<td style=" background: #97FFFF;">n311_s22/F</td>
</tr>
<tr>
<td>220.334</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C24[2][A]</td>
<td>n311_s15/I1</td>
</tr>
<tr>
<td>220.902</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C24[2][A]</td>
<td style=" background: #97FFFF;">n311_s15/F</td>
</tr>
<tr>
<td>221.288</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C25[2][A]</td>
<td>n311_s7/I0</td>
</tr>
<tr>
<td>221.795</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C25[2][A]</td>
<td style=" background: #97FFFF;">n311_s7/F</td>
</tr>
<tr>
<td>222.179</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C24[1][A]</td>
<td>n312_s129/I1</td>
</tr>
<tr>
<td>222.747</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C24[1][A]</td>
<td style=" background: #97FFFF;">n312_s129/F</td>
</tr>
<tr>
<td>227.257</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>n312_s123/I0</td>
</tr>
<tr>
<td>227.545</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C95[1][B]</td>
<td style=" background: #97FFFF;">n312_s123/F</td>
</tr>
<tr>
<td>231.293</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[3][B]</td>
<td>n312_s71/I1</td>
</tr>
<tr>
<td>231.584</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C45[3][B]</td>
<td style=" background: #97FFFF;">n312_s71/F</td>
</tr>
<tr>
<td>235.488</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td>n312_s28/I0</td>
</tr>
<tr>
<td>236.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td style=" background: #97FFFF;">n312_s28/F</td>
</tr>
<tr>
<td>236.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[2][A]</td>
<td>n312_s10/I3</td>
</tr>
<tr>
<td>236.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C103[2][A]</td>
<td style=" background: #97FFFF;">n312_s10/F</td>
</tr>
<tr>
<td>241.438</td>
<td>4.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C14[2][A]</td>
<td>n312_s4/I0</td>
</tr>
<tr>
<td>241.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C14[2][A]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>246.923</td>
<td>4.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[3][B]</td>
<td>n313_s109/I1</td>
</tr>
<tr>
<td>247.470</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C95[3][B]</td>
<td style=" background: #97FFFF;">n313_s109/F</td>
</tr>
<tr>
<td>249.152</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td>n313_s58/I2</td>
</tr>
<tr>
<td>249.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td style=" background: #97FFFF;">n313_s58/F</td>
</tr>
<tr>
<td>249.832</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C118[1][B]</td>
<td>n313_s23/I2</td>
</tr>
<tr>
<td>250.399</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C118[1][B]</td>
<td style=" background: #97FFFF;">n313_s23/F</td>
</tr>
<tr>
<td>253.444</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C66[0][A]</td>
<td>n313_s10/I0</td>
</tr>
<tr>
<td>254.023</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C66[0][A]</td>
<td style=" background: #97FFFF;">n313_s10/F</td>
</tr>
<tr>
<td>255.805</td>
<td>1.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][A]</td>
<td>n313_s4/I0</td>
</tr>
<tr>
<td>256.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R103C94[2][A]</td>
<td style=" background: #97FFFF;">n313_s4/F</td>
</tr>
<tr>
<td>257.723</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[0][B]</td>
<td>n314_s72/I0</td>
</tr>
<tr>
<td>258.302</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C118[0][B]</td>
<td style=" background: #97FFFF;">n314_s72/F</td>
</tr>
<tr>
<td>263.890</td>
<td>5.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td>n314_s35/I0</td>
</tr>
<tr>
<td>264.438</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][A]</td>
<td style=" background: #97FFFF;">n314_s35/F</td>
</tr>
<tr>
<td>264.440</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C6[3][B]</td>
<td>n314_s13/I2</td>
</tr>
<tr>
<td>264.897</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C6[3][B]</td>
<td style=" background: #97FFFF;">n314_s13/F</td>
</tr>
<tr>
<td>267.055</td>
<td>2.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C35[2][A]</td>
<td>n314_s5/I1</td>
</tr>
<tr>
<td>267.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R103C35[2][A]</td>
<td style=" background: #97FFFF;">n314_s5/F</td>
</tr>
<tr>
<td>268.250</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C44[3][B]</td>
<td>n314_s3/I1</td>
</tr>
<tr>
<td>268.798</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R103C44[3][B]</td>
<td style=" background: #97FFFF;">n314_s3/F</td>
</tr>
<tr>
<td>272.175</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[1][B]</td>
<td>n314_s183/I0</td>
</tr>
<tr>
<td>272.754</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R102C84[1][B]</td>
<td style=" background: #97FFFF;">n314_s183/F</td>
</tr>
<tr>
<td>276.077</td>
<td>3.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][A]</td>
<td>n314_s163/I0</td>
</tr>
<tr>
<td>276.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][A]</td>
<td style=" background: #97FFFF;">n314_s163/F</td>
</tr>
<tr>
<td>276.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][A]</td>
<td style=" font-weight:bold;">data_out_8bit_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.738</td>
<td>9.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C140[0][A]</td>
<td>data_out_8bit_3_s1/CLK</td>
</tr>
<tr>
<td>19.674</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C140[0][A]</td>
<td>data_out_8bit_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>103</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 54.798, 20.526%; route: 211.786, 79.331%; tC2Q: 0.382, 0.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.738, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-239.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>259.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.627</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[1][A]</td>
<td>n310_s90/I0</td>
</tr>
<tr>
<td>205.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R102C40[1][A]</td>
<td style=" background: #97FFFF;">n310_s90/F</td>
</tr>
<tr>
<td>207.515</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C80[0][A]</td>
<td>n310_s65/I0</td>
</tr>
<tr>
<td>208.083</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C80[0][A]</td>
<td style=" background: #97FFFF;">n310_s65/F</td>
</tr>
<tr>
<td>211.839</td>
<td>3.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td>n310_s22/I2</td>
</tr>
<tr>
<td>212.387</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td style=" background: #97FFFF;">n310_s22/F</td>
</tr>
<tr>
<td>212.389</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][B]</td>
<td>n310_s9/I0</td>
</tr>
<tr>
<td>212.845</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C25[3][B]</td>
<td style=" background: #97FFFF;">n310_s9/F</td>
</tr>
<tr>
<td>216.065</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[3][B]</td>
<td>n311_s42/I1</td>
</tr>
<tr>
<td>216.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[3][B]</td>
<td style=" background: #97FFFF;">n311_s42/F</td>
</tr>
<tr>
<td>218.682</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C38[2][B]</td>
<td>n311_s22/I0</td>
</tr>
<tr>
<td>219.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C38[2][B]</td>
<td style=" background: #97FFFF;">n311_s22/F</td>
</tr>
<tr>
<td>220.334</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C24[2][A]</td>
<td>n311_s15/I1</td>
</tr>
<tr>
<td>220.902</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C24[2][A]</td>
<td style=" background: #97FFFF;">n311_s15/F</td>
</tr>
<tr>
<td>221.288</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C25[2][A]</td>
<td>n311_s7/I0</td>
</tr>
<tr>
<td>221.795</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C25[2][A]</td>
<td style=" background: #97FFFF;">n311_s7/F</td>
</tr>
<tr>
<td>222.179</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C24[1][A]</td>
<td>n312_s129/I1</td>
</tr>
<tr>
<td>222.747</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C24[1][A]</td>
<td style=" background: #97FFFF;">n312_s129/F</td>
</tr>
<tr>
<td>227.257</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>n312_s123/I0</td>
</tr>
<tr>
<td>227.545</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C95[1][B]</td>
<td style=" background: #97FFFF;">n312_s123/F</td>
</tr>
<tr>
<td>231.293</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[3][B]</td>
<td>n312_s71/I1</td>
</tr>
<tr>
<td>231.584</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C45[3][B]</td>
<td style=" background: #97FFFF;">n312_s71/F</td>
</tr>
<tr>
<td>235.488</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td>n312_s28/I0</td>
</tr>
<tr>
<td>236.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td style=" background: #97FFFF;">n312_s28/F</td>
</tr>
<tr>
<td>236.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[2][A]</td>
<td>n312_s10/I3</td>
</tr>
<tr>
<td>236.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C103[2][A]</td>
<td style=" background: #97FFFF;">n312_s10/F</td>
</tr>
<tr>
<td>241.438</td>
<td>4.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C14[2][A]</td>
<td>n312_s4/I0</td>
</tr>
<tr>
<td>241.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C14[2][A]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>246.923</td>
<td>4.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[3][B]</td>
<td>n313_s109/I1</td>
</tr>
<tr>
<td>247.470</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C95[3][B]</td>
<td style=" background: #97FFFF;">n313_s109/F</td>
</tr>
<tr>
<td>249.152</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td>n313_s58/I2</td>
</tr>
<tr>
<td>249.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C118[2][A]</td>
<td style=" background: #97FFFF;">n313_s58/F</td>
</tr>
<tr>
<td>249.832</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C118[1][B]</td>
<td>n313_s23/I2</td>
</tr>
<tr>
<td>250.399</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C118[1][B]</td>
<td style=" background: #97FFFF;">n313_s23/F</td>
</tr>
<tr>
<td>253.444</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C66[0][A]</td>
<td>n313_s10/I0</td>
</tr>
<tr>
<td>254.023</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C66[0][A]</td>
<td style=" background: #97FFFF;">n313_s10/F</td>
</tr>
<tr>
<td>255.805</td>
<td>1.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C94[2][B]</td>
<td>n313_s174/I1</td>
</tr>
<tr>
<td>256.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C94[2][B]</td>
<td style=" background: #97FFFF;">n313_s174/F</td>
</tr>
<tr>
<td>258.973</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][B]</td>
<td>n313_s173/I0</td>
</tr>
<tr>
<td>259.552</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][B]</td>
<td style=" background: #97FFFF;">n313_s173/F</td>
</tr>
<tr>
<td>259.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][B]</td>
<td style=" font-weight:bold;">data_out_8bit_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.742</td>
<td>9.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][B]</td>
<td>data_out_8bit_4_s1/CLK</td>
</tr>
<tr>
<td>19.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C139[2][B]</td>
<td>data_out_8bit_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>97</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.582, 20.644%; route: 197.899, 79.203%; tC2Q: 0.382, 0.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.742, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-232.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.627</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[1][A]</td>
<td>n310_s90/I0</td>
</tr>
<tr>
<td>205.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R102C40[1][A]</td>
<td style=" background: #97FFFF;">n310_s90/F</td>
</tr>
<tr>
<td>207.515</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C80[0][A]</td>
<td>n310_s65/I0</td>
</tr>
<tr>
<td>208.083</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C80[0][A]</td>
<td style=" background: #97FFFF;">n310_s65/F</td>
</tr>
<tr>
<td>211.839</td>
<td>3.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td>n310_s22/I2</td>
</tr>
<tr>
<td>212.387</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][A]</td>
<td style=" background: #97FFFF;">n310_s22/F</td>
</tr>
<tr>
<td>212.389</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C25[3][B]</td>
<td>n310_s9/I0</td>
</tr>
<tr>
<td>212.845</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R102C25[3][B]</td>
<td style=" background: #97FFFF;">n310_s9/F</td>
</tr>
<tr>
<td>216.065</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[3][B]</td>
<td>n311_s42/I1</td>
</tr>
<tr>
<td>216.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[3][B]</td>
<td style=" background: #97FFFF;">n311_s42/F</td>
</tr>
<tr>
<td>218.682</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C38[2][B]</td>
<td>n311_s22/I0</td>
</tr>
<tr>
<td>219.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C38[2][B]</td>
<td style=" background: #97FFFF;">n311_s22/F</td>
</tr>
<tr>
<td>220.334</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C24[2][A]</td>
<td>n311_s15/I1</td>
</tr>
<tr>
<td>220.902</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C24[2][A]</td>
<td style=" background: #97FFFF;">n311_s15/F</td>
</tr>
<tr>
<td>221.288</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C25[2][A]</td>
<td>n311_s7/I0</td>
</tr>
<tr>
<td>221.795</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C25[2][A]</td>
<td style=" background: #97FFFF;">n311_s7/F</td>
</tr>
<tr>
<td>222.179</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C24[1][A]</td>
<td>n312_s129/I1</td>
</tr>
<tr>
<td>222.747</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C24[1][A]</td>
<td style=" background: #97FFFF;">n312_s129/F</td>
</tr>
<tr>
<td>227.257</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C95[1][B]</td>
<td>n312_s123/I0</td>
</tr>
<tr>
<td>227.545</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C95[1][B]</td>
<td style=" background: #97FFFF;">n312_s123/F</td>
</tr>
<tr>
<td>231.293</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[3][B]</td>
<td>n312_s71/I1</td>
</tr>
<tr>
<td>231.584</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C45[3][B]</td>
<td style=" background: #97FFFF;">n312_s71/F</td>
</tr>
<tr>
<td>235.488</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td>n312_s28/I0</td>
</tr>
<tr>
<td>236.067</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C103[1][B]</td>
<td style=" background: #97FFFF;">n312_s28/F</td>
</tr>
<tr>
<td>236.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C103[2][A]</td>
<td>n312_s10/I3</td>
</tr>
<tr>
<td>236.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C103[2][A]</td>
<td style=" background: #97FFFF;">n312_s10/F</td>
</tr>
<tr>
<td>241.438</td>
<td>4.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C14[2][A]</td>
<td>n312_s4/I0</td>
</tr>
<tr>
<td>241.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C14[2][A]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>242.469</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C21[0][A]</td>
<td>n312_s2/I1</td>
</tr>
<tr>
<td>242.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R103C21[0][A]</td>
<td style=" background: #97FFFF;">n312_s2/F</td>
</tr>
<tr>
<td>251.204</td>
<td>8.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][A]</td>
<td>n312_s274/I0</td>
</tr>
<tr>
<td>251.772</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][A]</td>
<td style=" background: #97FFFF;">n312_s274/F</td>
</tr>
<tr>
<td>251.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][A]</td>
<td style=" font-weight:bold;">data_out_8bit_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.742</td>
<td>9.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[2][A]</td>
<td>data_out_8bit_5_s1/CLK</td>
</tr>
<tr>
<td>19.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C139[2][A]</td>
<td>data_out_8bit_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>93</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 49.309, 20.369%; route: 192.391, 79.473%; tC2Q: 0.382, 0.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.742, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-218.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>238.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.634</td>
<td>2.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[3][A]</td>
<td>n310_s100/I0</td>
</tr>
<tr>
<td>205.182</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C40[3][A]</td>
<td style=" background: #97FFFF;">n310_s100/F</td>
</tr>
<tr>
<td>209.157</td>
<td>3.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C99[1][B]</td>
<td>n310_s81/I0</td>
</tr>
<tr>
<td>209.724</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C99[1][B]</td>
<td style=" background: #97FFFF;">n310_s81/F</td>
</tr>
<tr>
<td>210.603</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C103[0][A]</td>
<td>n310_s34/I1</td>
</tr>
<tr>
<td>211.182</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C103[0][A]</td>
<td style=" background: #97FFFF;">n310_s34/F</td>
</tr>
<tr>
<td>212.358</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C87[1][B]</td>
<td>n310_s12/I0</td>
</tr>
<tr>
<td>212.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C87[1][B]</td>
<td style=" background: #97FFFF;">n310_s12/F</td>
</tr>
<tr>
<td>213.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C83[1][B]</td>
<td>n310_s5/I1</td>
</tr>
<tr>
<td>213.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C83[1][B]</td>
<td style=" background: #97FFFF;">n310_s5/F</td>
</tr>
<tr>
<td>216.857</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C29[0][A]</td>
<td>n310_s2/I1</td>
</tr>
<tr>
<td>217.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C29[0][A]</td>
<td style=" background: #97FFFF;">n310_s2/F</td>
</tr>
<tr>
<td>220.537</td>
<td>3.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C81[1][A]</td>
<td>n312_s69/I0</td>
</tr>
<tr>
<td>220.825</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C81[1][A]</td>
<td style=" background: #97FFFF;">n312_s69/F</td>
</tr>
<tr>
<td>221.738</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C76[0][A]</td>
<td>n311_s49/I3</td>
</tr>
<tr>
<td>222.317</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C76[0][A]</td>
<td style=" background: #97FFFF;">n311_s49/F</td>
</tr>
<tr>
<td>222.492</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[3][B]</td>
<td>n311_s25/I2</td>
</tr>
<tr>
<td>222.948</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C77[3][B]</td>
<td style=" background: #97FFFF;">n311_s25/F</td>
</tr>
<tr>
<td>226.199</td>
<td>3.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C29[0][A]</td>
<td>n311_s11/I0</td>
</tr>
<tr>
<td>226.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R102C29[0][A]</td>
<td style=" background: #97FFFF;">n311_s11/F</td>
</tr>
<tr>
<td>228.120</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C45[0][A]</td>
<td>n311_s5/I0</td>
</tr>
<tr>
<td>228.628</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C45[0][A]</td>
<td style=" background: #97FFFF;">n311_s5/F</td>
</tr>
<tr>
<td>230.453</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C23[2][B]</td>
<td>n311_s2/I2</td>
</tr>
<tr>
<td>231.021</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C23[2][B]</td>
<td style=" background: #97FFFF;">n311_s2/F</td>
</tr>
<tr>
<td>237.496</td>
<td>6.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][B]</td>
<td>n311_s291/I2</td>
</tr>
<tr>
<td>238.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][B]</td>
<td style=" background: #97FFFF;">n311_s291/F</td>
</tr>
<tr>
<td>238.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][B]</td>
<td style=" font-weight:bold;">data_out_8bit_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.742</td>
<td>9.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][B]</td>
<td>data_out_8bit_6_s1/CLK</td>
</tr>
<tr>
<td>19.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C139[1][B]</td>
<td>data_out_8bit_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>90</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 47.918, 20.982%; route: 180.074, 78.850%; tC2Q: 0.382, 0.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.742, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-205.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>224.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_8bit_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C5[0][B]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>10.071</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R103C5[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>17.171</td>
<td>7.100</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[0][B]</td>
<td>n189_s/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[0][B]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][A]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][A]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[1][B]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>17.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>17.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>17.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C134[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C134[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>17.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>17.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>18.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>18.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][A]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>18.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[1][B]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>18.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>18.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>18.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C135[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>18.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C135[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>18.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R102C136[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>18.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C136[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C92[0][A]</td>
<td>n176_s5/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C92[0][A]</td>
<td style=" background: #97FFFF;">n176_s5/F</td>
</tr>
<tr>
<td>22.502</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>26</td>
<td>DSP_R91[30]</td>
<td>mult_155_s2/B[16]</td>
</tr>
<tr>
<td>26.198</td>
<td>3.695</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>DSP_R91[30]</td>
<td style=" background: #97FFFF;">mult_155_s2/DOUT[25]</td>
</tr>
<tr>
<td>28.384</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C88[2][B]</td>
<td>n317_s299/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s299/F</td>
</tr>
<tr>
<td>28.848</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][B]</td>
<td>n317_s366/I2</td>
</tr>
<tr>
<td>29.355</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R103C88[2][B]</td>
<td style=" background: #97FFFF;">n317_s366/F</td>
</tr>
<tr>
<td>31.800</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C128[3][B]</td>
<td>n317_s373/I2</td>
</tr>
<tr>
<td>32.119</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R103C128[3][B]</td>
<td style=" background: #97FFFF;">n317_s373/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td>n317_s526/I2</td>
</tr>
<tr>
<td>33.074</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R104C129[2][B]</td>
<td style=" background: #97FFFF;">n317_s526/F</td>
</tr>
<tr>
<td>33.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C129[0][A]</td>
<td>n317_s453/I3</td>
</tr>
<tr>
<td>33.655</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C129[0][A]</td>
<td style=" background: #97FFFF;">n317_s453/F</td>
</tr>
<tr>
<td>33.833</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C129[3][B]</td>
<td>n317_s657/I3</td>
</tr>
<tr>
<td>34.289</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C129[3][B]</td>
<td style=" background: #97FFFF;">n317_s657/F</td>
</tr>
<tr>
<td>35.505</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td>n317_s437/I1</td>
</tr>
<tr>
<td>36.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C109[0][B]</td>
<td style=" background: #97FFFF;">n317_s437/F</td>
</tr>
<tr>
<td>36.087</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C109[1][A]</td>
<td>n317_s359/I1</td>
</tr>
<tr>
<td>36.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C109[1][A]</td>
<td style=" background: #97FFFF;">n317_s359/F</td>
</tr>
<tr>
<td>40.437</td>
<td>3.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C46[0][A]</td>
<td>n317_s284/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C46[0][A]</td>
<td style=" background: #97FFFF;">n317_s284/F</td>
</tr>
<tr>
<td>44.202</td>
<td>3.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C96[2][B]</td>
<td>n317_s211/I2</td>
</tr>
<tr>
<td>44.709</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C96[2][B]</td>
<td style=" background: #97FFFF;">n317_s211/F</td>
</tr>
<tr>
<td>47.077</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C63[1][A]</td>
<td>n316_s155/I1</td>
</tr>
<tr>
<td>47.644</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C63[1][A]</td>
<td style=" background: #97FFFF;">n316_s155/F</td>
</tr>
<tr>
<td>49.227</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C85[0][A]</td>
<td>n316_s146/I2</td>
</tr>
<tr>
<td>49.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C85[0][A]</td>
<td style=" background: #97FFFF;">n316_s146/F</td>
</tr>
<tr>
<td>51.910</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C50[3][A]</td>
<td>n316_s135/I1</td>
</tr>
<tr>
<td>52.229</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R104C50[3][A]</td>
<td style=" background: #97FFFF;">n316_s135/F</td>
</tr>
<tr>
<td>54.367</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C15[2][B]</td>
<td>n311_s179/I0</td>
</tr>
<tr>
<td>54.934</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R103C15[2][B]</td>
<td style=" background: #97FFFF;">n311_s179/F</td>
</tr>
<tr>
<td>60.209</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C104[3][B]</td>
<td>n311_s139/I1</td>
</tr>
<tr>
<td>60.665</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R103C104[3][B]</td>
<td style=" background: #97FFFF;">n311_s139/F</td>
</tr>
<tr>
<td>61.217</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C110[2][A]</td>
<td>n317_s421/I2</td>
</tr>
<tr>
<td>61.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R103C110[2][A]</td>
<td style=" background: #97FFFF;">n317_s421/F</td>
</tr>
<tr>
<td>65.165</td>
<td>3.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C51[1][B]</td>
<td>n317_s346/I0</td>
</tr>
<tr>
<td>65.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R103C51[1][B]</td>
<td style=" background: #97FFFF;">n317_s346/F</td>
</tr>
<tr>
<td>68.137</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[3][A]</td>
<td>n317_s500/I0</td>
</tr>
<tr>
<td>68.593</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C11[3][A]</td>
<td style=" background: #97FFFF;">n317_s500/F</td>
</tr>
<tr>
<td>73.035</td>
<td>4.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C92[3][B]</td>
<td>n317_s615/I0</td>
</tr>
<tr>
<td>73.583</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C92[3][B]</td>
<td style=" background: #97FFFF;">n317_s615/F</td>
</tr>
<tr>
<td>75.079</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C78[2][B]</td>
<td>n317_s572/I3</td>
</tr>
<tr>
<td>75.647</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C78[2][B]</td>
<td style=" background: #97FFFF;">n317_s572/F</td>
</tr>
<tr>
<td>76.033</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td>n310_s700/I1</td>
</tr>
<tr>
<td>76.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C77[1][A]</td>
<td style=" background: #97FFFF;">n310_s700/F</td>
</tr>
<tr>
<td>77.318</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C88[2][A]</td>
<td>n310_s633/I3</td>
</tr>
<tr>
<td>77.607</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C88[2][A]</td>
<td style=" background: #97FFFF;">n310_s633/F</td>
</tr>
<tr>
<td>79.154</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C101[2][B]</td>
<td>n310_s699/I0</td>
</tr>
<tr>
<td>79.733</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C101[2][B]</td>
<td style=" background: #97FFFF;">n310_s699/F</td>
</tr>
<tr>
<td>80.990</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C121[2][A]</td>
<td>n317_s559/I1</td>
</tr>
<tr>
<td>81.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C121[2][A]</td>
<td style=" background: #97FFFF;">n317_s559/F</td>
</tr>
<tr>
<td>83.769</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C90[1][B]</td>
<td>n310_s629/I0</td>
</tr>
<tr>
<td>84.348</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C90[1][B]</td>
<td style=" background: #97FFFF;">n310_s629/F</td>
</tr>
<tr>
<td>86.894</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C44[0][A]</td>
<td>n317_s481/I0</td>
</tr>
<tr>
<td>87.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R104C44[0][A]</td>
<td style=" background: #97FFFF;">n317_s481/F</td>
</tr>
<tr>
<td>91.459</td>
<td>3.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C99[3][B]</td>
<td>n310_s639/I0</td>
</tr>
<tr>
<td>91.778</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R104C99[3][B]</td>
<td style=" background: #97FFFF;">n310_s639/F</td>
</tr>
<tr>
<td>92.487</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C107[0][B]</td>
<td>n310_s573/I2</td>
</tr>
<tr>
<td>93.054</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R104C107[0][B]</td>
<td style=" background: #97FFFF;">n310_s573/F</td>
</tr>
<tr>
<td>93.232</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C108[1][A]</td>
<td>n317_s476/I2</td>
</tr>
<tr>
<td>93.810</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C108[1][A]</td>
<td style=" background: #97FFFF;">n317_s476/F</td>
</tr>
<tr>
<td>96.458</td>
<td>2.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C71[3][A]</td>
<td>n317_s396/I0</td>
</tr>
<tr>
<td>96.914</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R104C71[3][A]</td>
<td style=" background: #97FFFF;">n317_s396/F</td>
</tr>
<tr>
<td>99.043</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C100[3][A]</td>
<td>n310_s566/I1</td>
</tr>
<tr>
<td>99.362</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R105C100[3][A]</td>
<td style=" background: #97FFFF;">n310_s566/F</td>
</tr>
<tr>
<td>100.058</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C107[3][A]</td>
<td>n310_s461/I3</td>
</tr>
<tr>
<td>100.514</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R105C107[3][A]</td>
<td style=" background: #97FFFF;">n310_s461/F</td>
</tr>
<tr>
<td>101.223</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C100[1][B]</td>
<td>n311_s155/I2</td>
</tr>
<tr>
<td>101.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C100[1][B]</td>
<td style=" background: #97FFFF;">n311_s155/F</td>
</tr>
<tr>
<td>104.835</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C55[1][B]</td>
<td>n311_s161/I1</td>
</tr>
<tr>
<td>105.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C55[1][B]</td>
<td style=" background: #97FFFF;">n311_s161/F</td>
</tr>
<tr>
<td>106.052</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C60[0][B]</td>
<td>n310_s608/I0</td>
</tr>
<tr>
<td>106.619</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C60[0][B]</td>
<td style=" background: #97FFFF;">n310_s608/F</td>
</tr>
<tr>
<td>109.945</td>
<td>3.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td>n310_s681/I0</td>
</tr>
<tr>
<td>110.493</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][A]</td>
<td style=" background: #97FFFF;">n310_s681/F</td>
</tr>
<tr>
<td>110.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C116[3][B]</td>
<td>n310_s621/I3</td>
</tr>
<tr>
<td>110.952</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C116[3][B]</td>
<td style=" background: #97FFFF;">n310_s621/F</td>
</tr>
<tr>
<td>116.724</td>
<td>5.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C15[2][A]</td>
<td>n310_s548/I0</td>
</tr>
<tr>
<td>117.232</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R104C15[2][A]</td>
<td style=" background: #97FFFF;">n310_s548/F</td>
</tr>
<tr>
<td>118.594</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[1][B]</td>
<td>n310_s445/I1</td>
</tr>
<tr>
<td>119.162</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R104C40[1][B]</td>
<td style=" background: #97FFFF;">n310_s445/F</td>
</tr>
<tr>
<td>123.708</td>
<td>4.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C112[3][B]</td>
<td>n310_s545/I0</td>
</tr>
<tr>
<td>123.999</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R104C112[3][B]</td>
<td style=" background: #97FFFF;">n310_s545/F</td>
</tr>
<tr>
<td>128.048</td>
<td>4.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C45[2][B]</td>
<td>n310_s537/I0</td>
</tr>
<tr>
<td>128.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R104C45[2][B]</td>
<td style=" background: #97FFFF;">n310_s537/F</td>
</tr>
<tr>
<td>130.418</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C73[1][A]</td>
<td>n310_s438/I1</td>
</tr>
<tr>
<td>130.925</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C73[1][A]</td>
<td style=" background: #97FFFF;">n310_s438/F</td>
</tr>
<tr>
<td>133.234</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C110[2][A]</td>
<td>n310_s307/I0</td>
</tr>
<tr>
<td>133.742</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C110[2][A]</td>
<td style=" background: #97FFFF;">n310_s307/F</td>
</tr>
<tr>
<td>135.915</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C83[0][B]</td>
<td>n310_s527/I0</td>
</tr>
<tr>
<td>136.483</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C83[0][B]</td>
<td style=" background: #97FFFF;">n310_s527/F</td>
</tr>
<tr>
<td>137.054</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C87[2][A]</td>
<td>n310_s429/I2</td>
</tr>
<tr>
<td>137.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R104C87[2][A]</td>
<td style=" background: #97FFFF;">n310_s429/F</td>
</tr>
<tr>
<td>139.633</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C114[1][A]</td>
<td>n312_s229/I3</td>
</tr>
<tr>
<td>140.140</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R103C114[1][A]</td>
<td style=" background: #97FFFF;">n312_s229/F</td>
</tr>
<tr>
<td>144.548</td>
<td>4.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[3][A]</td>
<td>n310_s456/I0</td>
</tr>
<tr>
<td>144.867</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R102C52[3][A]</td>
<td style=" background: #97FFFF;">n310_s456/F</td>
</tr>
<tr>
<td>146.314</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td>n312_s227/I0</td>
</tr>
<tr>
<td>146.882</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R102C72[0][A]</td>
<td style=" background: #97FFFF;">n312_s227/F</td>
</tr>
<tr>
<td>147.625</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C83[3][B]</td>
<td>n312_s198/I2</td>
</tr>
<tr>
<td>147.917</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C83[3][B]</td>
<td style=" background: #97FFFF;">n312_s198/F</td>
</tr>
<tr>
<td>150.367</td>
<td>2.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td>n312_s144/I2</td>
</tr>
<tr>
<td>150.934</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R104C119[1][A]</td>
<td style=" background: #97FFFF;">n312_s144/F</td>
</tr>
<tr>
<td>150.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C119[0][A]</td>
<td>n312_s90/I2</td>
</tr>
<tr>
<td>151.225</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C119[0][A]</td>
<td style=" background: #97FFFF;">n312_s90/F</td>
</tr>
<tr>
<td>155.673</td>
<td>4.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td>n317_s655/I0</td>
</tr>
<tr>
<td>156.240</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C52[1][B]</td>
<td style=" background: #97FFFF;">n317_s655/F</td>
</tr>
<tr>
<td>156.243</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C52[0][B]</td>
<td>n317_s342/I2</td>
</tr>
<tr>
<td>156.810</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C52[0][B]</td>
<td style=" background: #97FFFF;">n317_s342/F</td>
</tr>
<tr>
<td>161.285</td>
<td>4.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C113[2][B]</td>
<td>n317_s266/I2</td>
</tr>
<tr>
<td>161.864</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C113[2][B]</td>
<td style=" background: #97FFFF;">n317_s266/F</td>
</tr>
<tr>
<td>162.248</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C113[1][A]</td>
<td>n317_s184/I2</td>
</tr>
<tr>
<td>162.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R104C113[1][A]</td>
<td style=" background: #97FFFF;">n317_s184/F</td>
</tr>
<tr>
<td>168.463</td>
<td>5.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C17[0][B]</td>
<td>n310_s133/I0</td>
</tr>
<tr>
<td>168.970</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C17[0][B]</td>
<td style=" background: #97FFFF;">n310_s133/F</td>
</tr>
<tr>
<td>170.550</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C38[2][A]</td>
<td>n317_s247/I1</td>
</tr>
<tr>
<td>171.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C38[2][A]</td>
<td style=" background: #97FFFF;">n317_s247/F</td>
</tr>
<tr>
<td>171.743</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C46[2][B]</td>
<td>n317_s172/I2</td>
</tr>
<tr>
<td>172.310</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R102C46[2][B]</td>
<td style=" background: #97FFFF;">n317_s172/F</td>
</tr>
<tr>
<td>173.792</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C22[0][B]</td>
<td>n317_s179/I1</td>
</tr>
<tr>
<td>174.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R104C22[0][B]</td>
<td style=" background: #97FFFF;">n317_s179/F</td>
</tr>
<tr>
<td>177.114</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C69[3][B]</td>
<td>n317_s692/I0</td>
</tr>
<tr>
<td>177.535</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R104C69[3][B]</td>
<td style=" background: #97FFFF;">n317_s692/F</td>
</tr>
<tr>
<td>180.707</td>
<td>3.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C12[2][B]</td>
<td>n311_s59/I2</td>
</tr>
<tr>
<td>181.274</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R104C12[2][B]</td>
<td style=" background: #97FFFF;">n311_s59/F</td>
</tr>
<tr>
<td>185.273</td>
<td>3.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C73[0][B]</td>
<td>n310_s348/I0</td>
</tr>
<tr>
<td>185.840</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C73[0][B]</td>
<td style=" background: #97FFFF;">n310_s348/F</td>
</tr>
<tr>
<td>186.055</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[2][B]</td>
<td>n310_s222/I2</td>
</tr>
<tr>
<td>186.563</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R102C74[2][B]</td>
<td style=" background: #97FFFF;">n310_s222/F</td>
</tr>
<tr>
<td>189.849</td>
<td>3.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C24[0][B]</td>
<td>n310_s123/I0</td>
</tr>
<tr>
<td>190.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R102C24[0][B]</td>
<td style=" background: #97FFFF;">n310_s123/F</td>
</tr>
<tr>
<td>191.314</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C40[3][B]</td>
<td>n310_s139/I0</td>
</tr>
<tr>
<td>191.888</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R104C40[3][B]</td>
<td style=" background: #97FFFF;">n310_s139/F</td>
</tr>
<tr>
<td>192.562</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C35[3][A]</td>
<td>n310_s145/I3</td>
</tr>
<tr>
<td>193.109</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R104C35[3][A]</td>
<td style=" background: #97FFFF;">n310_s145/F</td>
</tr>
<tr>
<td>195.099</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C50[2][A]</td>
<td>n310_s295/I3</td>
</tr>
<tr>
<td>195.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R102C50[2][A]</td>
<td style=" background: #97FFFF;">n310_s295/F</td>
</tr>
<tr>
<td>196.990</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C74[1][B]</td>
<td>n310_s179/I2</td>
</tr>
<tr>
<td>197.498</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C74[1][B]</td>
<td style=" background: #97FFFF;">n310_s179/F</td>
</tr>
<tr>
<td>199.228</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C93[2][B]</td>
<td>n310_s397/I0</td>
</tr>
<tr>
<td>199.735</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R102C93[2][B]</td>
<td style=" background: #97FFFF;">n310_s397/F</td>
</tr>
<tr>
<td>199.913</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C92[2][A]</td>
<td>n310_s278/I1</td>
</tr>
<tr>
<td>200.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C92[2][A]</td>
<td style=" background: #97FFFF;">n310_s278/F</td>
</tr>
<tr>
<td>201.430</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C85[3][B]</td>
<td>n310_s169/I1</td>
</tr>
<tr>
<td>202.004</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C85[3][B]</td>
<td style=" background: #97FFFF;">n310_s169/F</td>
</tr>
<tr>
<td>204.634</td>
<td>2.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C40[3][A]</td>
<td>n310_s100/I0</td>
</tr>
<tr>
<td>205.182</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R102C40[3][A]</td>
<td style=" background: #97FFFF;">n310_s100/F</td>
</tr>
<tr>
<td>209.157</td>
<td>3.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C99[1][B]</td>
<td>n310_s81/I0</td>
</tr>
<tr>
<td>209.724</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R102C99[1][B]</td>
<td style=" background: #97FFFF;">n310_s81/F</td>
</tr>
<tr>
<td>210.603</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C103[0][A]</td>
<td>n310_s34/I1</td>
</tr>
<tr>
<td>211.182</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R105C103[0][A]</td>
<td style=" background: #97FFFF;">n310_s34/F</td>
</tr>
<tr>
<td>212.358</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C87[1][B]</td>
<td>n310_s12/I0</td>
</tr>
<tr>
<td>212.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R103C87[1][B]</td>
<td style=" background: #97FFFF;">n310_s12/F</td>
</tr>
<tr>
<td>213.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C83[1][B]</td>
<td>n310_s5/I1</td>
</tr>
<tr>
<td>213.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R103C83[1][B]</td>
<td style=" background: #97FFFF;">n310_s5/F</td>
</tr>
<tr>
<td>216.857</td>
<td>3.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C29[0][A]</td>
<td>n310_s2/I1</td>
</tr>
<tr>
<td>217.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R104C29[0][A]</td>
<td style=" background: #97FFFF;">n310_s2/F</td>
</tr>
<tr>
<td>224.405</td>
<td>6.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][A]</td>
<td>n310_s800/I0</td>
</tr>
<tr>
<td>224.984</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][A]</td>
<td style=" background: #97FFFF;">n310_s800/F</td>
</tr>
<tr>
<td>224.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][A]</td>
<td style=" font-weight:bold;">data_out_8bit_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.742</td>
<td>9.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[1][A]</td>
<td>data_out_8bit_7_s2/CLK</td>
</tr>
<tr>
<td>19.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C139[1][A]</td>
<td>data_out_8bit_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>84</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 44.963, 20.884%; route: 169.950, 78.938%; tC2Q: 0.382, 0.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.742, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_temperature_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.793</td>
<td>9.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C84[0][A]</td>
<td>UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>10.175</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R104C84[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>14.522</td>
<td>4.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td>n808_s5/I3</td>
</tr>
<tr>
<td>15.100</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td style=" background: #97FFFF;">n808_s5/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C10[3][A]</td>
<td>n808_s1/I3</td>
</tr>
<tr>
<td>15.729</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C10[3][A]</td>
<td style=" background: #97FFFF;">n808_s1/F</td>
</tr>
<tr>
<td>20.225</td>
<td>4.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[2][B]</td>
<td>n38_s6/I2</td>
</tr>
<tr>
<td>20.804</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C84[2][B]</td>
<td style=" background: #97FFFF;">n38_s6/F</td>
</tr>
<tr>
<td>26.218</td>
<td>5.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C20[2][A]</td>
<td style=" font-weight:bold;">max_temperature_6_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C20[2][A]</td>
<td>max_temperature_6_s0/CLK</td>
</tr>
<tr>
<td>19.301</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C20[2][A]</td>
<td>max_temperature_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.793, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 9.825%; route: 14.429, 87.846%; tC2Q: 0.382, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_temperature_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.793</td>
<td>9.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C84[0][A]</td>
<td>UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>10.175</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R104C84[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>14.522</td>
<td>4.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td>n808_s5/I3</td>
</tr>
<tr>
<td>15.100</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td style=" background: #97FFFF;">n808_s5/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C10[3][A]</td>
<td>n808_s1/I3</td>
</tr>
<tr>
<td>15.729</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C10[3][A]</td>
<td style=" background: #97FFFF;">n808_s1/F</td>
</tr>
<tr>
<td>20.225</td>
<td>4.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[2][B]</td>
<td>n38_s6/I2</td>
</tr>
<tr>
<td>20.804</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C84[2][B]</td>
<td style=" background: #97FFFF;">n38_s6/F</td>
</tr>
<tr>
<td>26.218</td>
<td>5.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C20[1][B]</td>
<td style=" font-weight:bold;">max_temperature_7_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C20[1][B]</td>
<td>max_temperature_7_s0/CLK</td>
</tr>
<tr>
<td>19.301</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C20[1][B]</td>
<td>max_temperature_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.793, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 9.825%; route: 14.429, 87.846%; tC2Q: 0.382, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_temperature_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.793</td>
<td>9.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C84[0][A]</td>
<td>UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>10.175</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R104C84[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>14.522</td>
<td>4.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td>n808_s5/I3</td>
</tr>
<tr>
<td>15.100</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td style=" background: #97FFFF;">n808_s5/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C10[3][A]</td>
<td>n808_s1/I3</td>
</tr>
<tr>
<td>15.729</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C10[3][A]</td>
<td style=" background: #97FFFF;">n808_s1/F</td>
</tr>
<tr>
<td>20.225</td>
<td>4.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[2][B]</td>
<td>n38_s6/I2</td>
</tr>
<tr>
<td>20.804</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C84[2][B]</td>
<td style=" background: #97FFFF;">n38_s6/F</td>
</tr>
<tr>
<td>26.218</td>
<td>5.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C20[1][A]</td>
<td style=" font-weight:bold;">max_temperature_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C20[1][A]</td>
<td>max_temperature_8_s0/CLK</td>
</tr>
<tr>
<td>19.301</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C20[1][A]</td>
<td>max_temperature_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.793, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 9.825%; route: 14.429, 87.846%; tC2Q: 0.382, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_temperature_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.793</td>
<td>9.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C84[0][A]</td>
<td>UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>10.175</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R104C84[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>14.522</td>
<td>4.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td>n808_s5/I3</td>
</tr>
<tr>
<td>15.100</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td style=" background: #97FFFF;">n808_s5/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C10[3][A]</td>
<td>n808_s1/I3</td>
</tr>
<tr>
<td>15.729</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C10[3][A]</td>
<td style=" background: #97FFFF;">n808_s1/F</td>
</tr>
<tr>
<td>20.225</td>
<td>4.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[2][B]</td>
<td>n38_s6/I2</td>
</tr>
<tr>
<td>20.804</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C84[2][B]</td>
<td style=" background: #97FFFF;">n38_s6/F</td>
</tr>
<tr>
<td>25.760</td>
<td>4.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C23[0][A]</td>
<td style=" font-weight:bold;">max_temperature_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C23[0][A]</td>
<td>max_temperature_9_s0/CLK</td>
</tr>
<tr>
<td>19.310</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C23[0][A]</td>
<td>max_temperature_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.793, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 10.106%; route: 13.971, 87.498%; tC2Q: 0.382, 2.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_temperature_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.793</td>
<td>9.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C84[0][A]</td>
<td>UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>10.175</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R104C84[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>14.522</td>
<td>4.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td>n808_s5/I3</td>
</tr>
<tr>
<td>15.100</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C9[0][B]</td>
<td style=" background: #97FFFF;">n808_s5/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C10[3][A]</td>
<td>n808_s1/I3</td>
</tr>
<tr>
<td>15.729</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R103C10[3][A]</td>
<td style=" background: #97FFFF;">n808_s1/F</td>
</tr>
<tr>
<td>20.225</td>
<td>4.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[2][B]</td>
<td>n38_s6/I2</td>
</tr>
<tr>
<td>20.804</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C84[2][B]</td>
<td style=" background: #97FFFF;">n38_s6/F</td>
</tr>
<tr>
<td>24.807</td>
<td>4.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C35[2][A]</td>
<td style=" font-weight:bold;">max_temperature_11_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C35[2][A]</td>
<td>max_temperature_11_s0/CLK</td>
</tr>
<tr>
<td>19.310</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C35[2][A]</td>
<td>max_temperature_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.793, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 10.748%; route: 13.018, 86.704%; tC2Q: 0.382, 2.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[3][A]</td>
<td style=" font-weight:bold;">temp_max_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[3][A]</td>
<td>temp_max_0_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[3][A]</td>
<td>temp_max_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[2][B]</td>
<td style=" font-weight:bold;">temp_max_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[2][B]</td>
<td>temp_max_1_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[2][B]</td>
<td>temp_max_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[2][A]</td>
<td style=" font-weight:bold;">temp_max_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[2][A]</td>
<td>temp_max_2_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[2][A]</td>
<td>temp_max_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[1][B]</td>
<td style=" font-weight:bold;">temp_max_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[1][B]</td>
<td>temp_max_3_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[1][B]</td>
<td>temp_max_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[1][A]</td>
<td style=" font-weight:bold;">temp_max_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[1][A]</td>
<td>temp_max_4_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[1][A]</td>
<td>temp_max_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[0][B]</td>
<td style=" font-weight:bold;">temp_max_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[0][B]</td>
<td>temp_max_5_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[0][B]</td>
<td>temp_max_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.282</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[0][A]</td>
<td style=" font-weight:bold;">temp_max_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.673</td>
<td>9.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C12[0][A]</td>
<td>temp_max_6_s0/CLK</td>
</tr>
<tr>
<td>19.362</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C12[0][A]</td>
<td>temp_max_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.051%; route: 12.165, 83.329%; tC2Q: 0.382, 2.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.673, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.277</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[1][A]</td>
<td style=" font-weight:bold;">temp_max_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.689</td>
<td>9.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C11[1][A]</td>
<td>temp_max_11_s0/CLK</td>
</tr>
<tr>
<td>19.377</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C11[1][A]</td>
<td>temp_max_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.056%; route: 12.160, 83.323%; tC2Q: 0.382, 2.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.689, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.073</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[2][A]</td>
<td style=" font-weight:bold;">temp_max_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[2][A]</td>
<td>temp_max_7_s0/CLK</td>
</tr>
<tr>
<td>19.372</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C11[2][A]</td>
<td>temp_max_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.255%; route: 11.956, 83.087%; tC2Q: 0.382, 2.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.073</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][B]</td>
<td style=" font-weight:bold;">temp_max_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][B]</td>
<td>temp_max_8_s0/CLK</td>
</tr>
<tr>
<td>19.372</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C11[1][B]</td>
<td>temp_max_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.255%; route: 11.956, 83.087%; tC2Q: 0.382, 2.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.073</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][A]</td>
<td style=" font-weight:bold;">temp_max_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][A]</td>
<td>temp_max_9_s0/CLK</td>
</tr>
<tr>
<td>19.372</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C11[1][A]</td>
<td>temp_max_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.255%; route: 11.956, 83.087%; tC2Q: 0.382, 2.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>9.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C7[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>10.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R102C7[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/Q</td>
</tr>
<tr>
<td>16.224</td>
<td>6.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[1][B]</td>
<td>n155_s35/I0</td>
</tr>
<tr>
<td>16.819</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R103C97[1][B]</td>
<td style=" background: #97FFFF;">n155_s35/COUT</td>
</tr>
<tr>
<td>16.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R103C97[2][A]</td>
<td>n155_s36/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R103C97[2][A]</td>
<td style=" background: #97FFFF;">n155_s36/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C97[2][B]</td>
<td>n155_s37/CIN</td>
</tr>
<tr>
<td>16.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C97[2][B]</td>
<td style=" background: #97FFFF;">n155_s37/COUT</td>
</tr>
<tr>
<td>16.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][A]</td>
<td>n155_s38/CIN</td>
</tr>
<tr>
<td>16.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][A]</td>
<td style=" background: #97FFFF;">n155_s38/COUT</td>
</tr>
<tr>
<td>16.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[0][B]</td>
<td>n155_s39/CIN</td>
</tr>
<tr>
<td>17.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[0][B]</td>
<td style=" background: #97FFFF;">n155_s39/COUT</td>
</tr>
<tr>
<td>17.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][A]</td>
<td>n155_s40/CIN</td>
</tr>
<tr>
<td>17.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][A]</td>
<td style=" background: #97FFFF;">n155_s40/COUT</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[1][B]</td>
<td>n155_s41/CIN</td>
</tr>
<tr>
<td>17.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[1][B]</td>
<td style=" background: #97FFFF;">n155_s41/COUT</td>
</tr>
<tr>
<td>17.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][A]</td>
<td>n155_s42/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][A]</td>
<td style=" background: #97FFFF;">n155_s42/COUT</td>
</tr>
<tr>
<td>17.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C98[2][B]</td>
<td>n155_s43/CIN</td>
</tr>
<tr>
<td>17.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C98[2][B]</td>
<td style=" background: #97FFFF;">n155_s43/COUT</td>
</tr>
<tr>
<td>17.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][A]</td>
<td>n155_s44/CIN</td>
</tr>
<tr>
<td>17.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][A]</td>
<td style=" background: #97FFFF;">n155_s44/COUT</td>
</tr>
<tr>
<td>17.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[0][B]</td>
<td>n155_s45/CIN</td>
</tr>
<tr>
<td>17.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[0][B]</td>
<td style=" background: #97FFFF;">n155_s45/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][A]</td>
<td>n155_s46/CIN</td>
</tr>
<tr>
<td>17.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][A]</td>
<td style=" background: #97FFFF;">n155_s46/COUT</td>
</tr>
<tr>
<td>17.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R103C99[1][B]</td>
<td>n155_s47/CIN</td>
</tr>
<tr>
<td>17.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C99[1][B]</td>
<td style=" background: #97FFFF;">n155_s47/COUT</td>
</tr>
<tr>
<td>18.044</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C97[0][B]</td>
<td>temp_max_15_s3/I1</td>
</tr>
<tr>
<td>18.333</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R102C97[0][B]</td>
<td style=" background: #97FFFF;">temp_max_15_s3/F</td>
</tr>
<tr>
<td>23.344</td>
<td>5.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td>temp_max_15_s2/I0</td>
</tr>
<tr>
<td>23.912</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>24.073</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][B]</td>
<td style=" font-weight:bold;">temp_max_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>19.683</td>
<td>9.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][B]</td>
<td>temp_max_10_s0/CLK</td>
</tr>
<tr>
<td>19.372</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R102C11[0][B]</td>
<td>temp_max_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 14.255%; route: 11.956, 83.087%; tC2Q: 0.382, 2.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.683, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.354</td>
<td>3.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C134[0][A]</td>
<td style=" font-weight:bold;">data_counter_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>4.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C134[0][A]</td>
<td>data_counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_13_s0</td>
</tr>
<tr>
<td>4.688</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C134[0][A]</td>
<td>data_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.354, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.925, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.354</td>
<td>3.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C134[0][B]</td>
<td style=" font-weight:bold;">data_counter_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>4.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C134[0][B]</td>
<td>data_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_14_s0</td>
</tr>
<tr>
<td>4.688</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C134[0][B]</td>
<td>data_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.354, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.925, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.364</td>
<td>3.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C134[1][A]</td>
<td style=" font-weight:bold;">data_counter_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>4.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C134[1][A]</td>
<td>data_counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_15_s0</td>
</tr>
<tr>
<td>4.688</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C134[1][A]</td>
<td>data_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.925</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.364, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.925, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>3.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[0][A]</td>
<td style=" font-weight:bold;">data_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[0][A]</td>
<td>data_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.950</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_1_s0</td>
</tr>
<tr>
<td>4.678</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C132[0][A]</td>
<td>data_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.361, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.915, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>3.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[0][B]</td>
<td style=" font-weight:bold;">data_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[0][B]</td>
<td>data_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.950</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_2_s0</td>
</tr>
<tr>
<td>4.678</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C132[0][B]</td>
<td>data_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.361, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.915, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>3.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[1][A]</td>
<td style=" font-weight:bold;">data_counter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[1][A]</td>
<td>data_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.950</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_3_s0</td>
</tr>
<tr>
<td>4.678</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C132[1][A]</td>
<td>data_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.361, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.915, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>3.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[1][B]</td>
<td style=" font-weight:bold;">data_counter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[1][B]</td>
<td>data_counter_4_s0/CLK</td>
</tr>
<tr>
<td>4.950</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_4_s0</td>
</tr>
<tr>
<td>4.678</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C132[1][B]</td>
<td>data_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.361, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.915, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>3.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[2][A]</td>
<td style=" font-weight:bold;">data_counter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[2][A]</td>
<td>data_counter_5_s0/CLK</td>
</tr>
<tr>
<td>4.950</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_5_s0</td>
</tr>
<tr>
<td>4.678</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C132[2][A]</td>
<td>data_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.361, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.915, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>3.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C132[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.950</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td>4.678</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C132[2][B]</td>
<td>data_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.361, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.915, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[0][A]</td>
<td style=" font-weight:bold;">data_counter_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[0][A]</td>
<td>data_counter_7_s0/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_7_s0</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C133[0][A]</td>
<td>data_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.370, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[0][B]</td>
<td style=" font-weight:bold;">data_counter_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[0][B]</td>
<td>data_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_8_s0</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C133[0][B]</td>
<td>data_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.370, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[1][A]</td>
<td style=" font-weight:bold;">data_counter_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[1][A]</td>
<td>data_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_9_s0</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C133[1][A]</td>
<td>data_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.370, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[1][B]</td>
<td style=" font-weight:bold;">data_counter_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[1][B]</td>
<td>data_counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_10_s0</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C133[1][B]</td>
<td>data_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.370, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[2][A]</td>
<td style=" font-weight:bold;">data_counter_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[2][A]</td>
<td>data_counter_11_s0/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_11_s0</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C133[2][A]</td>
<td>data_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.370, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[2][B]</td>
<td style=" font-weight:bold;">data_counter_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C133[2][B]</td>
<td>data_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_12_s0</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R104C133[2][B]</td>
<td>data_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.370, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.365</td>
<td>3.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[0][A]</td>
<td style=" font-weight:bold;">data_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>4.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C139[0][A]</td>
<td>data_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.945</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_counter_0_s0</td>
</tr>
<tr>
<td>4.673</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C139[0][A]</td>
<td>data_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.910</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.365, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.910, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout_vald_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_vald_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.246</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C134[0][B]</td>
<td style=" font-weight:bold;">dout_vald_s5/I1</td>
</tr>
<tr>
<td>3.571</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C134[0][B]</td>
<td style=" background: #97FFFF;">dout_vald_s5/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C134[0][A]</td>
<td style=" font-weight:bold;">dout_vald_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C134[0][A]</td>
<td>dout_vald_s2/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dout_vald_s2</td>
</tr>
<tr>
<td>4.683</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C134[0][A]</td>
<td>dout_vald_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 8.859%; route: 0.097, 2.658%; tC2Q: 3.246, 88.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.231</td>
<td>3.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C10[1][B]</td>
<td style=" font-weight:bold;">data_out_tmp_15_s2/I2</td>
</tr>
<tr>
<td>3.549</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C10[1][B]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>3.650</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C10[0][A]</td>
<td style=" font-weight:bold;">data_out_tmp_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.899</td>
<td>4.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C10[0][A]</td>
<td>data_out_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>4.934</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_out_tmp_8_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C10[0][A]</td>
<td>data_out_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.899</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 8.699%; route: 0.101, 2.774%; tC2Q: 3.231, 88.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.899, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.231</td>
<td>3.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C10[1][B]</td>
<td style=" font-weight:bold;">data_out_tmp_15_s2/I2</td>
</tr>
<tr>
<td>3.549</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R102C10[1][B]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>3.650</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C10[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.899</td>
<td>4.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C10[0][B]</td>
<td>data_out_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>4.934</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_out_tmp_9_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C10[0][B]</td>
<td>data_out_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.899</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 8.699%; route: 0.101, 2.774%; tC2Q: 3.231, 88.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.899, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>n38_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_temperature_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.243</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[2][B]</td>
<td style=" font-weight:bold;">n38_s6/I1</td>
</tr>
<tr>
<td>3.498</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C84[2][B]</td>
<td style=" background: #97FFFF;">n38_s6/F</td>
</tr>
<tr>
<td>3.603</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[1][A]</td>
<td style=" font-weight:bold;">max_temperature_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.906</td>
<td>4.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C84[1][A]</td>
<td>max_temperature_1_s0/CLK</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>max_temperature_1_s0</td>
</tr>
<tr>
<td>4.608</td>
<td>-0.334</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C84[1][A]</td>
<td>max_temperature_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.906</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 7.078%; route: 0.105, 2.915%; tC2Q: 3.243, 90.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.906, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>temp_max_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>3.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td style=" font-weight:bold;">temp_max_15_s2/I2</td>
</tr>
<tr>
<td>3.553</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>3.665</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[2][A]</td>
<td style=" font-weight:bold;">temp_max_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>4.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[2][A]</td>
<td>temp_max_7_s0/CLK</td>
</tr>
<tr>
<td>4.929</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>temp_max_7_s0</td>
</tr>
<tr>
<td>4.656</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C11[2][A]</td>
<td>temp_max_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 8.868%; route: 0.112, 3.070%; tC2Q: 3.228, 88.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.894, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>temp_max_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>3.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td style=" font-weight:bold;">temp_max_15_s2/I2</td>
</tr>
<tr>
<td>3.553</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>3.665</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][B]</td>
<td style=" font-weight:bold;">temp_max_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>4.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][B]</td>
<td>temp_max_8_s0/CLK</td>
</tr>
<tr>
<td>4.929</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>temp_max_8_s0</td>
</tr>
<tr>
<td>4.656</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C11[1][B]</td>
<td>temp_max_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 8.868%; route: 0.112, 3.070%; tC2Q: 3.228, 88.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.894, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>temp_max_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>3.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td style=" font-weight:bold;">temp_max_15_s2/I2</td>
</tr>
<tr>
<td>3.553</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>3.665</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][A]</td>
<td style=" font-weight:bold;">temp_max_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>4.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[1][A]</td>
<td>temp_max_9_s0/CLK</td>
</tr>
<tr>
<td>4.929</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>temp_max_9_s0</td>
</tr>
<tr>
<td>4.656</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C11[1][A]</td>
<td>temp_max_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 8.868%; route: 0.112, 3.070%; tC2Q: 3.228, 88.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.894, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>temp_max_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_max_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>3.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][A]</td>
<td style=" font-weight:bold;">temp_max_15_s2/I2</td>
</tr>
<tr>
<td>3.553</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R102C11[0][A]</td>
<td style=" background: #97FFFF;">temp_max_15_s2/F</td>
</tr>
<tr>
<td>3.665</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][B]</td>
<td style=" font-weight:bold;">temp_max_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>4.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R102C11[0][B]</td>
<td>temp_max_10_s0/CLK</td>
</tr>
<tr>
<td>4.929</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>temp_max_10_s0</td>
</tr>
<tr>
<td>4.656</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R102C11[0][B]</td>
<td>temp_max_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 8.868%; route: 0.112, 3.070%; tC2Q: 3.228, 88.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.894, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>n392_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_vald_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>data_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>data_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R105C83[1][A]</td>
<td>UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>3.246</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C134[1][A]</td>
<td style=" font-weight:bold;">n392_s2/I1</td>
</tr>
<tr>
<td>3.571</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R103C134[1][A]</td>
<td style=" background: #97FFFF;">n392_s2/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C134[0][A]</td>
<td style=" font-weight:bold;">dout_vald_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R103C166[3][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>4.920</td>
<td>4.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C134[0][A]</td>
<td>dout_vald_s2/CLK</td>
</tr>
<tr>
<td>4.955</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dout_vald_s2</td>
</tr>
<tr>
<td>4.621</td>
<td>-0.334</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C134[0][A]</td>
<td>dout_vald_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 8.859%; route: 0.097, 2.658%; tC2Q: 3.246, 88.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.920, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.303</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C152[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C152[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C152[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.942, 81.447%; tC2Q: 0.442, 18.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.303</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C151[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.415</td>
<td>7.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C151[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>17.068</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C151[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.942, 81.447%; tC2Q: 0.442, 18.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.415, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.100</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C160[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.400</td>
<td>7.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C160[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>17.052</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C160[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.740, 79.725%; tC2Q: 0.442, 20.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.400, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.100</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C160[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.400</td>
<td>7.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C160[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1/CLK</td>
</tr>
<tr>
<td>17.052</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C160[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.740, 79.725%; tC2Q: 0.442, 20.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.400, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.093</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C149[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.396</td>
<td>7.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C149[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>17.049</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C149[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 79.655%; tC2Q: 0.442, 20.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.396, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.093</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C149[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.396</td>
<td>7.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C149[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>17.049</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C149[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 79.655%; tC2Q: 0.442, 20.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.396, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.093</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C150[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C150[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C150[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 79.655%; tC2Q: 0.442, 20.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.093</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C150[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C150[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C150[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 79.655%; tC2Q: 0.442, 20.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.093</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C150[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C150[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_7_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C150[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.732, 79.655%; tC2Q: 0.442, 20.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.890</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C158[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.400</td>
<td>7.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C158[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>17.052</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C158[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 77.567%; tC2Q: 0.442, 22.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.400, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.890</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C158[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.400</td>
<td>7.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C158[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>17.052</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C158[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 77.567%; tC2Q: 0.442, 22.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.400, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.890</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C159[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.409</td>
<td>7.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C159[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>17.062</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C159[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 77.567%; tC2Q: 0.442, 22.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.409, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.890</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C159[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.409</td>
<td>7.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C159[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>17.062</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C159[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 77.567%; tC2Q: 0.442, 22.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.409, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.890</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C159[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.409</td>
<td>7.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C159[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>17.062</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C159[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 77.567%; tC2Q: 0.442, 22.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.409, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.890</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C159[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.409</td>
<td>7.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C159[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1/CLK</td>
</tr>
<tr>
<td>17.062</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C159[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 77.567%; tC2Q: 0.442, 22.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.409, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.865</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C148[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C148[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C148[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 77.279%; tC2Q: 0.442, 22.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.865</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C148[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C148[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C148[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 77.279%; tC2Q: 0.442, 22.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.865</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C148[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C148[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_4_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C148[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 77.279%; tC2Q: 0.442, 22.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.865</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C148[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.406</td>
<td>7.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C148[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_5_s0/CLK</td>
</tr>
<tr>
<td>17.058</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C148[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 77.279%; tC2Q: 0.442, 22.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.406, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.865</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C147[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.483</td>
<td>7.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C147[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>17.135</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R105C147[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 77.279%; tC2Q: 0.442, 22.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.483, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.730</td>
<td>1.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C148[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.394</td>
<td>7.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C148[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C148[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 75.586%; tC2Q: 0.442, 24.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.394, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.730</td>
<td>1.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C147[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.471</td>
<td>7.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C147[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>17.123</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C147[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 75.586%; tC2Q: 0.442, 24.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.471, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.730</td>
<td>1.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C147[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.471</td>
<td>7.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C147[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>17.123</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R103C147[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 75.586%; tC2Q: 0.442, 24.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.471, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.638</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C153[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.390</td>
<td>7.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>17.043</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C153[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.278, 74.273%; tC2Q: 0.442, 25.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.390, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>11.918</td>
<td>6.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.360</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.638</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C153[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>17.390</td>
<td>7.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R104C153[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>17.043</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R104C153[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.278, 74.273%; tC2Q: 0.442, 25.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.390, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>30.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>30.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>30.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>247</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.679</td>
<td>5.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R105C163[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>31.714</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>31.580</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C163[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 20.288%; route: 5.324, 79.712%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>30.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>30.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>30.845</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C157[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>247</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.679</td>
<td>5.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C157[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>31.714</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>31.580</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C157[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 75.235%; tC2Q: 0.198, 24.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 20.288%; route: 5.324, 79.712%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>30.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>30.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>30.845</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C157[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>247</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.679</td>
<td>5.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R103C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>31.714</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>31.580</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 75.235%; tC2Q: 0.198, 24.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 20.288%; route: 5.324, 79.712%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.920</td>
<td>3.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>3.731</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C163[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.920, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.920</td>
<td>3.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>3.731</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C163[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.920, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.920</td>
<td>3.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C163[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>3.731</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C163[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.127</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.920, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C160[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C160[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C160[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C160[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C160[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C162[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C162[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C162[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C162[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C162[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C162[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.499</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C162[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R105C162[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>3.726</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R105C162[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 56.233%; tC2Q: 0.198, 43.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.494</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C160[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C160[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.716</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C160[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.142</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.742%; tC2Q: 0.198, 44.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.905, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.494</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C160[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C160[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.716</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C160[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.142</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.742%; tC2Q: 0.198, 44.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.905, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.496</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C161[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.989%; tC2Q: 0.198, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.496</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.989%; tC2Q: 0.198, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.496</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C161[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.989%; tC2Q: 0.198, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.692</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C153[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 69.380%; tC2Q: 0.198, 30.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.692</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C153[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 69.380%; tC2Q: 0.198, 30.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.692</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C153[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 69.380%; tC2Q: 0.198, 30.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.692</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C153[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 69.380%; tC2Q: 0.198, 30.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.692</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C153[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 69.380%; tC2Q: 0.198, 30.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.692</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C153[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>3.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C153[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 69.380%; tC2Q: 0.198, 30.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>10.047</td>
<td>5.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R104C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>10.245</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>81</td>
<td>R104C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.722</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C155[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R102C148[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s1/Q</td>
</tr>
<tr>
<td>3.910</td>
<td>3.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R103C155[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>3.721</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R103C155[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.047, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 70.741%; tC2Q: 0.198, 29.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.910, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/state_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.265</td>
<td>9.265</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/state_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.931</td>
<td>4.931</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/state_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/data_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.259</td>
<td>9.259</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/data_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/data_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.259</td>
<td>9.259</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_temperature_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.247</td>
<td>9.247</td>
<td>tNET</td>
<td>FF</td>
<td>max_temperature_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.916</td>
<td>4.916</td>
<td>tNET</td>
<td>RR</td>
<td>max_temperature_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/pre_UART_DATA_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.256</td>
<td>9.256</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/pre_UART_DATA_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/pre_UART_DATA_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/data_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.256</td>
<td>9.256</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/data_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/data_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/data_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.256</td>
<td>9.256</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/data_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/data_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/UART_DATA_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.256</td>
<td>9.256</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/UART_DATA_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/UART_DATA_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/UART_DATA_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.256</td>
<td>9.256</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/UART_DATA_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/UART_DATA_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART_RX_inst/pre_UART_DATA_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.256</td>
<td>9.256</td>
<td>tNET</td>
<td>FF</td>
<td>UART_RX_inst/pre_UART_DATA_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_0_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_0_s1/Q</td>
</tr>
<tr>
<td>14.926</td>
<td>4.926</td>
<td>tNET</td>
<td>RR</td>
<td>UART_RX_inst/pre_UART_DATA_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>370</td>
<td>n311_317</td>
<td>-239.105</td>
<td>6.845</td>
</tr>
<tr>
<td>247</td>
<td>control0[0]</td>
<td>1.368</td>
<td>8.316</td>
</tr>
<tr>
<td>169</td>
<td>max_temperature[2]</td>
<td>-273.928</td>
<td>5.854</td>
</tr>
<tr>
<td>123</td>
<td>n312_25</td>
<td>-270.448</td>
<td>6.588</td>
</tr>
<tr>
<td>123</td>
<td>clk_out_1_4</td>
<td>0.786</td>
<td>7.548</td>
</tr>
<tr>
<td>120</td>
<td>n317_69</td>
<td>-265.717</td>
<td>6.615</td>
</tr>
<tr>
<td>117</td>
<td>n317_32</td>
<td>-258.548</td>
<td>5.749</td>
</tr>
<tr>
<td>104</td>
<td>n317_71</td>
<td>-267.243</td>
<td>5.053</td>
</tr>
<tr>
<td>102</td>
<td>max_temperature[3]</td>
<td>-273.020</td>
<td>4.203</td>
</tr>
<tr>
<td>100</td>
<td>max_temperature[10]</td>
<td>-266.784</td>
<td>3.919</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R104C167</td>
<td>69.44%</td>
</tr>
<tr>
<td>R104C91</td>
<td>68.06%</td>
</tr>
<tr>
<td>R103C162</td>
<td>66.67%</td>
</tr>
<tr>
<td>R103C34</td>
<td>65.28%</td>
</tr>
<tr>
<td>R103C43</td>
<td>65.28%</td>
</tr>
<tr>
<td>R103C46</td>
<td>65.28%</td>
</tr>
<tr>
<td>R103C111</td>
<td>63.89%</td>
</tr>
<tr>
<td>R104C35</td>
<td>63.89%</td>
</tr>
<tr>
<td>R103C57</td>
<td>62.50%</td>
</tr>
<tr>
<td>R102C44</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50M -period 20 -waveform {0 10} [get_ports {clk50M}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
