==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.711 MB.
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.14 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.01 seconds; current allocated memory: 296.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,565 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmul(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<axis_t, 0>*, hls::stream<axis_t, 0>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_uint<6>, ap_uint<6>)' (beamformer.cpp:118:21)
INFO: [HLS 214-291] Loop 'read_ant' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:83:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:102:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:110:13)
INFO: [HLS 214-186] Unrolling loop 'read_ant' (beamformer.cpp:83:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:102:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:110:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. (beamformer.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. (beamformer.cpp:57:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_0' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.46 seconds; current allocated memory: 307.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.289 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:113:6) to (beamformer.cpp:136:9) in function 'beamformer_top'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:113:6) to (beamformer.cpp:136:9) in function 'beamformer_top'... converting 21 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 331.984 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 322.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 323.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/num_rx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/num_tx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 324.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 331.688 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 342.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 47.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:06; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 295.707 MB.
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.72 seconds; current allocated memory: 296.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,525 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmac(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<axis_t, 0>*, hls::stream<axis_t, 0>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024])' (beamformer.cpp:161:2)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'in_stream' as it needs to be read/written in its entirety
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'out_stream' as it needs to be read/written in its entirety
INFO: [HLS 214-291] Loop 'read_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:136:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:149:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:155:13)
INFO: [HLS 214-186] Unrolling loop 'read_loop' (beamformer.cpp:136:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:149:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:155:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_0' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.62 seconds; current allocated memory: 307.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.871 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:122:9) to (beamformer.cpp:120:5) in function 'beamformer_top'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'beamformer_top' (beamformer.cpp:74:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 330.613 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 322.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 322.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 326.266 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 335.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 40.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_export -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:28; Allocated memory: 5.730 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 295.961 MB.
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.56 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.2 seconds; current allocated memory: 297.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmac(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<axis_t, 0>*, hls::stream<axis_t, 0>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][1024], ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][1024])' (beamformer.cpp:163:2)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'in_stream' as it needs to be read/written in its entirety
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'out_stream' as it needs to be read/written in its entirety
INFO: [HLS 214-291] Loop 'read_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:139:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:152:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:158:13)
INFO: [HLS 214-186] Unrolling loop 'read_loop' (beamformer.cpp:139:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:152:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:158:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:94:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_im_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_re_0_0' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.98 seconds; current allocated memory: 307.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.520 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:125:9) to (beamformer.cpp:123:5) in function 'beamformer_top'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'beamformer_top' (beamformer.cpp:74:5)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 331.352 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 322.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 323.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_0_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_re_1_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_0_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'beamformer_top/weights_im_1_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 330.465 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 341.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 45.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:28; Allocated memory: 6.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.961 MB.
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.21 seconds; current allocated memory: 297.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmac(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<axis_t, 0>*, hls::stream<axis_t, 0>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][1024], ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][1024])' (beamformer.cpp:183:2)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'in_stream' as it needs to be read/written in its entirety
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'out_stream' as it needs to be read/written in its entirety
INFO: [HLS 214-291] Loop 'read_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:159:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:172:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:178:13)
INFO: [HLS 214-186] Unrolling loop 'read_loop' (beamformer.cpp:159:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:172:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:178:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:94:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.69 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.6 seconds; current allocated memory: 307.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.461 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:145:9) to (beamformer.cpp:143:5) in function 'beamformer_top'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'beamformer_top' (beamformer.cpp:74:5)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 331.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'weights_re_0_0', 'weights_re_0_1', 'weights_re_1_0', 'weights_re_1_1', 'weights_im_0_0', 'weights_im_0_1', 'weights_im_1_0' and 'weights_im_1_1' to AXI-Lite port WEIGHTS.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 330.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 342.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 46.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:17; Allocated memory: 5.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.867 MB.
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.89 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.31 seconds; current allocated memory: 297.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 384 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 384 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 330 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmac(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>*, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][1024], ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][1024])' (beamformer.cpp:183:2)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'in_stream' as it needs to be read/written in its entirety
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'out_stream' as it needs to be read/written in its entirety
INFO: [HLS 214-291] Loop 'read_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:159:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:172:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:178:13)
INFO: [HLS 214-186] Unrolling loop 'read_loop' (beamformer.cpp:159:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:172:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:178:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:94:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.81 seconds. CPU system time: 0.28 seconds. Elapsed time: 6.63 seconds; current allocated memory: 307.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.562 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:145:9) to (beamformer.cpp:143:5) in function 'beamformer_top'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'beamformer_top' (beamformer.cpp:74:5)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 331.895 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 322.641 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 324.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 324.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_0_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_re_1_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_0_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weights_im_1_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'weights_re_0_0', 'weights_re_0_1', 'weights_re_1_0', 'weights_re_1_1', 'weights_im_0_0', 'weights_im_0_1', 'weights_im_1_0' and 'weights_im_1_1' to AXI-Lite port WEIGHTS.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 331.641 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 343.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 47.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:18; Allocated memory: 6.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: source ./beamforming/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name beamformer_top beamformer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:06; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: source ./beamforming/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name beamformer_top beamformer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 295.867 MB.
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.41 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.05 seconds; current allocated memory: 297.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,871 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 640 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 493 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmac(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>*, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>*, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (beamformer.cpp:177:2)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'in_stream' as it needs to be read/written in its entirety
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'out_stream' as it needs to be read/written in its entirety
INFO: [HLS 214-291] Loop 'read_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:153:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:166:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:172:13)
INFO: [HLS 214-186] Unrolling loop 'read_loop' (beamformer.cpp:153:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:166:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:172:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:93:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:106:15)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:106:27)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:93:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:93:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.05 seconds; current allocated memory: 307.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.855 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:139:9) to (beamformer.cpp:137:5) in function 'beamformer_top'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'beamformer_top' (beamformer.cpp:74:5)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.992 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top_Pipeline_weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'weight_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'weight_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 343.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top_Pipeline_subcarrier_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 344.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top_Pipeline_weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top_Pipeline_weight_load' pipeline 'weight_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top_Pipeline_weight_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top_Pipeline_subcarrier_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top_Pipeline_subcarrier_loop' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top_Pipeline_subcarrier_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 346.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [RTMG 210-278] Implementing memory 'beamformer_top_weights_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 351.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 355.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 366.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 70.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: source ./beamforming/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name beamformer_top beamformer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 6.281 MB.
