include ../common/Makefile.env
SIM_SOURCES?=instrument.txt
SIM_TOP_MODULE?=test_axis_async_fifo
TEST_DIR?=test
RTL_WORK_DIR?=work

VERILATOR?=/home/jcma/veripass/verilator/bin/verilator
VERILATOR_OPT?=
VERILATOR_OPT+= -cc -timescale-override 10ps/10ps
VERILATOR_OPT+= -Wno-WIDTH -Wno-LITENDIAN -Wno-UNPACKED -Wno-BLKANDNBLK -Wno-CASEINCOMPLETE -Wno-CASEX -Wno-UNOPTFLAT -Wno-SPLITVAR -Wno-PINMISSING -Wno-ALWCOMBORDER -Wno-TIMESCALEMOD -Wno-VLTAG
VERILATOR_OPT+= -trace-fst -trace-structs -comp-limit-syms 0
VERILATOR_OPT+= -assert -trace-max-array 65536 -trace-max-width 65536
VERILATOR_ROOT?=$(shell $(VERILATOR) -getenv VERILATOR_ROOT)

CXX?= g++
CXX_OPT?=
CXX_OPT+= -g
CXX_OPT+= -I$(VERILATOR_ROOT)/include -I$(RTL_WORK_DIR)
CXX_OPT+= -lz
VERILATOR_CXX_FILES?= $(VERILATOR_ROOT)/include/verilated.cpp
VERILATOR_CXX_FILES+= $(VERILATOR_ROOT)/include/verilated_vcd_c.cpp
VERILATOR_CXX_FILES+= $(VERILATOR_ROOT)/include/verilated_fst_c.cpp
TEST_CXX_FILES?=$(shell find $(TEST_DIR) -name '*.cpp')
TEST_RTL_SIMLIB?=$(RTL_WORK_DIR)/V$(SIM_TOP_MODULE)__ALL.a
TEST_BIN?= test_axis_async_fifo

all: clean verilator sw

losscheck:
	../../veripass/losscheck.py --top axis_fifo_wrapper -F sources-veripass.txt -o test.v --source input_axis_tdata --sink output_axis_tdata --source-valid input_axis_tvalid --reset async_rst --tasksupport-mode=ILA

verilator: losscheck
	$(VERILATOR) $(VERILATOR_OPT) -F $(SIM_SOURCES) -top-module $(SIM_TOP_MODULE) --Mdir $(RTL_WORK_DIR)
	$(MAKE) -C $(RTL_WORK_DIR) -f V$(SIM_TOP_MODULE).mk VERILATOR_ROOT=$(VERILATOR_ROOT)

sw: verilator
	$(CXX) $(CXX_OPT) $(VERILATOR_CXX_FILES) $(TEST_CXX_FILES) $(TEST_RTL_SIMLIB) $(CXX_OPT) -o $(TEST_BIN)

clean:
	rm -rf $(RTL_WORK_DIR) $(TEST_BIN) *.vcd *.fst
	rm -rf build_withlosscheck

sim:
	./$(TEST_BIN)

wave:
	gtkwave *.fst >/dev/null 2>/dev/null &

# for resource-util synthesize
TOP_MODULE=axis_fifo_wrapper
TOP_MODULE_SYNTH=axis_fifo_wrapper
RTL_SOURCES=sources-veripass.txt
TCLGEN_SRCS=
SV2V_OUT_FILES+=withlosscheck
CODE_GEN+=withlosscheck.v bug_step2.v

test.v: losscheck

withlosscheck.v: test.v
	cp test.v withlosscheck.v
	mv ila.tcl withlosscheck.ila.tcl

include ../common/Makefile.ILA.rules
