v 20040710 1
P 0 700 300 700 1 0 0
{
T 200 750 5 8 1 1 0 6 1
pinnumber=1
T 200 650 5 8 0 1 0 8 1
pinseq=1
T 350 700 5 8 0 1 0 2 1
pintype=in
T 350 700 9 8 0 1 0 0 1
pinlabel=A
}
P 0 300 300 300 1 0 0
{
T 200 350 5 8 1 1 0 6 1
pinnumber=2
T 200 250 5 8 0 1 0 8 1
pinseq=2
T 350 300 5 8 0 1 0 2 1
pintype=in
T 350 300 9 8 0 1 0 0 1
pinlabel=B
}
P 1100 500 1300 500 1 0 1
{
T 1100 550 5 8 1 1 0 0 1
pinnumber=3
T 1100 450 5 8 0 1 0 2 1
pinseq=3
T 950 500 5 8 0 1 0 8 1
pintype=out
T 950 500 9 8 0 1 0 6 1
pinlabel=Y
}
T 1700 700 5 10 0 0 0 0 1
net=VDD:14
T 1700 900 5 10 0 0 0 0 1
net=VSS:7
T 1700 1100 5 10 0 0 0 0 1
device=4011
T 1700 1500 5 10 0 0 0 0 1
numslots=4
T 1700 1700 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 1700 1900 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 1700 2100 5 10 0 0 0 0 1
slotdef=3:9,8,10
T 1700 2300 5 10 0 0 0 0 1
slotdef=4:13,12,11
V 1050 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1700 1300 5 10 0 0 0 0 1
slot=1
T 1700 2500 5 10 0 0 0 0 1
footprint=DIP14
T 1700 2700 5 10 0 0 0 0 1
description=4 NAND-gates with 2 inputs
T 300 0 9 8 1 0 0 0 1
4011
L 300 200 300 800 3 0 0 0 -1 -1
L 300 800 700 800 3 0 0 0 -1 -1
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
T 300 900 8 10 1 1 0 0 1
refdes=U?
T 1700 2900 5 10 0 0 0 0 1
symversion=1.0
