#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 12 17:49:52 2021
# Process ID: 13000
# Current directory: D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1/Top.vds
# Journal file: D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 380.539 ; gain = 102.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1/.Xil/Vivado-13000-LAPTOP-VAPUTUVT/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1/.Xil/Vivado-13000-LAPTOP-VAPUTUVT/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_Ctrl' [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/new/VGA_Ctrl.v:23]
	Parameter H_SYNC bound to: 10'b0001100000 
	Parameter H_BACK_LEFT bound to: 10'b0000110000 
	Parameter H_VALID bound to: 10'b1010000000 
	Parameter H_FRONT_RIGHT bound to: 10'b0000010000 
	Parameter H_TOTAL bound to: 10'b1100100000 
	Parameter V_SYNC bound to: 10'b0000000010 
	Parameter V_BACK_LEFT bound to: 10'b0000100001 
	Parameter V_VALID bound to: 10'b0111100000 
	Parameter V_RIGHT_FRONT bound to: 10'b0000001010 
	Parameter V_TOTAL bound to: 10'b1000001101 
	Parameter PIC_X_HIGH bound to: 10'b1000000000 
	Parameter PIC_X_LOW bound to: 10'b0000000000 
	Parameter PIC_Y_HIGH bound to: 10'b0111001100 
	Parameter PIC_Y_LOW bound to: 10'b0000110010 
	Parameter PIC_AREA bound to: 17'b00000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Ctrl' (2#1) [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/new/VGA_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'frame_control' [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/new/frame_control.v:23]
	Parameter WAVE_POS_Y bound to: 26'b00000000000000000101011110 
	Parameter LINE_THICK bound to: 10'b1110000100 
	Parameter WAVE_BITSHIFT bound to: 5'b01000 
	Parameter LIMIT_PARAM bound to: 16'b0000001111101000 
	Parameter ADDATA_WIDTH bound to: 10'b0000010000 
	Parameter PIC_DEPTH bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1/.Xil/Vivado-13000-LAPTOP-VAPUTUVT/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1/.Xil/Vivado-13000-LAPTOP-VAPUTUVT/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_control' (4#1) [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/new/frame_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (5#1) [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design frame_control has unconnected port vga_data_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 436.828 ; gain = 158.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 436.828 ; gain = 158.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 436.828 ; gain = 158.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0_clk'
Finished Parsing XDC File [d:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0_clk'
Parsing XDC File [d:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u0_frame_control/u0_mem'
Finished Parsing XDC File [d:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u0_frame_control/u0_mem'
Parsing XDC File [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/constrs_1/new/vgademo.xdc]
Finished Parsing XDC File [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/constrs_1/new/vgademo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/constrs_1/new/vgademo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.098 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.098 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 769.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 769.098 ; gain = 490.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 769.098 ; gain = 490.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u0_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u0_frame_control/u0_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 769.098 ; gain = 490.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 769.098 ; gain = 490.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module frame_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[0]' (FDC) to 'u0_frame_control/img_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[1]' (FDC) to 'u0_frame_control/img_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[2]' (FDC) to 'u0_frame_control/img_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u0_frame_control/img_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[4]' (FDC) to 'u0_frame_control/img_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[5]' (FDC) to 'u0_frame_control/img_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[6]' (FDC) to 'u0_frame_control/img_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[8]' (FDC) to 'u0_frame_control/img_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[9]' (FDC) to 'u0_frame_control/img_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'u0_frame_control/img_data_reg[10]' (FDC) to 'u0_frame_control/img_data_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 769.098 ; gain = 490.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u0_clk/clk_out1' to pin 'u0_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 769.098 ; gain = 490.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    17|
|4     |LUT1          |     8|
|5     |LUT2          |    32|
|6     |LUT3          |     9|
|7     |LUT4          |    21|
|8     |LUT5          |    36|
|9     |LUT6          |    59|
|10    |FDCE          |    32|
|11    |IBUF          |     1|
|12    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |   247|
|2     |  u0_VGA_Ctrl      |VGA_Ctrl      |   151|
|3     |  u0_frame_control |frame_control |    79|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 791.180 ; gain = 180.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 791.180 ; gain = 512.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 791.387 ; gain = 519.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog_FPGA_Design/Signal_Processing_Project/VGA_Wave_Show/VGA_Wave_Show.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 17:50:17 2021...
