// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_96 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_362_p2;
reg   [0:0] icmp_ln86_reg_1301;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1301_pp0_iter1_reg;
wire   [0:0] icmp_ln86_86_fu_368_p2;
reg   [0:0] icmp_ln86_86_reg_1307;
wire   [0:0] icmp_ln86_87_fu_374_p2;
reg   [0:0] icmp_ln86_87_reg_1312;
reg   [0:0] icmp_ln86_87_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_87_reg_1312_pp0_iter2_reg;
reg   [0:0] icmp_ln86_87_reg_1312_pp0_iter3_reg;
wire   [0:0] icmp_ln86_88_fu_380_p2;
reg   [0:0] icmp_ln86_88_reg_1318;
wire   [0:0] icmp_ln86_89_fu_386_p2;
reg   [0:0] icmp_ln86_89_reg_1325;
wire   [0:0] icmp_ln86_90_fu_392_p2;
reg   [0:0] icmp_ln86_90_reg_1331;
reg   [0:0] icmp_ln86_90_reg_1331_pp0_iter1_reg;
reg   [0:0] icmp_ln86_90_reg_1331_pp0_iter2_reg;
wire   [0:0] icmp_ln86_91_fu_398_p2;
reg   [0:0] icmp_ln86_91_reg_1337;
reg   [0:0] icmp_ln86_91_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_91_reg_1337_pp0_iter2_reg;
reg   [0:0] icmp_ln86_91_reg_1337_pp0_iter3_reg;
wire   [0:0] icmp_ln86_92_fu_404_p2;
reg   [0:0] icmp_ln86_92_reg_1343;
reg   [0:0] icmp_ln86_92_reg_1343_pp0_iter1_reg;
wire   [0:0] icmp_ln86_93_fu_410_p2;
reg   [0:0] icmp_ln86_93_reg_1349;
wire   [0:0] icmp_ln86_94_fu_416_p2;
reg   [0:0] icmp_ln86_94_reg_1356;
reg   [0:0] icmp_ln86_94_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_94_reg_1356_pp0_iter2_reg;
wire   [0:0] icmp_ln86_95_fu_422_p2;
reg   [0:0] icmp_ln86_95_reg_1362;
wire   [0:0] icmp_ln86_96_fu_428_p2;
reg   [0:0] icmp_ln86_96_reg_1367;
reg   [0:0] icmp_ln86_96_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_96_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_96_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_97_fu_434_p2;
reg   [0:0] icmp_ln86_97_reg_1373;
reg   [0:0] icmp_ln86_97_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_97_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_97_reg_1373_pp0_iter3_reg;
reg   [0:0] icmp_ln86_97_reg_1373_pp0_iter4_reg;
wire   [0:0] icmp_ln86_98_fu_440_p2;
reg   [0:0] icmp_ln86_98_reg_1379;
reg   [0:0] icmp_ln86_98_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_98_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_98_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_98_reg_1379_pp0_iter4_reg;
wire   [0:0] icmp_ln86_99_fu_446_p2;
reg   [0:0] icmp_ln86_99_reg_1385;
reg   [0:0] icmp_ln86_99_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_99_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_99_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_99_reg_1385_pp0_iter4_reg;
reg   [0:0] icmp_ln86_99_reg_1385_pp0_iter5_reg;
reg   [0:0] icmp_ln86_99_reg_1385_pp0_iter6_reg;
wire   [0:0] icmp_ln86_100_fu_452_p2;
reg   [0:0] icmp_ln86_100_reg_1391;
reg   [0:0] icmp_ln86_100_reg_1391_pp0_iter1_reg;
wire   [0:0] icmp_ln86_101_fu_458_p2;
reg   [0:0] icmp_ln86_101_reg_1396;
reg   [0:0] icmp_ln86_101_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_102_fu_464_p2;
reg   [0:0] icmp_ln86_102_reg_1401;
reg   [0:0] icmp_ln86_102_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_102_reg_1401_pp0_iter2_reg;
wire   [0:0] icmp_ln86_103_fu_470_p2;
reg   [0:0] icmp_ln86_103_reg_1406;
reg   [0:0] icmp_ln86_103_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_103_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_104_fu_476_p2;
reg   [0:0] icmp_ln86_104_reg_1411;
reg   [0:0] icmp_ln86_104_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_104_reg_1411_pp0_iter2_reg;
wire   [0:0] icmp_ln86_105_fu_482_p2;
reg   [0:0] icmp_ln86_105_reg_1416;
reg   [0:0] icmp_ln86_105_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_105_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_105_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_106_fu_488_p2;
reg   [0:0] icmp_ln86_106_reg_1421;
reg   [0:0] icmp_ln86_106_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_106_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_106_reg_1421_pp0_iter3_reg;
wire   [0:0] icmp_ln86_107_fu_494_p2;
reg   [0:0] icmp_ln86_107_reg_1426;
reg   [0:0] icmp_ln86_107_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_107_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_107_reg_1426_pp0_iter3_reg;
wire   [0:0] icmp_ln86_108_fu_500_p2;
reg   [0:0] icmp_ln86_108_reg_1431;
reg   [0:0] icmp_ln86_108_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_108_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_108_reg_1431_pp0_iter3_reg;
reg   [0:0] icmp_ln86_108_reg_1431_pp0_iter4_reg;
wire   [0:0] icmp_ln86_109_fu_506_p2;
reg   [0:0] icmp_ln86_109_reg_1436;
reg   [0:0] icmp_ln86_109_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_109_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_109_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_109_reg_1436_pp0_iter4_reg;
wire   [0:0] icmp_ln86_110_fu_512_p2;
reg   [0:0] icmp_ln86_110_reg_1441;
reg   [0:0] icmp_ln86_110_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_110_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_110_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_110_reg_1441_pp0_iter4_reg;
wire   [0:0] icmp_ln86_111_fu_518_p2;
reg   [0:0] icmp_ln86_111_reg_1446;
reg   [0:0] icmp_ln86_111_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_111_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_111_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_111_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_111_reg_1446_pp0_iter5_reg;
wire   [0:0] icmp_ln86_112_fu_524_p2;
reg   [0:0] icmp_ln86_112_reg_1451;
reg   [0:0] icmp_ln86_112_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_112_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_112_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_112_reg_1451_pp0_iter4_reg;
reg   [0:0] icmp_ln86_112_reg_1451_pp0_iter5_reg;
reg   [0:0] icmp_ln86_112_reg_1451_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_530_p2;
reg   [0:0] and_ln102_reg_1456;
wire   [0:0] and_ln102_108_fu_546_p2;
reg   [0:0] and_ln102_108_reg_1463;
wire   [0:0] and_ln102_109_fu_560_p2;
reg   [0:0] and_ln102_109_reg_1469;
reg   [0:0] and_ln102_109_reg_1469_pp0_iter2_reg;
wire   [0:0] and_ln102_112_fu_576_p2;
reg   [0:0] and_ln102_112_reg_1476;
wire   [0:0] and_ln102_113_fu_581_p2;
reg   [0:0] and_ln102_113_reg_1482;
reg   [0:0] and_ln102_113_reg_1482_pp0_iter2_reg;
wire   [0:0] or_ln117_82_fu_627_p2;
reg   [0:0] or_ln117_82_reg_1488;
wire   [1:0] select_ln117_fu_633_p3;
reg   [1:0] select_ln117_reg_1496;
wire   [0:0] xor_ln104_fu_641_p2;
reg   [0:0] xor_ln104_reg_1501;
reg   [0:0] xor_ln104_reg_1501_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1501_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1501_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1501_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1501_pp0_iter7_reg;
wire   [0:0] and_ln102_107_fu_646_p2;
reg   [0:0] and_ln102_107_reg_1507;
reg   [0:0] and_ln102_107_reg_1507_pp0_iter3_reg;
wire   [0:0] and_ln102_114_fu_656_p2;
reg   [0:0] and_ln102_114_reg_1514;
wire   [0:0] or_ln117_86_fu_715_p2;
reg   [0:0] or_ln117_86_reg_1520;
wire   [2:0] select_ln117_89_fu_727_p3;
reg   [2:0] select_ln117_89_reg_1525;
wire   [0:0] or_ln117_88_fu_735_p2;
reg   [0:0] or_ln117_88_reg_1530;
wire   [0:0] and_ln102_110_fu_740_p2;
reg   [0:0] and_ln102_110_reg_1538;
wire   [0:0] and_ln104_19_fu_749_p2;
reg   [0:0] and_ln104_19_reg_1544;
reg   [0:0] and_ln104_19_reg_1544_pp0_iter4_reg;
wire   [0:0] and_ln102_116_fu_759_p2;
reg   [0:0] and_ln102_116_reg_1550;
wire   [0:0] or_ln117_92_fu_836_p2;
reg   [0:0] or_ln117_92_reg_1555;
reg   [0:0] or_ln117_92_reg_1555_pp0_iter4_reg;
reg   [0:0] or_ln117_92_reg_1555_pp0_iter5_reg;
reg   [0:0] or_ln117_92_reg_1555_pp0_iter6_reg;
reg   [0:0] or_ln117_92_reg_1555_pp0_iter7_reg;
wire   [3:0] select_ln117_95_fu_848_p3;
reg   [3:0] select_ln117_95_reg_1563;
wire   [0:0] or_ln117_94_fu_856_p2;
reg   [0:0] or_ln117_94_reg_1568;
wire   [0:0] and_ln102_111_fu_872_p2;
reg   [0:0] and_ln102_111_reg_1574;
wire   [0:0] and_ln104_20_fu_882_p2;
reg   [0:0] and_ln104_20_reg_1580;
reg   [0:0] and_ln104_20_reg_1580_pp0_iter5_reg;
reg   [0:0] and_ln104_20_reg_1580_pp0_iter6_reg;
wire   [0:0] and_ln102_118_fu_897_p2;
reg   [0:0] and_ln102_118_reg_1586;
wire   [0:0] or_ln117_98_fu_975_p2;
reg   [0:0] or_ln117_98_reg_1592;
wire   [4:0] select_ln117_101_fu_989_p3;
reg   [4:0] select_ln117_101_reg_1597;
wire   [0:0] or_ln117_100_fu_997_p2;
reg   [0:0] or_ln117_100_reg_1602;
wire   [0:0] or_ln117_104_fu_1085_p2;
reg   [0:0] or_ln117_104_reg_1610;
wire   [4:0] select_ln117_107_fu_1097_p3;
reg   [4:0] select_ln117_107_reg_1616;
wire   [0:0] or_ln117_106_fu_1119_p2;
reg   [0:0] or_ln117_106_reg_1621;
wire   [4:0] select_ln117_109_fu_1131_p3;
reg   [4:0] select_ln117_109_reg_1626;
wire   [12:0] tmp_fu_1166_p61;
reg   [12:0] tmp_reg_1631;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_41_fu_536_p2;
wire   [0:0] xor_ln104_43_fu_550_p2;
wire   [0:0] and_ln104_fu_541_p2;
wire   [0:0] xor_ln104_44_fu_565_p2;
wire   [0:0] and_ln104_17_fu_555_p2;
wire   [0:0] xor_ln104_48_fu_586_p2;
wire   [0:0] and_ln104_18_fu_570_p2;
wire   [0:0] and_ln104_21_fu_591_p2;
wire   [0:0] and_ln102_115_fu_597_p2;
wire   [0:0] xor_ln117_fu_608_p2;
wire   [0:0] or_ln117_80_fu_613_p2;
wire   [0:0] or_ln117_81_fu_618_p2;
wire   [0:0] or_ln117_fu_602_p2;
wire   [1:0] zext_ln117_fu_623_p1;
wire   [0:0] xor_ln104_47_fu_651_p2;
wire   [0:0] and_ln102_121_fu_664_p2;
wire   [0:0] and_ln102_120_fu_660_p2;
wire   [1:0] select_ln117_85_fu_679_p3;
wire   [0:0] or_ln117_83_fu_674_p2;
wire   [2:0] zext_ln117_10_fu_685_p1;
wire   [0:0] or_ln117_84_fu_689_p2;
wire   [0:0] and_ln102_122_fu_669_p2;
wire   [2:0] select_ln117_86_fu_693_p3;
wire   [0:0] or_ln117_85_fu_701_p2;
wire   [2:0] select_ln117_87_fu_707_p3;
wire   [2:0] select_ln117_88_fu_719_p3;
wire   [0:0] xor_ln104_45_fu_744_p2;
wire   [0:0] xor_ln104_49_fu_754_p2;
wire   [0:0] and_ln102_125_fu_772_p2;
wire   [0:0] and_ln102_123_fu_764_p2;
wire   [0:0] or_ln117_87_fu_782_p2;
wire   [3:0] zext_ln117_11_fu_787_p1;
wire   [0:0] and_ln102_124_fu_768_p2;
wire   [3:0] select_ln117_90_fu_790_p3;
wire   [0:0] or_ln117_89_fu_798_p2;
wire   [3:0] select_ln117_91_fu_803_p3;
wire   [0:0] or_ln117_90_fu_810_p2;
wire   [0:0] and_ln102_126_fu_777_p2;
wire   [3:0] select_ln117_92_fu_814_p3;
wire   [0:0] or_ln117_91_fu_822_p2;
wire   [3:0] select_ln117_93_fu_828_p3;
wire   [3:0] select_ln117_94_fu_840_p3;
wire   [0:0] xor_ln104_42_fu_862_p2;
wire   [0:0] and_ln104_16_fu_867_p2;
wire   [0:0] xor_ln104_46_fu_877_p2;
wire   [0:0] xor_ln104_50_fu_888_p2;
wire   [0:0] and_ln102_128_fu_906_p2;
wire   [0:0] and_ln102_117_fu_893_p2;
wire   [0:0] and_ln102_127_fu_902_p2;
wire   [0:0] or_ln117_93_fu_921_p2;
wire   [0:0] and_ln102_129_fu_911_p2;
wire   [3:0] select_ln117_96_fu_926_p3;
wire   [3:0] select_ln117_97_fu_938_p3;
wire   [0:0] or_ln117_95_fu_933_p2;
wire   [4:0] zext_ln117_12_fu_945_p1;
wire   [0:0] or_ln117_96_fu_949_p2;
wire   [0:0] and_ln102_130_fu_916_p2;
wire   [4:0] select_ln117_98_fu_953_p3;
wire   [0:0] or_ln117_97_fu_961_p2;
wire   [4:0] select_ln117_99_fu_967_p3;
wire   [4:0] select_ln117_100_fu_981_p3;
wire   [0:0] xor_ln104_51_fu_1001_p2;
wire   [0:0] and_ln102_131_fu_1011_p2;
wire   [0:0] xor_ln104_52_fu_1006_p2;
wire   [0:0] and_ln102_134_fu_1025_p2;
wire   [0:0] and_ln102_132_fu_1016_p2;
wire   [0:0] or_ln117_99_fu_1035_p2;
wire   [0:0] and_ln102_133_fu_1021_p2;
wire   [4:0] select_ln117_102_fu_1040_p3;
wire   [0:0] or_ln117_101_fu_1047_p2;
wire   [4:0] select_ln117_103_fu_1052_p3;
wire   [0:0] or_ln117_102_fu_1059_p2;
wire   [0:0] and_ln102_135_fu_1030_p2;
wire   [4:0] select_ln117_104_fu_1063_p3;
wire   [0:0] or_ln117_103_fu_1071_p2;
wire   [4:0] select_ln117_105_fu_1077_p3;
wire   [4:0] select_ln117_106_fu_1089_p3;
wire   [0:0] and_ln102_119_fu_1105_p2;
wire   [0:0] and_ln102_136_fu_1109_p2;
wire   [0:0] or_ln117_105_fu_1114_p2;
wire   [4:0] select_ln117_108_fu_1124_p3;
wire   [0:0] xor_ln104_53_fu_1139_p2;
wire   [0:0] and_ln102_137_fu_1144_p2;
wire   [0:0] and_ln102_138_fu_1149_p2;
wire   [0:0] or_ln117_107_fu_1154_p2;
wire   [12:0] tmp_fu_1166_p59;
wire   [4:0] tmp_fu_1166_p60;
wire   [0:0] or_ln117_108_fu_1290_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] tmp_fu_1166_p1;
wire   [4:0] tmp_fu_1166_p3;
wire   [4:0] tmp_fu_1166_p5;
wire   [4:0] tmp_fu_1166_p7;
wire   [4:0] tmp_fu_1166_p9;
wire   [4:0] tmp_fu_1166_p11;
wire   [4:0] tmp_fu_1166_p13;
wire   [4:0] tmp_fu_1166_p15;
wire   [4:0] tmp_fu_1166_p17;
wire   [4:0] tmp_fu_1166_p19;
wire   [4:0] tmp_fu_1166_p21;
wire   [4:0] tmp_fu_1166_p23;
wire   [4:0] tmp_fu_1166_p25;
wire   [4:0] tmp_fu_1166_p27;
wire   [4:0] tmp_fu_1166_p29;
wire   [4:0] tmp_fu_1166_p31;
wire  signed [4:0] tmp_fu_1166_p33;
wire  signed [4:0] tmp_fu_1166_p35;
wire  signed [4:0] tmp_fu_1166_p37;
wire  signed [4:0] tmp_fu_1166_p39;
wire  signed [4:0] tmp_fu_1166_p41;
wire  signed [4:0] tmp_fu_1166_p43;
wire  signed [4:0] tmp_fu_1166_p45;
wire  signed [4:0] tmp_fu_1166_p47;
wire  signed [4:0] tmp_fu_1166_p49;
wire  signed [4:0] tmp_fu_1166_p51;
wire  signed [4:0] tmp_fu_1166_p53;
wire  signed [4:0] tmp_fu_1166_p55;
wire  signed [4:0] tmp_fu_1166_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_13_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_59_5_13_1_1_x0_U2771(
    .din0(13'd537),
    .din1(13'd16),
    .din2(13'd2495),
    .din3(13'd8185),
    .din4(13'd123),
    .din5(13'd95),
    .din6(13'd8139),
    .din7(13'd7970),
    .din8(13'd7012),
    .din9(13'd233),
    .din10(13'd8119),
    .din11(13'd152),
    .din12(13'd7931),
    .din13(13'd184),
    .din14(13'd1415),
    .din15(13'd8133),
    .din16(13'd283),
    .din17(13'd305),
    .din18(13'd932),
    .din19(13'd319),
    .din20(13'd8018),
    .din21(13'd41),
    .din22(13'd7698),
    .din23(13'd160),
    .din24(13'd7780),
    .din25(13'd172),
    .din26(13'd7993),
    .din27(13'd20),
    .din28(13'd7929),
    .def(tmp_fu_1166_p59),
    .sel(tmp_fu_1166_p60),
    .dout(tmp_fu_1166_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_107_reg_1507 <= and_ln102_107_fu_646_p2;
        and_ln102_107_reg_1507_pp0_iter3_reg <= and_ln102_107_reg_1507;
        and_ln102_108_reg_1463 <= and_ln102_108_fu_546_p2;
        and_ln102_109_reg_1469 <= and_ln102_109_fu_560_p2;
        and_ln102_109_reg_1469_pp0_iter2_reg <= and_ln102_109_reg_1469;
        and_ln102_110_reg_1538 <= and_ln102_110_fu_740_p2;
        and_ln102_111_reg_1574 <= and_ln102_111_fu_872_p2;
        and_ln102_112_reg_1476 <= and_ln102_112_fu_576_p2;
        and_ln102_113_reg_1482 <= and_ln102_113_fu_581_p2;
        and_ln102_113_reg_1482_pp0_iter2_reg <= and_ln102_113_reg_1482;
        and_ln102_114_reg_1514 <= and_ln102_114_fu_656_p2;
        and_ln102_116_reg_1550 <= and_ln102_116_fu_759_p2;
        and_ln102_118_reg_1586 <= and_ln102_118_fu_897_p2;
        and_ln102_reg_1456 <= and_ln102_fu_530_p2;
        and_ln104_19_reg_1544 <= and_ln104_19_fu_749_p2;
        and_ln104_19_reg_1544_pp0_iter4_reg <= and_ln104_19_reg_1544;
        and_ln104_20_reg_1580 <= and_ln104_20_fu_882_p2;
        and_ln104_20_reg_1580_pp0_iter5_reg <= and_ln104_20_reg_1580;
        and_ln104_20_reg_1580_pp0_iter6_reg <= and_ln104_20_reg_1580_pp0_iter5_reg;
        icmp_ln86_100_reg_1391 <= icmp_ln86_100_fu_452_p2;
        icmp_ln86_100_reg_1391_pp0_iter1_reg <= icmp_ln86_100_reg_1391;
        icmp_ln86_101_reg_1396 <= icmp_ln86_101_fu_458_p2;
        icmp_ln86_101_reg_1396_pp0_iter1_reg <= icmp_ln86_101_reg_1396;
        icmp_ln86_102_reg_1401 <= icmp_ln86_102_fu_464_p2;
        icmp_ln86_102_reg_1401_pp0_iter1_reg <= icmp_ln86_102_reg_1401;
        icmp_ln86_102_reg_1401_pp0_iter2_reg <= icmp_ln86_102_reg_1401_pp0_iter1_reg;
        icmp_ln86_103_reg_1406 <= icmp_ln86_103_fu_470_p2;
        icmp_ln86_103_reg_1406_pp0_iter1_reg <= icmp_ln86_103_reg_1406;
        icmp_ln86_103_reg_1406_pp0_iter2_reg <= icmp_ln86_103_reg_1406_pp0_iter1_reg;
        icmp_ln86_104_reg_1411 <= icmp_ln86_104_fu_476_p2;
        icmp_ln86_104_reg_1411_pp0_iter1_reg <= icmp_ln86_104_reg_1411;
        icmp_ln86_104_reg_1411_pp0_iter2_reg <= icmp_ln86_104_reg_1411_pp0_iter1_reg;
        icmp_ln86_105_reg_1416 <= icmp_ln86_105_fu_482_p2;
        icmp_ln86_105_reg_1416_pp0_iter1_reg <= icmp_ln86_105_reg_1416;
        icmp_ln86_105_reg_1416_pp0_iter2_reg <= icmp_ln86_105_reg_1416_pp0_iter1_reg;
        icmp_ln86_105_reg_1416_pp0_iter3_reg <= icmp_ln86_105_reg_1416_pp0_iter2_reg;
        icmp_ln86_106_reg_1421 <= icmp_ln86_106_fu_488_p2;
        icmp_ln86_106_reg_1421_pp0_iter1_reg <= icmp_ln86_106_reg_1421;
        icmp_ln86_106_reg_1421_pp0_iter2_reg <= icmp_ln86_106_reg_1421_pp0_iter1_reg;
        icmp_ln86_106_reg_1421_pp0_iter3_reg <= icmp_ln86_106_reg_1421_pp0_iter2_reg;
        icmp_ln86_107_reg_1426 <= icmp_ln86_107_fu_494_p2;
        icmp_ln86_107_reg_1426_pp0_iter1_reg <= icmp_ln86_107_reg_1426;
        icmp_ln86_107_reg_1426_pp0_iter2_reg <= icmp_ln86_107_reg_1426_pp0_iter1_reg;
        icmp_ln86_107_reg_1426_pp0_iter3_reg <= icmp_ln86_107_reg_1426_pp0_iter2_reg;
        icmp_ln86_108_reg_1431 <= icmp_ln86_108_fu_500_p2;
        icmp_ln86_108_reg_1431_pp0_iter1_reg <= icmp_ln86_108_reg_1431;
        icmp_ln86_108_reg_1431_pp0_iter2_reg <= icmp_ln86_108_reg_1431_pp0_iter1_reg;
        icmp_ln86_108_reg_1431_pp0_iter3_reg <= icmp_ln86_108_reg_1431_pp0_iter2_reg;
        icmp_ln86_108_reg_1431_pp0_iter4_reg <= icmp_ln86_108_reg_1431_pp0_iter3_reg;
        icmp_ln86_109_reg_1436 <= icmp_ln86_109_fu_506_p2;
        icmp_ln86_109_reg_1436_pp0_iter1_reg <= icmp_ln86_109_reg_1436;
        icmp_ln86_109_reg_1436_pp0_iter2_reg <= icmp_ln86_109_reg_1436_pp0_iter1_reg;
        icmp_ln86_109_reg_1436_pp0_iter3_reg <= icmp_ln86_109_reg_1436_pp0_iter2_reg;
        icmp_ln86_109_reg_1436_pp0_iter4_reg <= icmp_ln86_109_reg_1436_pp0_iter3_reg;
        icmp_ln86_110_reg_1441 <= icmp_ln86_110_fu_512_p2;
        icmp_ln86_110_reg_1441_pp0_iter1_reg <= icmp_ln86_110_reg_1441;
        icmp_ln86_110_reg_1441_pp0_iter2_reg <= icmp_ln86_110_reg_1441_pp0_iter1_reg;
        icmp_ln86_110_reg_1441_pp0_iter3_reg <= icmp_ln86_110_reg_1441_pp0_iter2_reg;
        icmp_ln86_110_reg_1441_pp0_iter4_reg <= icmp_ln86_110_reg_1441_pp0_iter3_reg;
        icmp_ln86_111_reg_1446 <= icmp_ln86_111_fu_518_p2;
        icmp_ln86_111_reg_1446_pp0_iter1_reg <= icmp_ln86_111_reg_1446;
        icmp_ln86_111_reg_1446_pp0_iter2_reg <= icmp_ln86_111_reg_1446_pp0_iter1_reg;
        icmp_ln86_111_reg_1446_pp0_iter3_reg <= icmp_ln86_111_reg_1446_pp0_iter2_reg;
        icmp_ln86_111_reg_1446_pp0_iter4_reg <= icmp_ln86_111_reg_1446_pp0_iter3_reg;
        icmp_ln86_111_reg_1446_pp0_iter5_reg <= icmp_ln86_111_reg_1446_pp0_iter4_reg;
        icmp_ln86_112_reg_1451 <= icmp_ln86_112_fu_524_p2;
        icmp_ln86_112_reg_1451_pp0_iter1_reg <= icmp_ln86_112_reg_1451;
        icmp_ln86_112_reg_1451_pp0_iter2_reg <= icmp_ln86_112_reg_1451_pp0_iter1_reg;
        icmp_ln86_112_reg_1451_pp0_iter3_reg <= icmp_ln86_112_reg_1451_pp0_iter2_reg;
        icmp_ln86_112_reg_1451_pp0_iter4_reg <= icmp_ln86_112_reg_1451_pp0_iter3_reg;
        icmp_ln86_112_reg_1451_pp0_iter5_reg <= icmp_ln86_112_reg_1451_pp0_iter4_reg;
        icmp_ln86_112_reg_1451_pp0_iter6_reg <= icmp_ln86_112_reg_1451_pp0_iter5_reg;
        icmp_ln86_86_reg_1307 <= icmp_ln86_86_fu_368_p2;
        icmp_ln86_87_reg_1312 <= icmp_ln86_87_fu_374_p2;
        icmp_ln86_87_reg_1312_pp0_iter1_reg <= icmp_ln86_87_reg_1312;
        icmp_ln86_87_reg_1312_pp0_iter2_reg <= icmp_ln86_87_reg_1312_pp0_iter1_reg;
        icmp_ln86_87_reg_1312_pp0_iter3_reg <= icmp_ln86_87_reg_1312_pp0_iter2_reg;
        icmp_ln86_88_reg_1318 <= icmp_ln86_88_fu_380_p2;
        icmp_ln86_89_reg_1325 <= icmp_ln86_89_fu_386_p2;
        icmp_ln86_90_reg_1331 <= icmp_ln86_90_fu_392_p2;
        icmp_ln86_90_reg_1331_pp0_iter1_reg <= icmp_ln86_90_reg_1331;
        icmp_ln86_90_reg_1331_pp0_iter2_reg <= icmp_ln86_90_reg_1331_pp0_iter1_reg;
        icmp_ln86_91_reg_1337 <= icmp_ln86_91_fu_398_p2;
        icmp_ln86_91_reg_1337_pp0_iter1_reg <= icmp_ln86_91_reg_1337;
        icmp_ln86_91_reg_1337_pp0_iter2_reg <= icmp_ln86_91_reg_1337_pp0_iter1_reg;
        icmp_ln86_91_reg_1337_pp0_iter3_reg <= icmp_ln86_91_reg_1337_pp0_iter2_reg;
        icmp_ln86_92_reg_1343 <= icmp_ln86_92_fu_404_p2;
        icmp_ln86_92_reg_1343_pp0_iter1_reg <= icmp_ln86_92_reg_1343;
        icmp_ln86_93_reg_1349 <= icmp_ln86_93_fu_410_p2;
        icmp_ln86_94_reg_1356 <= icmp_ln86_94_fu_416_p2;
        icmp_ln86_94_reg_1356_pp0_iter1_reg <= icmp_ln86_94_reg_1356;
        icmp_ln86_94_reg_1356_pp0_iter2_reg <= icmp_ln86_94_reg_1356_pp0_iter1_reg;
        icmp_ln86_95_reg_1362 <= icmp_ln86_95_fu_422_p2;
        icmp_ln86_96_reg_1367 <= icmp_ln86_96_fu_428_p2;
        icmp_ln86_96_reg_1367_pp0_iter1_reg <= icmp_ln86_96_reg_1367;
        icmp_ln86_96_reg_1367_pp0_iter2_reg <= icmp_ln86_96_reg_1367_pp0_iter1_reg;
        icmp_ln86_96_reg_1367_pp0_iter3_reg <= icmp_ln86_96_reg_1367_pp0_iter2_reg;
        icmp_ln86_97_reg_1373 <= icmp_ln86_97_fu_434_p2;
        icmp_ln86_97_reg_1373_pp0_iter1_reg <= icmp_ln86_97_reg_1373;
        icmp_ln86_97_reg_1373_pp0_iter2_reg <= icmp_ln86_97_reg_1373_pp0_iter1_reg;
        icmp_ln86_97_reg_1373_pp0_iter3_reg <= icmp_ln86_97_reg_1373_pp0_iter2_reg;
        icmp_ln86_97_reg_1373_pp0_iter4_reg <= icmp_ln86_97_reg_1373_pp0_iter3_reg;
        icmp_ln86_98_reg_1379 <= icmp_ln86_98_fu_440_p2;
        icmp_ln86_98_reg_1379_pp0_iter1_reg <= icmp_ln86_98_reg_1379;
        icmp_ln86_98_reg_1379_pp0_iter2_reg <= icmp_ln86_98_reg_1379_pp0_iter1_reg;
        icmp_ln86_98_reg_1379_pp0_iter3_reg <= icmp_ln86_98_reg_1379_pp0_iter2_reg;
        icmp_ln86_98_reg_1379_pp0_iter4_reg <= icmp_ln86_98_reg_1379_pp0_iter3_reg;
        icmp_ln86_99_reg_1385 <= icmp_ln86_99_fu_446_p2;
        icmp_ln86_99_reg_1385_pp0_iter1_reg <= icmp_ln86_99_reg_1385;
        icmp_ln86_99_reg_1385_pp0_iter2_reg <= icmp_ln86_99_reg_1385_pp0_iter1_reg;
        icmp_ln86_99_reg_1385_pp0_iter3_reg <= icmp_ln86_99_reg_1385_pp0_iter2_reg;
        icmp_ln86_99_reg_1385_pp0_iter4_reg <= icmp_ln86_99_reg_1385_pp0_iter3_reg;
        icmp_ln86_99_reg_1385_pp0_iter5_reg <= icmp_ln86_99_reg_1385_pp0_iter4_reg;
        icmp_ln86_99_reg_1385_pp0_iter6_reg <= icmp_ln86_99_reg_1385_pp0_iter5_reg;
        icmp_ln86_reg_1301 <= icmp_ln86_fu_362_p2;
        icmp_ln86_reg_1301_pp0_iter1_reg <= icmp_ln86_reg_1301;
        or_ln117_100_reg_1602 <= or_ln117_100_fu_997_p2;
        or_ln117_104_reg_1610 <= or_ln117_104_fu_1085_p2;
        or_ln117_106_reg_1621 <= or_ln117_106_fu_1119_p2;
        or_ln117_82_reg_1488 <= or_ln117_82_fu_627_p2;
        or_ln117_86_reg_1520 <= or_ln117_86_fu_715_p2;
        or_ln117_88_reg_1530 <= or_ln117_88_fu_735_p2;
        or_ln117_92_reg_1555 <= or_ln117_92_fu_836_p2;
        or_ln117_92_reg_1555_pp0_iter4_reg <= or_ln117_92_reg_1555;
        or_ln117_92_reg_1555_pp0_iter5_reg <= or_ln117_92_reg_1555_pp0_iter4_reg;
        or_ln117_92_reg_1555_pp0_iter6_reg <= or_ln117_92_reg_1555_pp0_iter5_reg;
        or_ln117_92_reg_1555_pp0_iter7_reg <= or_ln117_92_reg_1555_pp0_iter6_reg;
        or_ln117_94_reg_1568 <= or_ln117_94_fu_856_p2;
        or_ln117_98_reg_1592 <= or_ln117_98_fu_975_p2;
        select_ln117_101_reg_1597 <= select_ln117_101_fu_989_p3;
        select_ln117_107_reg_1616 <= select_ln117_107_fu_1097_p3;
        select_ln117_109_reg_1626 <= select_ln117_109_fu_1131_p3;
        select_ln117_89_reg_1525 <= select_ln117_89_fu_727_p3;
        select_ln117_95_reg_1563 <= select_ln117_95_fu_848_p3;
        select_ln117_reg_1496 <= select_ln117_fu_633_p3;
        tmp_reg_1631 <= tmp_fu_1166_p61;
        xor_ln104_reg_1501 <= xor_ln104_fu_641_p2;
        xor_ln104_reg_1501_pp0_iter3_reg <= xor_ln104_reg_1501;
        xor_ln104_reg_1501_pp0_iter4_reg <= xor_ln104_reg_1501_pp0_iter3_reg;
        xor_ln104_reg_1501_pp0_iter5_reg <= xor_ln104_reg_1501_pp0_iter4_reg;
        xor_ln104_reg_1501_pp0_iter6_reg <= xor_ln104_reg_1501_pp0_iter5_reg;
        xor_ln104_reg_1501_pp0_iter7_reg <= xor_ln104_reg_1501_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_107_fu_646_p2 = (xor_ln104_fu_641_p2 & icmp_ln86_87_reg_1312_pp0_iter1_reg);

assign and_ln102_108_fu_546_p2 = (icmp_ln86_88_reg_1318 & and_ln102_reg_1456);

assign and_ln102_109_fu_560_p2 = (icmp_ln86_89_reg_1325 & and_ln104_fu_541_p2);

assign and_ln102_110_fu_740_p2 = (icmp_ln86_90_reg_1331_pp0_iter2_reg & and_ln102_107_reg_1507);

assign and_ln102_111_fu_872_p2 = (icmp_ln86_91_reg_1337_pp0_iter3_reg & and_ln104_16_fu_867_p2);

assign and_ln102_112_fu_576_p2 = (icmp_ln86_92_reg_1343 & and_ln102_108_fu_546_p2);

assign and_ln102_113_fu_581_p2 = (icmp_ln86_93_reg_1349 & and_ln104_17_fu_555_p2);

assign and_ln102_114_fu_656_p2 = (icmp_ln86_94_reg_1356_pp0_iter1_reg & and_ln102_109_reg_1469);

assign and_ln102_115_fu_597_p2 = (icmp_ln86_95_reg_1362 & and_ln104_18_fu_570_p2);

assign and_ln102_116_fu_759_p2 = (icmp_ln86_96_reg_1367_pp0_iter2_reg & and_ln102_110_fu_740_p2);

assign and_ln102_117_fu_893_p2 = (icmp_ln86_97_reg_1373_pp0_iter3_reg & and_ln104_19_reg_1544);

assign and_ln102_118_fu_897_p2 = (icmp_ln86_98_reg_1379_pp0_iter3_reg & and_ln102_111_fu_872_p2);

assign and_ln102_119_fu_1105_p2 = (icmp_ln86_99_reg_1385_pp0_iter5_reg & and_ln104_20_reg_1580_pp0_iter5_reg);

assign and_ln102_120_fu_660_p2 = (icmp_ln86_100_reg_1391_pp0_iter1_reg & and_ln102_112_reg_1476);

assign and_ln102_121_fu_664_p2 = (xor_ln104_47_fu_651_p2 & icmp_ln86_101_reg_1396_pp0_iter1_reg);

assign and_ln102_122_fu_669_p2 = (and_ln102_121_fu_664_p2 & and_ln102_108_reg_1463);

assign and_ln102_123_fu_764_p2 = (icmp_ln86_102_reg_1401_pp0_iter2_reg & and_ln102_113_reg_1482_pp0_iter2_reg);

assign and_ln102_124_fu_768_p2 = (icmp_ln86_103_reg_1406_pp0_iter2_reg & and_ln102_114_reg_1514);

assign and_ln102_125_fu_772_p2 = (xor_ln104_49_fu_754_p2 & icmp_ln86_104_reg_1411_pp0_iter2_reg);

assign and_ln102_126_fu_777_p2 = (and_ln102_125_fu_772_p2 & and_ln102_109_reg_1469_pp0_iter2_reg);

assign and_ln102_127_fu_902_p2 = (icmp_ln86_105_reg_1416_pp0_iter3_reg & and_ln102_116_reg_1550);

assign and_ln102_128_fu_906_p2 = (xor_ln104_50_fu_888_p2 & icmp_ln86_106_reg_1421_pp0_iter3_reg);

assign and_ln102_129_fu_911_p2 = (and_ln102_128_fu_906_p2 & and_ln102_110_reg_1538);

assign and_ln102_130_fu_916_p2 = (icmp_ln86_107_reg_1426_pp0_iter3_reg & and_ln102_117_fu_893_p2);

assign and_ln102_131_fu_1011_p2 = (xor_ln104_51_fu_1001_p2 & icmp_ln86_108_reg_1431_pp0_iter4_reg);

assign and_ln102_132_fu_1016_p2 = (and_ln104_19_reg_1544_pp0_iter4_reg & and_ln102_131_fu_1011_p2);

assign and_ln102_133_fu_1021_p2 = (icmp_ln86_109_reg_1436_pp0_iter4_reg & and_ln102_118_reg_1586);

assign and_ln102_134_fu_1025_p2 = (xor_ln104_52_fu_1006_p2 & icmp_ln86_110_reg_1441_pp0_iter4_reg);

assign and_ln102_135_fu_1030_p2 = (and_ln102_134_fu_1025_p2 & and_ln102_111_reg_1574);

assign and_ln102_136_fu_1109_p2 = (icmp_ln86_111_reg_1446_pp0_iter5_reg & and_ln102_119_fu_1105_p2);

assign and_ln102_137_fu_1144_p2 = (xor_ln104_53_fu_1139_p2 & icmp_ln86_112_reg_1451_pp0_iter6_reg);

assign and_ln102_138_fu_1149_p2 = (and_ln104_20_reg_1580_pp0_iter6_reg & and_ln102_137_fu_1144_p2);

assign and_ln102_fu_530_p2 = (icmp_ln86_fu_362_p2 & icmp_ln86_86_fu_368_p2);

assign and_ln104_16_fu_867_p2 = (xor_ln104_reg_1501_pp0_iter3_reg & xor_ln104_42_fu_862_p2);

assign and_ln104_17_fu_555_p2 = (xor_ln104_43_fu_550_p2 & and_ln102_reg_1456);

assign and_ln104_18_fu_570_p2 = (xor_ln104_44_fu_565_p2 & and_ln104_fu_541_p2);

assign and_ln104_19_fu_749_p2 = (xor_ln104_45_fu_744_p2 & and_ln102_107_reg_1507);

assign and_ln104_20_fu_882_p2 = (xor_ln104_46_fu_877_p2 & and_ln104_16_fu_867_p2);

assign and_ln104_21_fu_591_p2 = (xor_ln104_48_fu_586_p2 & and_ln104_17_fu_555_p2);

assign and_ln104_fu_541_p2 = (xor_ln104_41_fu_536_p2 & icmp_ln86_reg_1301);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_108_fu_1290_p2[0:0] == 1'b1) ? tmp_reg_1631 : 13'd0);

assign icmp_ln86_100_fu_452_p2 = (($signed(p_read12_int_reg) < $signed(18'd928)) ? 1'b1 : 1'b0);

assign icmp_ln86_101_fu_458_p2 = (($signed(p_read9_int_reg) < $signed(18'd6741)) ? 1'b1 : 1'b0);

assign icmp_ln86_102_fu_464_p2 = (($signed(p_read2_int_reg) < $signed(18'd261848)) ? 1'b1 : 1'b0);

assign icmp_ln86_103_fu_470_p2 = (($signed(p_read11_int_reg) < $signed(18'd29316)) ? 1'b1 : 1'b0);

assign icmp_ln86_104_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd261840)) ? 1'b1 : 1'b0);

assign icmp_ln86_105_fu_482_p2 = (($signed(p_read14_int_reg) < $signed(18'd486)) ? 1'b1 : 1'b0);

assign icmp_ln86_106_fu_488_p2 = (($signed(p_read8_int_reg) < $signed(18'd119)) ? 1'b1 : 1'b0);

assign icmp_ln86_107_fu_494_p2 = (($signed(p_read4_int_reg) < $signed(18'd25168)) ? 1'b1 : 1'b0);

assign icmp_ln86_108_fu_500_p2 = (($signed(p_read13_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_109_fu_506_p2 = (($signed(p_read18_int_reg) < $signed(18'd66049)) ? 1'b1 : 1'b0);

assign icmp_ln86_110_fu_512_p2 = (($signed(p_read7_int_reg) < $signed(18'd58)) ? 1'b1 : 1'b0);

assign icmp_ln86_111_fu_518_p2 = (($signed(p_read6_int_reg) < $signed(18'd465)) ? 1'b1 : 1'b0);

assign icmp_ln86_112_fu_524_p2 = (($signed(p_read9_int_reg) < $signed(18'd5385)) ? 1'b1 : 1'b0);

assign icmp_ln86_86_fu_368_p2 = (($signed(p_read4_int_reg) < $signed(18'd21466)) ? 1'b1 : 1'b0);

assign icmp_ln86_87_fu_374_p2 = (($signed(p_read3_int_reg) < $signed(18'd92632)) ? 1'b1 : 1'b0);

assign icmp_ln86_88_fu_380_p2 = (($signed(p_read4_int_reg) < $signed(18'd21416)) ? 1'b1 : 1'b0);

assign icmp_ln86_89_fu_386_p2 = (($signed(p_read10_int_reg) < $signed(18'd446)) ? 1'b1 : 1'b0);

assign icmp_ln86_90_fu_392_p2 = (($signed(p_read16_int_reg) < $signed(18'd90049)) ? 1'b1 : 1'b0);

assign icmp_ln86_91_fu_398_p2 = (($signed(p_read1_int_reg) < $signed(18'd234971)) ? 1'b1 : 1'b0);

assign icmp_ln86_92_fu_404_p2 = (($signed(p_read1_int_reg) < $signed(18'd76174)) ? 1'b1 : 1'b0);

assign icmp_ln86_93_fu_410_p2 = (($signed(p_read2_int_reg) < $signed(18'd916)) ? 1'b1 : 1'b0);

assign icmp_ln86_94_fu_416_p2 = (($signed(p_read17_int_reg) < $signed(18'd101039)) ? 1'b1 : 1'b0);

assign icmp_ln86_95_fu_422_p2 = (($signed(p_read15_int_reg) < $signed(18'd276)) ? 1'b1 : 1'b0);

assign icmp_ln86_96_fu_428_p2 = (($signed(p_read12_int_reg) < $signed(18'd494)) ? 1'b1 : 1'b0);

assign icmp_ln86_97_fu_434_p2 = (($signed(p_read14_int_reg) < $signed(18'd483)) ? 1'b1 : 1'b0);

assign icmp_ln86_98_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd98394)) ? 1'b1 : 1'b0);

assign icmp_ln86_99_fu_446_p2 = (($signed(p_read5_int_reg) < $signed(18'd1465)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_362_p2 = (($signed(p_read18_int_reg) < $signed(18'd64001)) ? 1'b1 : 1'b0);

assign or_ln117_100_fu_997_p2 = (or_ln117_92_reg_1555 | and_ln102_107_reg_1507_pp0_iter3_reg);

assign or_ln117_101_fu_1047_p2 = (or_ln117_100_reg_1602 | and_ln102_133_fu_1021_p2);

assign or_ln117_102_fu_1059_p2 = (or_ln117_100_reg_1602 | and_ln102_118_reg_1586);

assign or_ln117_103_fu_1071_p2 = (or_ln117_102_fu_1059_p2 | and_ln102_135_fu_1030_p2);

assign or_ln117_104_fu_1085_p2 = (or_ln117_100_reg_1602 | and_ln102_111_reg_1574);

assign or_ln117_105_fu_1114_p2 = (or_ln117_104_reg_1610 | and_ln102_136_fu_1109_p2);

assign or_ln117_106_fu_1119_p2 = (or_ln117_104_reg_1610 | and_ln102_119_fu_1105_p2);

assign or_ln117_107_fu_1154_p2 = (or_ln117_106_reg_1621 | and_ln102_138_fu_1149_p2);

assign or_ln117_108_fu_1290_p2 = (xor_ln104_reg_1501_pp0_iter7_reg | or_ln117_92_reg_1555_pp0_iter7_reg);

assign or_ln117_80_fu_613_p2 = (xor_ln117_fu_608_p2 | icmp_ln86_88_reg_1318);

assign or_ln117_81_fu_618_p2 = (or_ln117_80_fu_613_p2 | icmp_ln86_93_reg_1349);

assign or_ln117_82_fu_627_p2 = (and_ln104_21_fu_591_p2 | and_ln104_18_fu_570_p2);

assign or_ln117_83_fu_674_p2 = (or_ln117_82_reg_1488 | and_ln102_120_fu_660_p2);

assign or_ln117_84_fu_689_p2 = (or_ln117_82_reg_1488 | and_ln102_112_reg_1476);

assign or_ln117_85_fu_701_p2 = (or_ln117_84_fu_689_p2 | and_ln102_122_fu_669_p2);

assign or_ln117_86_fu_715_p2 = (or_ln117_82_reg_1488 | and_ln102_108_reg_1463);

assign or_ln117_87_fu_782_p2 = (or_ln117_86_reg_1520 | and_ln102_123_fu_764_p2);

assign or_ln117_88_fu_735_p2 = (or_ln117_86_fu_715_p2 | and_ln102_113_reg_1482);

assign or_ln117_89_fu_798_p2 = (or_ln117_88_reg_1530 | and_ln102_124_fu_768_p2);

assign or_ln117_90_fu_810_p2 = (or_ln117_88_reg_1530 | and_ln102_114_reg_1514);

assign or_ln117_91_fu_822_p2 = (or_ln117_90_fu_810_p2 | and_ln102_126_fu_777_p2);

assign or_ln117_92_fu_836_p2 = (or_ln117_88_reg_1530 | and_ln102_109_reg_1469_pp0_iter2_reg);

assign or_ln117_93_fu_921_p2 = (or_ln117_92_reg_1555 | and_ln102_127_fu_902_p2);

assign or_ln117_94_fu_856_p2 = (or_ln117_92_fu_836_p2 | and_ln102_116_fu_759_p2);

assign or_ln117_95_fu_933_p2 = (or_ln117_94_reg_1568 | and_ln102_129_fu_911_p2);

assign or_ln117_96_fu_949_p2 = (or_ln117_92_reg_1555 | and_ln102_110_reg_1538);

assign or_ln117_97_fu_961_p2 = (or_ln117_96_fu_949_p2 | and_ln102_130_fu_916_p2);

assign or_ln117_98_fu_975_p2 = (or_ln117_96_fu_949_p2 | and_ln102_117_fu_893_p2);

assign or_ln117_99_fu_1035_p2 = (or_ln117_98_reg_1592 | and_ln102_132_fu_1016_p2);

assign or_ln117_fu_602_p2 = (and_ln104_21_fu_591_p2 | and_ln102_115_fu_597_p2);

assign select_ln117_100_fu_981_p3 = ((or_ln117_97_fu_961_p2[0:0] == 1'b1) ? select_ln117_99_fu_967_p3 : 5'd18);

assign select_ln117_101_fu_989_p3 = ((or_ln117_98_fu_975_p2[0:0] == 1'b1) ? select_ln117_100_fu_981_p3 : 5'd19);

assign select_ln117_102_fu_1040_p3 = ((or_ln117_99_fu_1035_p2[0:0] == 1'b1) ? select_ln117_101_reg_1597 : 5'd20);

assign select_ln117_103_fu_1052_p3 = ((or_ln117_100_reg_1602[0:0] == 1'b1) ? select_ln117_102_fu_1040_p3 : 5'd21);

assign select_ln117_104_fu_1063_p3 = ((or_ln117_101_fu_1047_p2[0:0] == 1'b1) ? select_ln117_103_fu_1052_p3 : 5'd22);

assign select_ln117_105_fu_1077_p3 = ((or_ln117_102_fu_1059_p2[0:0] == 1'b1) ? select_ln117_104_fu_1063_p3 : 5'd23);

assign select_ln117_106_fu_1089_p3 = ((or_ln117_103_fu_1071_p2[0:0] == 1'b1) ? select_ln117_105_fu_1077_p3 : 5'd24);

assign select_ln117_107_fu_1097_p3 = ((or_ln117_104_fu_1085_p2[0:0] == 1'b1) ? select_ln117_106_fu_1089_p3 : 5'd25);

assign select_ln117_108_fu_1124_p3 = ((or_ln117_105_fu_1114_p2[0:0] == 1'b1) ? select_ln117_107_reg_1616 : 5'd26);

assign select_ln117_109_fu_1131_p3 = ((or_ln117_106_fu_1119_p2[0:0] == 1'b1) ? select_ln117_108_fu_1124_p3 : 5'd27);

assign select_ln117_85_fu_679_p3 = ((or_ln117_82_reg_1488[0:0] == 1'b1) ? select_ln117_reg_1496 : 2'd3);

assign select_ln117_86_fu_693_p3 = ((or_ln117_83_fu_674_p2[0:0] == 1'b1) ? zext_ln117_10_fu_685_p1 : 3'd4);

assign select_ln117_87_fu_707_p3 = ((or_ln117_84_fu_689_p2[0:0] == 1'b1) ? select_ln117_86_fu_693_p3 : 3'd5);

assign select_ln117_88_fu_719_p3 = ((or_ln117_85_fu_701_p2[0:0] == 1'b1) ? select_ln117_87_fu_707_p3 : 3'd6);

assign select_ln117_89_fu_727_p3 = ((or_ln117_86_fu_715_p2[0:0] == 1'b1) ? select_ln117_88_fu_719_p3 : 3'd7);

assign select_ln117_90_fu_790_p3 = ((or_ln117_87_fu_782_p2[0:0] == 1'b1) ? zext_ln117_11_fu_787_p1 : 4'd8);

assign select_ln117_91_fu_803_p3 = ((or_ln117_88_reg_1530[0:0] == 1'b1) ? select_ln117_90_fu_790_p3 : 4'd9);

assign select_ln117_92_fu_814_p3 = ((or_ln117_89_fu_798_p2[0:0] == 1'b1) ? select_ln117_91_fu_803_p3 : 4'd10);

assign select_ln117_93_fu_828_p3 = ((or_ln117_90_fu_810_p2[0:0] == 1'b1) ? select_ln117_92_fu_814_p3 : 4'd11);

assign select_ln117_94_fu_840_p3 = ((or_ln117_91_fu_822_p2[0:0] == 1'b1) ? select_ln117_93_fu_828_p3 : 4'd12);

assign select_ln117_95_fu_848_p3 = ((or_ln117_92_fu_836_p2[0:0] == 1'b1) ? select_ln117_94_fu_840_p3 : 4'd13);

assign select_ln117_96_fu_926_p3 = ((or_ln117_93_fu_921_p2[0:0] == 1'b1) ? select_ln117_95_reg_1563 : 4'd14);

assign select_ln117_97_fu_938_p3 = ((or_ln117_94_reg_1568[0:0] == 1'b1) ? select_ln117_96_fu_926_p3 : 4'd15);

assign select_ln117_98_fu_953_p3 = ((or_ln117_95_fu_933_p2[0:0] == 1'b1) ? zext_ln117_12_fu_945_p1 : 5'd16);

assign select_ln117_99_fu_967_p3 = ((or_ln117_96_fu_949_p2[0:0] == 1'b1) ? select_ln117_98_fu_953_p3 : 5'd17);

assign select_ln117_fu_633_p3 = ((or_ln117_fu_602_p2[0:0] == 1'b1) ? zext_ln117_fu_623_p1 : 2'd2);

assign tmp_fu_1166_p59 = 'bx;

assign tmp_fu_1166_p60 = ((or_ln117_107_fu_1154_p2[0:0] == 1'b1) ? select_ln117_109_reg_1626 : 5'd28);

assign xor_ln104_41_fu_536_p2 = (icmp_ln86_86_reg_1307 ^ 1'd1);

assign xor_ln104_42_fu_862_p2 = (icmp_ln86_87_reg_1312_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_43_fu_550_p2 = (icmp_ln86_88_reg_1318 ^ 1'd1);

assign xor_ln104_44_fu_565_p2 = (icmp_ln86_89_reg_1325 ^ 1'd1);

assign xor_ln104_45_fu_744_p2 = (icmp_ln86_90_reg_1331_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_46_fu_877_p2 = (icmp_ln86_91_reg_1337_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_47_fu_651_p2 = (icmp_ln86_92_reg_1343_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_48_fu_586_p2 = (icmp_ln86_93_reg_1349 ^ 1'd1);

assign xor_ln104_49_fu_754_p2 = (icmp_ln86_94_reg_1356_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_50_fu_888_p2 = (icmp_ln86_96_reg_1367_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_51_fu_1001_p2 = (icmp_ln86_97_reg_1373_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_52_fu_1006_p2 = (icmp_ln86_98_reg_1379_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_53_fu_1139_p2 = (icmp_ln86_99_reg_1385_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_641_p2 = (icmp_ln86_reg_1301_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_608_p2 = (1'd1 ^ and_ln102_reg_1456);

assign zext_ln117_10_fu_685_p1 = select_ln117_85_fu_679_p3;

assign zext_ln117_11_fu_787_p1 = select_ln117_89_reg_1525;

assign zext_ln117_12_fu_945_p1 = select_ln117_97_fu_938_p3;

assign zext_ln117_fu_623_p1 = or_ln117_81_fu_618_p2;

endmodule //conifer_jettag_accelerator_decision_function_96
