# Lab-2
## VHDL

- Q1 - And gate, Or gate, Not gate, $4 \times 2$ Multiplexer, $4 \times 2$ Encoder
- Q2 - $8$ bit Ripple Carry Adder 
- Q3 - Data compression circuit using Run-length Encoding