/*
 * reg_clks.h- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
#ifndef __REG_CLKS_H
#define __REG_CLKS_H

/* generated by CLK_DT_GEN_5.2 */
/* CLK FILENAME: I6C\infinity6c_clock_table.xls */
/* REG FILENAME: I6C\i6c_reg_CLKGEN.xls, I6C\i6c_reg_CLKGEN2.xls, I6C\Infinity6c_reg_pm_sleep.xls,
 * I6C\infinity6c_reg_block.xls, I6C\infinity6c_reg_chiptop.xls */

#define REG_CKG_BASE          0x1F207000
#define REG_CKG2_BASE         0x1F207E00
#define REG_SC_GP_CTRL_BASE   0x1F226600
#define REG_PM_SLEEP_CKG_BASE 0x1F001C00
#define REG_CHIPTOP_BASE      0x1F203C00

//====SPECIAL_CKG_REG==============================================
#define REG_CHIPTOP_DUMMY_0_BASE   (REG_CHIPTOP_BASE + 0x20 * 4)
#define REG_CHIPTOP_DUMMY_0_OFFSET (0)

#define REG_CHIPTOP_DUMMY_1_BASE   (REG_CHIPTOP_BASE + 0x21 * 4)
#define REG_CHIPTOP_DUMMY_1_OFFSET (0)

#define REG_CHIPTOP_DUMMY_2_BASE   (REG_CHIPTOP_BASE + 0x22 * 4)
#define REG_CHIPTOP_DUMMY_2_OFFSET (0)

#define REG_CHIPTOP_DUMMY_3_BASE   (REG_CHIPTOP_BASE + 0x23 * 4)
#define REG_CHIPTOP_DUMMY_3_OFFSET (1)

#define REG_CHIPTOP_RESERVED_BASE   (REG_CHIPTOP_BASE + 0x7B * 4)
#define REG_CHIPTOP_RESERVED_OFFSET (0)

#define REG_CKG_EMAC_RX_BASE   (REG_SC_GP_CTRL_BASE + 0x2A * 4)
#define REG_CKG_EMAC_RX_OFFSET (0)

#define REG_CKG_EMAC_RX_REF_BASE   (REG_SC_GP_CTRL_BASE + 0x2A * 4)
#define REG_CKG_EMAC_RX_REF_OFFSET (8)

#define REG_CKG_EMAC_TX_BASE   (REG_SC_GP_CTRL_BASE + 0x2B * 4)
#define REG_CKG_EMAC_TX_OFFSET (0)

#define REG_CKG_EMAC_TX_REF_BASE   (REG_SC_GP_CTRL_BASE + 0x2B * 4)
#define REG_CKG_EMAC_TX_REF_OFFSET (8)

#define REG_CKG_GOP0_PSRAM_BASE   (REG_SC_GP_CTRL_BASE + 0x21 * 4)
#define REG_CKG_GOP0_PSRAM_OFFSET (0)

#define REG_CKG_GOP_JPE0_PSRAM_BASE   (REG_SC_GP_CTRL_BASE + 0x21 * 4)
#define REG_CKG_GOP_JPE0_PSRAM_OFFSET (8)

#define REG_CKG_IMI_BASE   (REG_SC_GP_CTRL_BASE + 0x20 * 4)
#define REG_CKG_IMI_OFFSET (0)

#define REG_CKG_SD_BLOCK_BASE   (REG_SC_GP_CTRL_BASE + 0x25 * 4)
#define REG_CKG_SD_BLOCK_OFFSET (0)

#define REG_CLK_MCU_BRG_FREE_RUN_BASE   (REG_SC_GP_CTRL_BASE + 0x20 * 4)
#define REG_CLK_MCU_BRG_FREE_RUN_OFFSET (8)

#define REG_CLK_SC_SRC0_DFS_CFG_BASE   (REG_SC_GP_CTRL_BASE + 0x2C * 4)
#define REG_CLK_SC_SRC0_DFS_CFG_OFFSET (0)

#define REG_CLK_SC_SRC0_DFS_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x2C * 4)
#define REG_CLK_SC_SRC0_DFS_EN_OFFSET (7)

#define REG_CLK_SC_SRC1_DFS_CFG_BASE   (REG_SC_GP_CTRL_BASE + 0x2C * 4)
#define REG_CLK_SC_SRC1_DFS_CFG_OFFSET (8)

#define REG_CLK_SC_SRC1_DFS_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x2C * 4)
#define REG_CLK_SC_SRC1_DFS_EN_OFFSET (15)

#define REG_CLK_SC_SRC4_DFS_CFG_BASE   (REG_SC_GP_CTRL_BASE + 0x2E * 4)
#define REG_CLK_SC_SRC4_DFS_CFG_OFFSET (0)

#define REG_CLK_SC_SRC4_DFS_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x2E * 4)
#define REG_CLK_SC_SRC4_DFS_EN_OFFSET (7)

#define REG_CLK_SC_SRC5_DFS_CFG_BASE   (REG_SC_GP_CTRL_BASE + 0x2E * 4)
#define REG_CLK_SC_SRC5_DFS_CFG_OFFSET (8)

#define REG_CLK_SC_SRC5_DFS_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x2E * 4)
#define REG_CLK_SC_SRC5_DFS_EN_OFFSET (15)

#define REG_CLK_SC_SRC7_DFS_CFG_BASE   (REG_SC_GP_CTRL_BASE + 0x2F * 4)
#define REG_CLK_SC_SRC7_DFS_CFG_OFFSET (8)

#define REG_CLK_SC_SRC7_DFS_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x2F * 4)
#define REG_CLK_SC_SRC7_DFS_EN_OFFSET (15)

#define REG_DIAMOND_IMI_SEL_BASE   (REG_SC_GP_CTRL_BASE + 0x40 * 4)
#define REG_DIAMOND_IMI_SEL_OFFSET (0)

#define REG_SC_SPARE_HI_BASE   (REG_SC_GP_CTRL_BASE + 0x31 * 4)
#define REG_SC_SPARE_HI_OFFSET (0)

#define REG_SC_SPARE_LO_BASE   (REG_SC_GP_CTRL_BASE + 0x30 * 4)
#define REG_SC_SPARE_LO_OFFSET (0)

#define REG_SC_TEST_IN_SEL_BASE   (REG_SC_GP_CTRL_BASE + 0x32 * 4)
#define REG_SC_TEST_IN_SEL_OFFSET (0)

#define REG_SRAM_SD_EN_BASE   (REG_SC_GP_CTRL_BASE + 0x10 * 4)
#define REG_SRAM_SD_EN_OFFSET (0)

//====PM_CKG_REG==============================================
#define REG_CKG_AV_LNK_BASE   (REG_PM_SLEEP_CKG_BASE + 0x24 * 4)
#define REG_CKG_AV_LNK_OFFSET (4)

#define REG_CKG_CEC_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_CEC_OFFSET (0)

#define REG_CKG_CEC_RX_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_CEC_RX_OFFSET (0)

#define REG_CKG_DDC_BASE   (REG_PM_SLEEP_CKG_BASE + 0x21 * 4)
#define REG_CKG_DDC_OFFSET (0)

#define REG_CKG_DVI_RAW0_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_DVI_RAW0_OFFSET (4)

#define REG_CKG_DVI_RAW1_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_DVI_RAW1_OFFSET (8)

#define REG_CKG_DVI_RAW2_BASE   (REG_PM_SLEEP_CKG_BASE + 0x24 * 4)
#define REG_CKG_DVI_RAW2_OFFSET (0)

#define REG_CKG_HOTPLUG_BASE   (REG_PM_SLEEP_CKG_BASE + 0x24 * 4)
#define REG_CKG_HOTPLUG_OFFSET (12)

#define REG_CKG_IR_BASE   (REG_PM_SLEEP_CKG_BASE + 0x21 * 4)
#define REG_CKG_IR_OFFSET (5)

#define REG_CKG_KREF_BASE   (REG_PM_SLEEP_CKG_BASE + 0x23 * 4)
#define REG_CKG_KREF_OFFSET (12)

#define REG_CKG_MCU_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x20 * 4)
#define REG_CKG_MCU_PM_OFFSET (0)

#define REG_CKG_MIIC_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_MIIC_OFFSET (12)

#define REG_CKG_PIR_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_PIR_OFFSET (8)

#define REG_CKG_PM_SLEEP_BASE   (REG_PM_SLEEP_CKG_BASE + 0x22 * 4)
#define REG_CKG_PM_SLEEP_OFFSET (10)

#define REG_CKG_PM_UART_BASE   (REG_PM_SLEEP_CKG_BASE + 0x25 * 4)
#define REG_CKG_PM_UART_OFFSET (0)

#define REG_CKG_PWM_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x1C * 4)
#define REG_CKG_PWM_PM_OFFSET (10)

#define REG_CKG_RTC_BASE   (REG_PM_SLEEP_CKG_BASE + 0x22 * 4)
#define REG_CKG_RTC_OFFSET (0)

#define REG_CKG_SAR_BASE   (REG_PM_SLEEP_CKG_BASE + 0x22 * 4)
#define REG_CKG_SAR_OFFSET (5)

#define REG_CKG_SCDC_P0_BASE   (REG_PM_SLEEP_CKG_BASE + 0x26 * 4)
#define REG_CKG_SCDC_P0_OFFSET (4)

#define REG_CKG_SD_PM_BASE   (REG_PM_SLEEP_CKG_BASE + 0x21 * 4)
#define REG_CKG_SD_PM_OFFSET (10)

#define REG_CKG_SPI_BASE   (REG_PM_SLEEP_CKG_BASE + 0x20 * 4)
#define REG_CKG_SPI_OFFSET (8)

//====NORMAL_CKG_REG==============================================
#define REG_ARMPLL_37P125M_FORCE_OFF_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_ARMPLL_37P125M_FORCE_OFF_OFFSET (15)

#define REG_ARMPLL_37P125M_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_ARMPLL_37P125M_FORCE_ON_OFFSET (11)

#define REG_CKG_123M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_123M_2DIGPM_OFFSET (4)

#define REG_CKG_144M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_144M_2DIGPM_OFFSET (3)

#define REG_CKG_172M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_172M_2DIGPM_OFFSET (2)

#define REG_CKG_216M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_216M_2DIGPM_OFFSET (1)

#define REG_CKG_384M_2BACH_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_384M_2BACH_OFFSET (7)

#define REG_CKG_432M_2BACH_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_432M_2BACH_OFFSET (6)

#define REG_CKG_86M_2DIGPM_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_86M_2DIGPM_OFFSET (5)

#define REG_CKG_AESDMA_BASE   (REG_CKG_BASE + 0x61 * 4)
#define REG_CKG_AESDMA_OFFSET (0)

#define REG_CKG_AU_SYS_384_BASE   (REG_CKG2_BASE + 0x68 * 4)
#define REG_CKG_AU_SYS_384_OFFSET (0)

#define REG_CKG_AU_SYS_432_BASE   (REG_CKG2_BASE + 0x69 * 4)
#define REG_CKG_AU_SYS_432_OFFSET (0)

#define REG_CKG_BDMA_BASE   (REG_CKG_BASE + 0x60 * 4)
#define REG_CKG_BDMA_OFFSET (0)

#define REG_CKG_BIST_BASE   (REG_CKG_BASE + 0x02 * 4)
#define REG_CKG_BIST_OFFSET (0)

#define REG_CKG_BIST_IPU_GP_BASE   (REG_CKG_BASE + 0x05 * 4)
#define REG_CKG_BIST_IPU_GP_OFFSET (0)

#define REG_CKG_BIST_ISP_GP_BASE   (REG_CKG_BASE + 0x02 * 4)
#define REG_CKG_BIST_ISP_GP_OFFSET (5)

#define REG_CKG_BIST_MCU_BASE   (REG_CKG_BASE + 0x09 * 4)
#define REG_CKG_BIST_MCU_OFFSET (0)

#define REG_CKG_BIST_MIU0_BASE   (REG_CKG2_BASE + 0x0B * 4)
#define REG_CKG_BIST_MIU0_OFFSET (0)

#define REG_CKG_BIST_PM_BASE   (REG_CKG_BASE + 0x02 * 4)
#define REG_CKG_BIST_PM_OFFSET (12)

#define REG_CKG_BIST_SC_GP_BASE   (REG_CKG_BASE + 0x03 * 4)
#define REG_CKG_BIST_SC_GP_OFFSET (0)

#define REG_CKG_BIST_VHE1_GP_BASE   (REG_CKG2_BASE + 0x0A * 4)
#define REG_CKG_BIST_VHE1_GP_OFFSET (0)

#define REG_CKG_BOOT_BASE   (REG_CKG_BASE + 0x08 * 4)
#define REG_CKG_BOOT_OFFSET (0)

#define REG_CKG_BT656_0_BASE   (REG_CKG_BASE + 0x54 * 4)
#define REG_CKG_BT656_0_OFFSET (0)

#define REG_CKG_BT656_1_BASE   (REG_CKG_BASE + 0x54 * 4)
#define REG_CKG_BT656_1_OFFSET (8)

#define REG_CKG_BT656_2_BASE   (REG_CKG2_BASE + 0x0E * 4)
#define REG_CKG_BT656_2_OFFSET (0)

#define REG_CKG_BT656_3_BASE   (REG_CKG2_BASE + 0x0E * 4)
#define REG_CKG_BT656_3_OFFSET (8)

#define REG_CKG_CSI_MAC_BASE   (REG_CKG_BASE + 0x6C * 4)
#define REG_CKG_CSI_MAC_OFFSET (0)

#define REG_CKG_CSI_MAC_LPTX_TOP_I_A0_BASE   (REG_CKG_BASE + 0x58 * 4)
#define REG_CKG_CSI_MAC_LPTX_TOP_I_A0_OFFSET (0)

#define REG_CKG_CSI_MAC_LPTX_TOP_I_A1_BASE   (REG_CKG_BASE + 0x59 * 4)
#define REG_CKG_CSI_MAC_LPTX_TOP_I_A1_OFFSET (8)

#define REG_CKG_CSI_MAC_TOP_I_A0_BASE   (REG_CKG_BASE + 0x58 * 4)
#define REG_CKG_CSI_MAC_TOP_I_A0_OFFSET (8)

#define REG_CKG_CSI_MAC_TOP_I_A1_BASE   (REG_CKG_BASE + 0x5A * 4)
#define REG_CKG_CSI_MAC_TOP_I_A1_OFFSET (0)

#define REG_CKG_DDR_HW_BASE   (REG_CKG_BASE + 0x07 * 4)
#define REG_CKG_DDR_HW_OFFSET (0)

#define REG_CKG_DDR_SYN_BASE   (REG_CKG_BASE + 0x19 * 4)
#define REG_CKG_DDR_SYN_OFFSET (0)

#define REG_CKG_DISP_PIXEL_0_BASE   (REG_CKG_BASE + 0x49 * 4)
#define REG_CKG_DISP_PIXEL_0_OFFSET (0)

#define REG_CKG_DSC_DEC1_BASE   (REG_CKG_BASE + 0x4C * 4)
#define REG_CKG_DSC_DEC1_OFFSET (8)

#define REG_CKG_DSC_ENC1_BASE   (REG_CKG_BASE + 0x46 * 4)
#define REG_CKG_DSC_ENC1_OFFSET (8)

#define REG_CKG_ECC_BASE   (REG_CKG_BASE + 0x44 * 4)
#define REG_CKG_ECC_OFFSET (0)

#define REG_CKG_EMAC_AHB_BASE   (REG_CKG_BASE + 0x42 * 4)
#define REG_CKG_EMAC_AHB_OFFSET (0)

#define REG_CKG_FCIE_BASE   (REG_CKG_BASE + 0x4B * 4)
#define REG_CKG_FCIE_OFFSET (0)

#define REG_CKG_FCIE_PHASE_BASE   (REG_CKG_BASE + 0x4B * 4)
#define REG_CKG_FCIE_PHASE_OFFSET (8)

#define REG_CKG_FCIE_PHASE_EXT_BASE   (REG_CKG_BASE + 0x4E * 4)
#define REG_CKG_FCIE_PHASE_EXT_OFFSET (8)

#define REG_CKG_FCIE_SYN_BASE   (REG_CKG_BASE + 0x4D * 4)
#define REG_CKG_FCIE_SYN_OFFSET (0)

#define REG_CKG_FCLK1_BASE   (REG_CKG_BASE + 0x64 * 4)
#define REG_CKG_FCLK1_OFFSET (0)

#define REG_CKG_FUART_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_CKG_FUART_OFFSET (0)

#define REG_CKG_FUART0_BASE   (REG_CKG_BASE + 0x31 * 4)
#define REG_CKG_FUART0_OFFSET (0)

#define REG_CKG_FUART0_SYNTH_IN_BASE   (REG_CKG_BASE + 0x2D * 4)
#define REG_CKG_FUART0_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART1_BASE   (REG_CKG_BASE + 0x31 * 4)
#define REG_CKG_FUART1_OFFSET (4)

#define REG_CKG_FUART1_SYNTH_IN_BASE   (REG_CKG_BASE + 0x3A * 4)
#define REG_CKG_FUART1_SYNTH_IN_OFFSET (4)

#define REG_CKG_FUART_SYNTH_IN_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_CKG_FUART_SYNTH_IN_OFFSET (4)

#define REG_CKG_GOP_BASE   (REG_CKG_BASE + 0x67 * 4)
#define REG_CKG_GOP_OFFSET (0)

#define REG_CKG_GPIO_INTERNAL_BASE   (REG_CKG2_BASE + 0x2F * 4)
#define REG_CKG_GPIO_INTERNAL_OFFSET (0)

#define REG_CKG_HEMCU_216M_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_HEMCU_216M_OFFSET (0)

#define REG_CKG_IDCLK_BASE   (REG_CKG_BASE + 0x63 * 4)
#define REG_CKG_IDCLK_OFFSET (0)

#define REG_CKG_IPU_BASE   (REG_CKG_BASE + 0x50 * 4)
#define REG_CKG_IPU_OFFSET (0)

#define REG_CKG_IPUFF_BASE   (REG_CKG_BASE + 0x50 * 4)
#define REG_CKG_IPUFF_OFFSET (8)

#define REG_CKG_ISP_BASE   (REG_CKG_BASE + 0x61 * 4)
#define REG_CKG_ISP_OFFSET (8)

#define REG_CKG_ISP0_ITU_CLK0_BASE   (REG_CKG2_BASE + 0x1E * 4)
#define REG_CKG_ISP0_ITU_CLK0_OFFSET (0)

#define REG_CKG_ISP0_ITU_CLK1_BASE   (REG_CKG2_BASE + 0x1E * 4)
#define REG_CKG_ISP0_ITU_CLK1_OFFSET (4)

#define REG_CKG_ISP0_ITU_CLK2_BASE   (REG_CKG2_BASE + 0x1E * 4)
#define REG_CKG_ISP0_ITU_CLK2_OFFSET (8)

#define REG_CKG_ISP0_ITU_CLK3_BASE   (REG_CKG2_BASE + 0x1E * 4)
#define REG_CKG_ISP0_ITU_CLK3_OFFSET (12)

#define REG_CKG_IVE_BASE   (REG_CKG_BASE + 0x6A * 4)
#define REG_CKG_IVE_OFFSET (8)

#define REG_CKG_JPD_BASE   (REG_CKG_BASE + 0x4A * 4)
#define REG_CKG_JPD_OFFSET (0)

#define REG_CKG_JPE_BASE   (REG_CKG_BASE + 0x6A * 4)
#define REG_CKG_JPE_OFFSET (0)

#define REG_CKG_JPE1_BASE   (REG_CKG2_BASE + 0x23 * 4)
#define REG_CKG_JPE1_OFFSET (0)

#define REG_CKG_JPE_GATE_BASE   (REG_CKG_BASE + 0x6A * 4)
#define REG_CKG_JPE_GATE_OFFSET (7)

#define REG_CKG_LDCFEYE_BASE   (REG_CKG_BASE + 0x53 * 4)
#define REG_CKG_LDCFEYE_OFFSET (0)

#define REG_CKG_LIVE_BASE   (REG_CKG_BASE + 0x00 * 4)
#define REG_CKG_LIVE_OFFSET (8)

#define REG_CKG_MAC_LPTX_BASE   (REG_CKG_BASE + 0x6C * 4)
#define REG_CKG_MAC_LPTX_OFFSET (8)

#define REG_CKG_MCU_BASE   (REG_CKG_BASE + 0x01 * 4)
#define REG_CKG_MCU_OFFSET (0)

#define REG_CKG_MFE1_BASE   (REG_CKG2_BASE + 0x11 * 4)
#define REG_CKG_MFE1_OFFSET (0)

#define REG_CKG_MIIC0_BASE   (REG_CKG_BASE + 0x37 * 4)
#define REG_CKG_MIIC0_OFFSET (0)

#define REG_CKG_MIIC1_BASE   (REG_CKG_BASE + 0x37 * 4)
#define REG_CKG_MIIC1_OFFSET (8)

#define REG_CKG_MIIC2_BASE   (REG_CKG_BASE + 0x37 * 4)
#define REG_CKG_MIIC2_OFFSET (12)

#define REG_CKG_MIPI_TX_CSI_BASE   (REG_CKG_BASE + 0x5C * 4)
#define REG_CKG_MIPI_TX_CSI_OFFSET (8)

#define REG_CKG_MIPI_TX_DSI_BASE   (REG_CKG_BASE + 0x5E * 4)
#define REG_CKG_MIPI_TX_DSI_OFFSET (8)

#define REG_CKG_MIU_BASE   (REG_CKG_BASE + 0x17 * 4)
#define REG_CKG_MIU_OFFSET (0)

#define REG_CKG_MIU_BOOT_BASE   (REG_CKG_BASE + 0x20 * 4)
#define REG_CKG_MIU_BOOT_OFFSET (0)

#define REG_CKG_MIU_REC_BASE   (REG_CKG_BASE + 0x18 * 4)
#define REG_CKG_MIU_REC_OFFSET (0)

#define REG_CKG_MSPI0_BASE   (REG_CKG_BASE + 0x33 * 4)
#define REG_CKG_MSPI0_OFFSET (0)

#define REG_CKG_MSPI1_BASE   (REG_CKG_BASE + 0x33 * 4)
#define REG_CKG_MSPI1_OFFSET (8)

#define REG_CKG_NS_BASE   (REG_CKG_BASE + 0x6B * 4)
#define REG_CKG_NS_OFFSET (0)

#define REG_CKG_NS_TOP_I_A0_BASE   (REG_CKG_BASE + 0x59 * 4)
#define REG_CKG_NS_TOP_I_A0_OFFSET (0)

#define REG_CKG_NS_TOP_I_A1_BASE   (REG_CKG_BASE + 0x5A * 4)
#define REG_CKG_NS_TOP_I_A1_OFFSET (8)

#define REG_CKG_ODCLK_BASE   (REG_CKG_BASE + 0x66 * 4)
#define REG_CKG_ODCLK_OFFSET (0)

#define REG_CKG_OTP_BASE   (REG_CKG2_BASE + 0x77 * 4)
#define REG_CKG_OTP_OFFSET (0)

#define REG_CKG_PAD_TEST_BASE   (REG_CKG2_BASE + 0x0F * 4)
#define REG_CKG_PAD_TEST_OFFSET (0)

#define REG_CKG_PWM_BASE   (REG_CKG_BASE + 0x38 * 4)
#define REG_CKG_PWM_OFFSET (8)

#define REG_CKG_PWR_CTL_BASE   (REG_CKG_BASE + 0x04 * 4)
#define REG_CKG_PWR_CTL_OFFSET (0)

#define REG_CKG_REAL_LIVE_BASE   (REG_CKG_BASE + 0x0A * 4)
#define REG_CKG_REAL_LIVE_OFFSET (0)

#define REG_CKG_RIUBRDG_BASE   (REG_CKG_BASE + 0x01 * 4)
#define REG_CKG_RIUBRDG_OFFSET (8)

#define REG_CKG_SD_BASE   (REG_CKG_BASE + 0x43 * 4)
#define REG_CKG_SD_OFFSET (0)

#define REG_CKG_SD_PHASE_BASE   (REG_CKG_BASE + 0x43 * 4)
#define REG_CKG_SD_PHASE_OFFSET (8)

#define REG_CKG_SD_PHASE_EXT_BASE   (REG_CKG_BASE + 0x4E * 4)
#define REG_CKG_SD_PHASE_EXT_OFFSET (0)

#define REG_CKG_SD_SYN_BASE   (REG_CKG_BASE + 0x44 * 4)
#define REG_CKG_SD_SYN_OFFSET (8)

#define REG_CKG_SPI_ARB_BASE   (REG_CKG_BASE + 0x32 * 4)
#define REG_CKG_SPI_ARB_OFFSET (0)

#define REG_CKG_SR_BASE   (REG_CKG_BASE + 0x62 * 4)
#define REG_CKG_SR_OFFSET (0)

#define REG_CKG_SR00_MCLK_BASE   (REG_CKG_BASE + 0x62 * 4)
#define REG_CKG_SR00_MCLK_OFFSET (8)

#define REG_CKG_SR01_MCLK_BASE   (REG_CKG_BASE + 0x65 * 4)
#define REG_CKG_SR01_MCLK_OFFSET (0)

#define REG_CKG_SR02_MCLK_BASE   (REG_CKG_BASE + 0x65 * 4)
#define REG_CKG_SR02_MCLK_OFFSET (8)

#define REG_CKG_SR03_MCLK_BASE   (REG_CKG_BASE + 0x66 * 4)
#define REG_CKG_SR03_MCLK_OFFSET (8)

#define REG_CKG_SR10_MCLK_BASE   (REG_CKG2_BASE + 0x2C * 4)
#define REG_CKG_SR10_MCLK_OFFSET (0)

#define REG_CKG_SR11_MCLK_BASE   (REG_CKG2_BASE + 0x2C * 4)
#define REG_CKG_SR11_MCLK_OFFSET (8)

#define REG_CKG_SR12_MCLK_BASE   (REG_CKG2_BASE + 0x2D * 4)
#define REG_CKG_SR12_MCLK_OFFSET (0)

#define REG_CKG_SR13_MCLK_BASE   (REG_CKG2_BASE + 0x2D * 4)
#define REG_CKG_SR13_MCLK_OFFSET (8)

#define REG_CKG_TCK_BASE   (REG_CKG_BASE + 0x30 * 4)
#define REG_CKG_TCK_OFFSET (0)

#define REG_CKG_VEN1_AXI_BASE   (REG_CKG2_BASE + 0x12 * 4)
#define REG_CKG_VEN1_AXI_OFFSET (0)

#define REG_CKG_VEN1_SCDN_BASE   (REG_CKG2_BASE + 0x79 * 4)
#define REG_CKG_VEN1_SCDN_OFFSET (0)

#define REG_CKG_VHE1_BASE   (REG_CKG2_BASE + 0x10 * 4)
#define REG_CKG_VHE1_OFFSET (0)

#define REG_CKG_XTALI_BASE   (REG_CKG_BASE + 0x00 * 4)
#define REG_CKG_XTALI_OFFSET (0)

#define REG_CKG_XTALI_SC_GP_BASE   (REG_CKG_BASE + 0x00 * 4)
#define REG_CKG_XTALI_SC_GP_OFFSET (4)

#define REG_CLKGEN0_RESERVED0_BASE   (REG_CKG_BASE + 0x7E * 4)
#define REG_CLKGEN0_RESERVED0_OFFSET (0)

#define REG_CLKGEN0_RESERVED1_BASE   (REG_CKG_BASE + 0x7F * 4)
#define REG_CLKGEN0_RESERVED1_OFFSET (0)

#define REG_CLK_DISP_PIXEL0_DFS_CFG_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_CLK_DISP_PIXEL0_DFS_CFG_OFFSET (1)

#define REG_CLK_DISP_PIXEL0_DFS_EN_BASE   (REG_CKG_BASE + 0x77 * 4)
#define REG_CLK_DISP_PIXEL0_DFS_EN_OFFSET (0)

#define REG_CLK_DSC_DEC1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x76 * 4)
#define REG_CLK_DSC_DEC1_DFS_CFG_OFFSET (9)

#define REG_CLK_DSC_DEC1_DFS_EN_BASE   (REG_CKG2_BASE + 0x76 * 4)
#define REG_CLK_DSC_DEC1_DFS_EN_OFFSET (8)

#define REG_CLK_DSC_ENC1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x75 * 4)
#define REG_CLK_DSC_ENC1_DFS_CFG_OFFSET (9)

#define REG_CLK_DSC_ENC1_DFS_EN_BASE   (REG_CKG2_BASE + 0x75 * 4)
#define REG_CLK_DSC_ENC1_DFS_EN_OFFSET (8)

#define REG_CLK_ISP_DFS_CFG_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_CLK_ISP_DFS_CFG_OFFSET (1)

#define REG_CLK_ISP_DFS_EN_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_CLK_ISP_DFS_EN_OFFSET (0)

#define REG_CLK_IVE_DFS_CFG_BASE   (REG_CKG_BASE + 0x79 * 4)
#define REG_CLK_IVE_DFS_CFG_OFFSET (1)

#define REG_CLK_IVE_DFS_EN_BASE   (REG_CKG_BASE + 0x79 * 4)
#define REG_CLK_IVE_DFS_EN_OFFSET (0)

#define REG_CLK_JPE1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x6D * 4)
#define REG_CLK_JPE1_DFS_CFG_OFFSET (1)

#define REG_CLK_JPE1_DFS_EN_BASE   (REG_CKG2_BASE + 0x6D * 4)
#define REG_CLK_JPE1_DFS_EN_OFFSET (0)

#define REG_CLK_JPE_DFS_CFG_BASE   (REG_CKG_BASE + 0x7B * 4)
#define REG_CLK_JPE_DFS_CFG_OFFSET (1)

#define REG_CLK_JPE_DFS_EN_BASE   (REG_CKG_BASE + 0x7B * 4)
#define REG_CLK_JPE_DFS_EN_OFFSET (0)

#define REG_CLK_MFE1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x3A * 4)
#define REG_CLK_MFE1_DFS_CFG_OFFSET (1)

#define REG_CLK_MFE1_DFS_EN_BASE   (REG_CKG2_BASE + 0x3A * 4)
#define REG_CLK_MFE1_DFS_EN_OFFSET (0)

#define REG_CLK_SC_DFS_CFG_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_CLK_SC_DFS_CFG_OFFSET (1)

#define REG_CLK_SC_DFS_EN_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_CLK_SC_DFS_EN_OFFSET (0)

#define REG_CLK_VEN1_SCDN_DFS_CFG_BASE   (REG_CKG2_BASE + 0x78 * 4)
#define REG_CLK_VEN1_SCDN_DFS_CFG_OFFSET (1)

#define REG_CLK_VEN1_SCDN_DFS_EN_BASE   (REG_CKG2_BASE + 0x78 * 4)
#define REG_CLK_VEN1_SCDN_DFS_EN_OFFSET (0)

#define REG_CLK_VHE1_DFS_CFG_BASE   (REG_CKG2_BASE + 0x39 * 4)
#define REG_CLK_VHE1_DFS_CFG_OFFSET (1)

#define REG_CLK_VHE1_DFS_EN_BASE   (REG_CKG2_BASE + 0x39 * 4)
#define REG_CLK_VHE1_DFS_EN_OFFSET (0)

#define REG_DISPPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_DISPPLL_FORCE_OFF_OFFSET (12)

#define REG_DISPPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_DISPPLL_FORCE_ON_OFFSET (8)

#define REG_LPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_LPLL_FORCE_OFF_OFFSET (11)

#define REG_LPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_LPLL_FORCE_ON_OFFSET (15)

#define REG_MIUPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_MIUPLL_FORCE_OFF_OFFSET (15)

#define REG_MIUPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_MIUPLL_FORCE_ON_OFFSET (11)

#define REG_MPLL_123_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_123_EN_RD_OFFSET (12)

#define REG_MPLL_123_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_123_FORCE_OFF_OFFSET (12)

#define REG_MPLL_123_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_123_FORCE_ON_OFFSET (12)

#define REG_MPLL_124_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_124_FORCE_OFF_OFFSET (13)

#define REG_MPLL_124_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_124_FORCE_ON_OFFSET (13)

#define REG_MPLL_144_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_144_EN_RD_OFFSET (11)

#define REG_MPLL_144_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_144_FORCE_OFF_OFFSET (11)

#define REG_MPLL_144_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_144_FORCE_ON_OFFSET (11)

#define REG_MPLL_172_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_172_EN_RD_OFFSET (10)

#define REG_MPLL_172_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_172_FORCE_OFF_OFFSET (10)

#define REG_MPLL_172_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_172_FORCE_ON_OFFSET (10)

#define REG_MPLL_216_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_216_EN_RD_OFFSET (9)

#define REG_MPLL_216_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_216_FORCE_OFF_OFFSET (9)

#define REG_MPLL_216_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_216_FORCE_ON_OFFSET (9)

#define REG_MPLL_246_FORCE_OFF_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_MPLL_246_FORCE_OFF_OFFSET (14)

#define REG_MPLL_246_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_MPLL_246_FORCE_ON_OFFSET (10)

#define REG_MPLL_288_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_288_EN_RD_OFFSET (8)

#define REG_MPLL_288_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_288_FORCE_OFF_OFFSET (8)

#define REG_MPLL_288_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_288_FORCE_ON_OFFSET (8)

#define REG_MPLL_345_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_345_FORCE_OFF_OFFSET (7)

#define REG_MPLL_345_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_345_FORCE_ON_OFFSET (7)

#define REG_MPLL_432_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_432_EN_RD_OFFSET (6)

#define REG_MPLL_432_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_432_FORCE_OFF_OFFSET (6)

#define REG_MPLL_432_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_432_FORCE_ON_OFFSET (6)

#define REG_MPLL_576_FORCE_OFF_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_MPLL_576_FORCE_OFF_OFFSET (13)

#define REG_MPLL_576_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_MPLL_576_FORCE_ON_OFFSET (9)

#define REG_MPLL_691_FORCE_OFF_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_MPLL_691_FORCE_OFF_OFFSET (12)

#define REG_MPLL_691_FORCE_ON_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_MPLL_691_FORCE_ON_OFFSET (8)

#define REG_MPLL_86_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_MPLL_86_EN_RD_OFFSET (14)

#define REG_MPLL_86_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_MPLL_86_FORCE_OFF_OFFSET (14)

#define REG_MPLL_86_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_MPLL_86_FORCE_ON_OFFSET (14)

#define REG_PLL_GATER_FORCE_OFF_LOCK_BASE   (REG_CKG_BASE + 0x70 * 4)
#define REG_PLL_GATER_FORCE_OFF_LOCK_OFFSET (1)

#define REG_PLL_GATER_FORCE_ON_LOCK_BASE   (REG_CKG_BASE + 0x70 * 4)
#define REG_PLL_GATER_FORCE_ON_LOCK_OFFSET (0)

#define REG_PLL_RV1_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_PLL_RV1_FORCE_OFF_OFFSET (15)

#define REG_PLL_RV1_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_PLL_RV1_FORCE_ON_OFFSET (15)

#define REG_SPIPLL_FORCE_OFF_BASE   (REG_CKG_BASE + 0x76 * 4)
#define REG_SPIPLL_FORCE_OFF_OFFSET (14)

#define REG_SPIPLL_FORCE_ON_BASE   (REG_CKG_BASE + 0x75 * 4)
#define REG_SPIPLL_FORCE_ON_OFFSET (10)

#define REG_TESTCLK_SEL_BASE   (REG_CKG_BASE + 0x74 * 4)
#define REG_TESTCLK_SEL_OFFSET (0)

#define REG_UART0_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x2D * 4)
#define REG_UART0_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART0_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x2E * 4)
#define REG_UART0_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART0_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x2D * 4)
#define REG_UART0_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART1_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x3A * 4)
#define REG_UART1_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART1_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x3B * 4)
#define REG_UART1_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART1_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x3A * 4)
#define REG_UART1_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UART_STNTHESIZER_ENABLE_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_UART_STNTHESIZER_ENABLE_OFFSET (8)

#define REG_UART_STNTHESIZER_FIX_NF_FREQ_BASE   (REG_CKG_BASE + 0x35 * 4)
#define REG_UART_STNTHESIZER_FIX_NF_FREQ_OFFSET (0)

#define REG_UART_STNTHESIZER_SW_RSTZ_BASE   (REG_CKG_BASE + 0x34 * 4)
#define REG_UART_STNTHESIZER_SW_RSTZ_OFFSET (9)

#define REG_UPLL_160_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_160_EN_RD_OFFSET (2)

#define REG_UPLL_160_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_UPLL_160_FORCE_OFF_OFFSET (2)

#define REG_UPLL_160_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_UPLL_160_FORCE_ON_OFFSET (2)

#define REG_UPLL_192_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_192_EN_RD_OFFSET (3)

#define REG_UPLL_192_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_UPLL_192_FORCE_OFF_OFFSET (3)

#define REG_UPLL_192_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_UPLL_192_FORCE_ON_OFFSET (3)

#define REG_UPLL_240_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_240_EN_RD_OFFSET (4)

#define REG_UPLL_240_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_UPLL_240_FORCE_OFF_OFFSET (4)

#define REG_UPLL_240_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_UPLL_240_FORCE_ON_OFFSET (4)

#define REG_UPLL_320_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_320_EN_RD_OFFSET (1)

#define REG_UPLL_320_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_UPLL_320_FORCE_OFF_OFFSET (1)

#define REG_UPLL_320_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_UPLL_320_FORCE_ON_OFFSET (1)

#define REG_UPLL_384_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_384_EN_RD_OFFSET (0)

#define REG_UPLL_384_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_UPLL_384_FORCE_OFF_OFFSET (0)

#define REG_UPLL_384_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_UPLL_384_FORCE_ON_OFFSET (0)

#define REG_UPLL_480_EN_RD_BASE   (REG_CKG_BASE + 0x73 * 4)
#define REG_UPLL_480_EN_RD_OFFSET (5)

#define REG_UPLL_480_FORCE_OFF_BASE   (REG_CKG_BASE + 0x72 * 4)
#define REG_UPLL_480_FORCE_OFF_OFFSET (5)

#define REG_UPLL_480_FORCE_ON_BASE   (REG_CKG_BASE + 0x71 * 4)
#define REG_UPLL_480_FORCE_ON_OFFSET (5)

/* for clock must be added by hand start */

#define REG_CKG_BACH_384M_BASE   (REG_CKG_BASE + 0x6D * 4)
#define REG_CKG_BACH_384M_OFFSET (7)

/* for clock must be added by hand end */

#endif
