<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:177:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 1000 has been inferred" OldID="for.body275.store.14," ID="scevgepseq" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:177:22" LoopName="VITIS_LOOP_177_14" ParentFunc="dut(char*, int, char*)" Length="1000" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:231:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.body379.store.17," ID="scevgep97seq" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:231:25" LoopName="VITIS_LOOP_231_20" ParentFunc="dut(char*, int, char*)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:225:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8 has been inferred" OldID="for.body407.load.135, for.body407.load.119, for.body407.load.103, for.body407.load.87, for.body407.load.71, for.body407.load.55, for.body407.load.39, for.body407.load.24," ID="scevgep98seq" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:225:23" LoopName="VITIS_LOOP_225_19" ParentFunc="dut(char*, int, char*)" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:225:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 8 has been inferred" OldID="for.body407.store.29, for.body407.store.45, for.body407.store.61, for.body407.store.77, for.body407.store.93, for.body407.store.109, for.body407.store.125, for.body407.store.141," ID="scevgep99seq" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:225:23" LoopName="VITIS_LOOP_225_19" ParentFunc="dut(char*, int, char*)" Length="8" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="top.cpp:40:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="top.cpp:40:21" LoopName="VITIS_LOOP_40_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="top.cpp:225:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="top.cpp:225:23" LoopName="VITIS_LOOP_225_19" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="top.cpp:64:21" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="if.then52.load.4" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:64:21" LoopName="VITIS_LOOP_64_4" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="top.cpp:64:21" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.else60.store.0" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:64:21" LoopName="VITIS_LOOP_64_4" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="top.cpp:64:21" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.then52.store.5" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:64:21" LoopName="VITIS_LOOP_64_4" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="top.cpp:89:21" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="if.then99.load.4" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:89:21" LoopName="VITIS_LOOP_89_6" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="top.cpp:89:21" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.else107.store.0" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:89:21" LoopName="VITIS_LOOP_89_6" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="top.cpp:89:21" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.then99.store.5" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:89:21" LoopName="VITIS_LOOP_89_6" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:113:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body145.load.12" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:113:22" LoopName="VITIS_LOOP_113_8" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:113:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body145.store.16" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:113:22" LoopName="VITIS_LOOP_113_8" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:133:23" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body186.load.12" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:133:23" LoopName="VITIS_LOOP_133_10" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:133:23" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body186.store.16" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:133:23" LoopName="VITIS_LOOP_133_10" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:154:23" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body232.store.13" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:154:23" LoopName="VITIS_LOOP_154_12" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:164:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body256.store.7" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:164:22" LoopName="VITIS_LOOP_164_13" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:177:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body275.load.10" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:177:22" LoopName="VITIS_LOOP_177_14" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:193:23" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body305.store.15" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:193:23" LoopName="VITIS_LOOP_193_16" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:204:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body334.store.7" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:204:22" LoopName="VITIS_LOOP_204_17" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="top.cpp:231:25" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.body379.load.13" BundleName="gmem" VarName="src_buff" LoopLoc="top.cpp:231:25" LoopName="VITIS_LOOP_231_20" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:231:25" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep97seq" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:231:25" LoopName="VITIS_LOOP_231_20" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:247:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep98seq" BundleName="gmem" VarName="src_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:249:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep99seq" BundleName="gmem" VarName="dst_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:177:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem" VarName="dst_buff" LoopLoc="top.cpp:177:22" LoopName="VITIS_LOOP_177_14" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:177:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 1000 and bit width 8 in loop 'VITIS_LOOP_177_14' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="top.cpp:177:22" LoopName="VITIS_LOOP_177_14" Length="1000" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:231:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_231_20' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="top.cpp:231:25" LoopName="VITIS_LOOP_231_20" Length="variable" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:247:30" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="8" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:249:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="8" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

