<stg><name>kp_502_15</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %c, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16 %store_ln8 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
:1 %zext_ln8 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln8 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
.split:2 %temp_x = load i3 %x_addr

]]></Node>
<StgValue><ssdm name="temp_x"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
.split:4 %a_load = load i3 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
.split:7 %b_load = load i3 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="4">
<![CDATA[
.split:15 %trunc_ln8 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:16 %or_ln8 = or i3 %trunc_ln8, i3 1

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="3">
<![CDATA[
.split:17 %zext_ln10 = zext i3 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
.split:19 %temp_x_1 = load i3 %x_addr_1

]]></Node>
<StgValue><ssdm name="temp_x_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="3">
<![CDATA[
.split:21 %a_load_1 = load i3 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
.split:24 %b_load_1 = load i3 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:32 %add_ln8 = add i4 %i_1, i4 2

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:33 %store_ln8 = store i4 %add_ln8, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
.split:2 %temp_x = load i3 %x_addr

]]></Node>
<StgValue><ssdm name="temp_x"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
.split:4 %a_load = load i3 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %mul_ln11 = mul i32 %a_load, i32 %temp_x

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
.split:7 %b_load = load i3 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add_ln11 = add i32 %b_load, i32 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
.split:11 %c_load = load i3 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
.split:19 %temp_x_1 = load i3 %x_addr_1

]]></Node>
<StgValue><ssdm name="temp_x_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="3">
<![CDATA[
.split:21 %a_load_1 = load i3 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:22 %mul_ln11_2 = mul i32 %a_load_1, i32 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
.split:24 %b_load_1 = load i3 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:25 %add_ln11_2 = add i32 %b_load_1, i32 %mul_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %c_addr_1 = getelementptr i32 %c, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="3">
<![CDATA[
.split:28 %c_load_1 = load i3 %c_addr_1

]]></Node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul_ln11_1 = mul i32 %temp_x, i32 %add_ln11

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
.split:11 %c_load = load i3 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:12 %add_ln11_1 = add i32 %c_load, i32 %mul_ln11_1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split:14 %store_ln11 = store i32 %add_ln11_1, i3 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:26 %mul_ln11_3 = mul i32 %temp_x_1, i32 %add_ln11_2

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="3">
<![CDATA[
.split:28 %c_load_1 = load i3 %c_addr_1

]]></Node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:29 %add_ln11_3 = add i32 %c_load_1, i32 %mul_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:30 %r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split:31 %store_ln11 = store i32 %add_ln11_3, i3 %r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split:34 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="a" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="b" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="c" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="x" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="i" fromId="82" toId="5">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="84" toId="6">
</dataflow>
<dataflow id="87" from="empty_1" to="spectopmodule_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="90" from="r" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="92" from="empty" to="specinterface_ln0" fromId="91" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="96" toId="7">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="7">
</dataflow>
<dataflow id="100" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="96" toId="7">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="96" toId="7">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="96" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="105" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="106" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="7">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="96" toId="7">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="96" toId="7">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="110" toId="8">
</dataflow>
<dataflow id="112" from="r" to="specbitsmap_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="114" from="a" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="117" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="119" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="124" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="125" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="126" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="127" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="10">
</dataflow>
<dataflow id="132" from="a" to="specmemcore_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="10">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="10">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="140" from="a" to="specbitsmap_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="142" from="b" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="143" from="empty" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="144" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="145" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="147" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="148" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="152" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="153" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="154" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="155" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="159" from="b" to="specmemcore_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="160" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="161" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="13">
</dataflow>
<dataflow id="162" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="13">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="164" from="b" to="specbitsmap_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="166" from="c" to="specinterface_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="167" from="empty" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="168" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="169" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="171" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="172" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="176" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="177" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="178" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="179" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="183" from="c" to="specmemcore_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="184" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="185" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="186" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="110" toId="17">
</dataflow>
<dataflow id="188" from="c" to="specbitsmap_ln0" fromId="80" toId="17">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="18">
</dataflow>
<dataflow id="190" from="x" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="191" from="empty" to="specinterface_ln0" fromId="91" toId="18">
</dataflow>
<dataflow id="192" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="193" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="195" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="196" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="197" from="empty_0" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="200" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="201" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="202" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="203" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="205" from="empty_0" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="19">
</dataflow>
<dataflow id="207" from="x" to="specmemcore_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="208" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="19">
</dataflow>
<dataflow id="209" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="19">
</dataflow>
<dataflow id="210" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="19">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="110" toId="20">
</dataflow>
<dataflow id="212" from="x" to="specbitsmap_ln0" fromId="81" toId="20">
</dataflow>
<dataflow id="214" from="StgValue_213" to="store_ln8" fromId="213" toId="21">
</dataflow>
<dataflow id="215" from="i" to="store_ln8" fromId="5" toId="21">
</dataflow>
<dataflow id="216" from="i" to="i_1" fromId="5" toId="23">
</dataflow>
<dataflow id="217" from="i_1" to="zext_ln8" fromId="23" toId="24">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="218" toId="25">
</dataflow>
<dataflow id="220" from="i_1" to="tmp" fromId="23" toId="25">
</dataflow>
<dataflow id="222" from="StgValue_221" to="tmp" fromId="221" toId="25">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="223" toId="26">
</dataflow>
<dataflow id="226" from="StgValue_225" to="empty" fromId="225" toId="26">
</dataflow>
<dataflow id="227" from="StgValue_225" to="empty" fromId="225" toId="26">
</dataflow>
<dataflow id="228" from="StgValue_225" to="empty" fromId="225" toId="26">
</dataflow>
<dataflow id="229" from="tmp" to="br_ln8" fromId="25" toId="27">
</dataflow>
<dataflow id="230" from="x" to="x_addr" fromId="81" toId="28">
</dataflow>
<dataflow id="232" from="StgValue_231" to="x_addr" fromId="231" toId="28">
</dataflow>
<dataflow id="233" from="zext_ln8" to="x_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="234" from="x_addr" to="temp_x" fromId="28" toId="29">
</dataflow>
<dataflow id="235" from="a" to="a_addr" fromId="78" toId="30">
</dataflow>
<dataflow id="236" from="StgValue_231" to="a_addr" fromId="231" toId="30">
</dataflow>
<dataflow id="237" from="zext_ln8" to="a_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="238" from="a_addr" to="a_load" fromId="30" toId="31">
</dataflow>
<dataflow id="239" from="b" to="b_addr" fromId="79" toId="32">
</dataflow>
<dataflow id="240" from="StgValue_231" to="b_addr" fromId="231" toId="32">
</dataflow>
<dataflow id="241" from="zext_ln8" to="b_addr" fromId="24" toId="32">
</dataflow>
<dataflow id="242" from="b_addr" to="b_load" fromId="32" toId="33">
</dataflow>
<dataflow id="243" from="i_1" to="trunc_ln8" fromId="23" toId="34">
</dataflow>
<dataflow id="244" from="trunc_ln8" to="or_ln8" fromId="34" toId="35">
</dataflow>
<dataflow id="246" from="StgValue_245" to="or_ln8" fromId="245" toId="35">
</dataflow>
<dataflow id="247" from="or_ln8" to="zext_ln10" fromId="35" toId="36">
</dataflow>
<dataflow id="248" from="x" to="x_addr_1" fromId="81" toId="37">
</dataflow>
<dataflow id="249" from="StgValue_231" to="x_addr_1" fromId="231" toId="37">
</dataflow>
<dataflow id="250" from="zext_ln10" to="x_addr_1" fromId="36" toId="37">
</dataflow>
<dataflow id="251" from="x_addr_1" to="temp_x_1" fromId="37" toId="38">
</dataflow>
<dataflow id="252" from="a" to="a_addr_1" fromId="78" toId="39">
</dataflow>
<dataflow id="253" from="StgValue_231" to="a_addr_1" fromId="231" toId="39">
</dataflow>
<dataflow id="254" from="zext_ln10" to="a_addr_1" fromId="36" toId="39">
</dataflow>
<dataflow id="255" from="a_addr_1" to="a_load_1" fromId="39" toId="40">
</dataflow>
<dataflow id="256" from="b" to="b_addr_1" fromId="79" toId="41">
</dataflow>
<dataflow id="257" from="StgValue_231" to="b_addr_1" fromId="231" toId="41">
</dataflow>
<dataflow id="258" from="zext_ln10" to="b_addr_1" fromId="36" toId="41">
</dataflow>
<dataflow id="259" from="b_addr_1" to="b_load_1" fromId="41" toId="42">
</dataflow>
<dataflow id="260" from="i_1" to="add_ln8" fromId="23" toId="43">
</dataflow>
<dataflow id="262" from="StgValue_261" to="add_ln8" fromId="261" toId="43">
</dataflow>
<dataflow id="263" from="add_ln8" to="store_ln8" fromId="43" toId="44">
</dataflow>
<dataflow id="264" from="i" to="store_ln8" fromId="5" toId="44">
</dataflow>
<dataflow id="265" from="x_addr" to="temp_x" fromId="28" toId="46">
</dataflow>
<dataflow id="266" from="a_addr" to="a_load" fromId="30" toId="47">
</dataflow>
<dataflow id="267" from="a_load" to="mul_ln11" fromId="47" toId="48">
</dataflow>
<dataflow id="268" from="temp_x" to="mul_ln11" fromId="46" toId="48">
</dataflow>
<dataflow id="269" from="b_addr" to="b_load" fromId="32" toId="49">
</dataflow>
<dataflow id="270" from="b_load" to="add_ln11" fromId="49" toId="50">
</dataflow>
<dataflow id="271" from="mul_ln11" to="add_ln11" fromId="48" toId="50">
</dataflow>
<dataflow id="272" from="c" to="c_addr" fromId="80" toId="51">
</dataflow>
<dataflow id="273" from="StgValue_231" to="c_addr" fromId="231" toId="51">
</dataflow>
<dataflow id="274" from="zext_ln8" to="c_addr" fromId="24" toId="51">
</dataflow>
<dataflow id="275" from="c_addr" to="c_load" fromId="51" toId="52">
</dataflow>
<dataflow id="276" from="x_addr_1" to="temp_x_1" fromId="37" toId="53">
</dataflow>
<dataflow id="277" from="a_addr_1" to="a_load_1" fromId="39" toId="54">
</dataflow>
<dataflow id="278" from="a_load_1" to="mul_ln11_2" fromId="54" toId="55">
</dataflow>
<dataflow id="279" from="temp_x_1" to="mul_ln11_2" fromId="53" toId="55">
</dataflow>
<dataflow id="280" from="b_addr_1" to="b_load_1" fromId="41" toId="56">
</dataflow>
<dataflow id="281" from="b_load_1" to="add_ln11_2" fromId="56" toId="57">
</dataflow>
<dataflow id="282" from="mul_ln11_2" to="add_ln11_2" fromId="55" toId="57">
</dataflow>
<dataflow id="283" from="c" to="c_addr_1" fromId="80" toId="58">
</dataflow>
<dataflow id="284" from="StgValue_231" to="c_addr_1" fromId="231" toId="58">
</dataflow>
<dataflow id="285" from="zext_ln10" to="c_addr_1" fromId="36" toId="58">
</dataflow>
<dataflow id="286" from="c_addr_1" to="c_load_1" fromId="58" toId="59">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="287" toId="60">
</dataflow>
<dataflow id="290" from="empty_2" to="specloopname_ln8" fromId="289" toId="60">
</dataflow>
<dataflow id="291" from="temp_x" to="mul_ln11_1" fromId="46" toId="61">
</dataflow>
<dataflow id="292" from="add_ln11" to="mul_ln11_1" fromId="50" toId="61">
</dataflow>
<dataflow id="293" from="c_addr" to="c_load" fromId="51" toId="62">
</dataflow>
<dataflow id="294" from="c_load" to="add_ln11_1" fromId="62" toId="63">
</dataflow>
<dataflow id="295" from="mul_ln11_1" to="add_ln11_1" fromId="61" toId="63">
</dataflow>
<dataflow id="296" from="r" to="r_addr" fromId="77" toId="64">
</dataflow>
<dataflow id="297" from="StgValue_231" to="r_addr" fromId="231" toId="64">
</dataflow>
<dataflow id="298" from="zext_ln8" to="r_addr" fromId="24" toId="64">
</dataflow>
<dataflow id="299" from="add_ln11_1" to="store_ln11" fromId="63" toId="65">
</dataflow>
<dataflow id="300" from="r_addr" to="store_ln11" fromId="64" toId="65">
</dataflow>
<dataflow id="301" from="temp_x_1" to="mul_ln11_3" fromId="53" toId="66">
</dataflow>
<dataflow id="302" from="add_ln11_2" to="mul_ln11_3" fromId="57" toId="66">
</dataflow>
<dataflow id="303" from="c_addr_1" to="c_load_1" fromId="58" toId="67">
</dataflow>
<dataflow id="304" from="c_load_1" to="add_ln11_3" fromId="67" toId="68">
</dataflow>
<dataflow id="305" from="mul_ln11_3" to="add_ln11_3" fromId="66" toId="68">
</dataflow>
<dataflow id="306" from="r" to="r_addr_1" fromId="77" toId="69">
</dataflow>
<dataflow id="307" from="StgValue_231" to="r_addr_1" fromId="231" toId="69">
</dataflow>
<dataflow id="308" from="zext_ln10" to="r_addr_1" fromId="36" toId="69">
</dataflow>
<dataflow id="309" from="add_ln11_3" to="store_ln11" fromId="68" toId="70">
</dataflow>
<dataflow id="310" from="r_addr_1" to="store_ln11" fromId="69" toId="70">
</dataflow>
<dataflow id="311" from="tmp" to="StgValue_2" fromId="25" toId="2">
</dataflow>
</dataflows>


</stg>
