  [
    (hModule avg_0)
    [
      (hPortin clk)
      [
        (hType sc_in)
        (hType _Bool)
      ]
      (hPortin i_data)
      [
        (hType sc_in)
        (hType sc_bv)
        (hType 8)
      ]
      (hPortout o_data)
      [
        (hType sc_out)
        (hType sc_bv)
        (hType 8)
      ]
      (hSigdecl sum2)
      [
        (hType sc_signal)
        (hType sc_bv)
        (hType 8)
      ]
      (hSigdecl sum3)
      [
        (hType sc_signal)
        (hType sc_bv)
        (hType 8)
      ]
      (hSigdecl tap0)
      [
        (hType sc_signal)
        (hType sc_bv)
        (hType 8)
      ]
      (hSigdecl tap1)
      [
        (hType sc_signal)
        (hType sc_bv)
        (hType 8)
      ]
      (hSigdecl tap2)
      [
        (hType sc_signal)
        (hType sc_bv)
        (hType 8)
      ]
      (hSigdecl tap3)
      [
        (hType sc_signal)
        (hType sc_bv)
        (hType 8)
      ]
    ]
    [
      [
        (hProcess first_function)
        [
          (hCStmt )
          [
            (hSigAssignL write)
            (hLiteral tap0)
            [
              (hSigAssignR read)
              (hLiteral i_data)
            ]
          ]
        ]
      ]
      [
        (hProcess second_function)
        [
          (hCStmt )
          [
            (hSigAssignL write)
            (hLiteral tap1)
            [
              (hSigAssignR read)
              (hLiteral tap0)
            ]
          ]
          [
            (hSigAssignL write)
            (hLiteral tap2)
            [
              (hSigAssignR read)
              (hLiteral tap1)
            ]
          ]
          [
            (hSigAssignL write)
            (hLiteral tap3)
            [
              (hSigAssignR read)
              (hLiteral tap2)
            ]
          ]
        ]
      ]
      [
        (hProcess third_function)
        [
          (hCStmt )
          [
            (hBinop =)
            (hLiteral coef1)
            (hLiteral 2)
          ]
          [
            (hBinop =)
            (hLiteral coef2)
            (hLiteral 2)
          ]
          [
            (hBinop =)
            (hLiteral coef3)
            (hLiteral 2)
          ]
          [
            [
              (hVardecl tmpTap1)
              [
                (hType sc_bv)
                (hType 8)
              ]
              [
                (hSigAssignR read)
                (hLiteral tap1)
              ]
            ]
          ]
          [
            [
              (hVardecl tmpTap2)
              [
                (hType sc_bv)
                (hType 8)
              ]
              [
                (hSigAssignR read)
                (hLiteral tap2)
              ]
            ]
          ]
          [
            [
              (hVardecl tmpTap3)
              [
                (hType sc_bv)
                (hType 8)
              ]
              [
                (hSigAssignR read)
                (hLiteral tap3)
              ]
            ]
          ]
          [
            (hBinop =)
            (hLiteral prod1)
            [
              (hBinop *)
              [
                (hLiteral to_int)
                (hVardecl tmpTap1)
              ]
              (hLiteral coef1)
            ]
          ]
          [
            (hBinop =)
            (hLiteral prod2)
            [
              (hBinop *)
              [
                (hLiteral to_int)
                (hVardecl tmpTap2)
              ]
              (hLiteral coef2)
            ]
          ]
          [
            (hBinop =)
            (hLiteral prod3)
            [
              (hBinop *)
              [
                (hLiteral to_int)
                (hVardecl tmpTap3)
              ]
              (hLiteral coef3)
            ]
          ]
          [
            [
              (hVardecl result2)
              [
                (hType int)
              ]
              [
                (hBinop +)
                (hLiteral prod1)
                (hLiteral prod2)
              ]
            ]
          ]
          [
            [
              (hVardecl result3)
              [
                (hType int)
              ]
              [
                (hBinop +)
                [
                  (hBinop +)
                  (hLiteral prod1)
                  (hLiteral prod2)
                ]
                (hLiteral prod3)
              ]
            ]
          ]
          [
            (hSigAssignL write)
            (hLiteral sum2)
            (hVardecl result2)
          ]
          [
            (hSigAssignL write)
            (hLiteral sum3)
            (hVardecl result3)
          ]
          [
            (hBinop =)
            (hLiteral o_data)
            [
              (hSigAssignR read)
              (hLiteral sum3)
            ]
          ]
        ]
      ]
    ]
  ]
  [
    (hModule driver_0)
    [
      (hPortout filter_clk)
      [
        (hType sc_out)
        (hType _Bool)
      ]
      (hPortout filter_clk1)
      [
        (hType sc_out)
        (hType _Bool)
      ]
      (hPortout filter_clk2)
      [
        (hType sc_out)
        (hType _Bool)
      ]
      (hPortout filter_clk3)
      [
        (hType sc_out)
        (hType _Bool)
      ]
      (hPortout filter_input)
      [
        (hType sc_out)
        (hType sc_bv)
        (hType 8)
      ]
    ]
    [
      [
        (hProcess filter_clk_driver)
        [
          (hCStmt )
          [
            (hBinop =)
            (hLiteral filter_clk1)
            [
              (hBinop ^)
              [
                (hLiteral operator const bool &)
                (hLiteral filter_clk2)
              ]
              [
                (hLiteral operator const bool &)
                (hLiteral filter_clk3)
              ]
            ]
          ]
          [
            (hBinop =)
            (hLiteral filter_clk)
            [
              (hUnop !)
              [
                (hLiteral operator const bool &)
                (hLiteral filter_clk1)
              ]
            ]
          ]
          [
            (hLiteral next_trigger)
            (hLiteral 4)
            (hVardecl SC_NS)
          ]
        ]
      ]
    ]
  ]
  [
    (hModule monitor_0)
    [
      (hPortin filter_input)
      [
        (hType sc_in)
        (hType sc_bv)
        (hType 8)
      ]
      (hPortin filter_output)
      [
        (hType sc_in)
        (hType sc_bv)
        (hType 8)
      ]
    ]
    [
      [
        (hProcess prc_monitor)
        [
          (hCStmt )
        ]
      ]
    ]
  ]
