Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Tue Jan 17 17:57:07 2023
| Host              : qce-alveo01.ewi.tudelft.nl running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.390        0.000                      0                64817        0.010        0.000                      0                64817        3.500        0.000                       0                 21287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.390        0.000                      0                64721        0.010        0.000                      0                64721        3.500        0.000                       0                 21287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.437        0.000                      0                   96        0.260        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.298ns (5.934%)  route 4.724ns (94.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 12.547 - 10.000 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.387ns (routing 1.045ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.955ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.387     2.654    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y145         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.767 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=75, routed)          4.165     6.932    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y58         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     7.117 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1/O
                         net (fo=1, routed)           0.559     7.676    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1_n_0
    RAMB36_X0Y11         RAMB36E2                                     r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.331    12.547    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y11         RAMB36E2                                     r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.141    12.688    
                         clock uncertainty           -0.160    12.528    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    12.066    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.328ns (43.940%)  route 2.970ns (56.060%))
  Logic Levels:           13  (CARRY8=9 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 12.392 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.955ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.851 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1_n_0
    SLICE_X22Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.042 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[60]_i_1/O[5]
                         net (fo=1, routed)           0.033     8.075    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[36]
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.176    12.392    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]/C
                         clock pessimism              0.195    12.587    
                         clock uncertainty           -0.160    12.427    
    SLICE_X22Y102        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.471    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.286ns (43.500%)  route 2.969ns (56.500%))
  Logic Levels:           13  (CARRY8=9 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 12.392 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.955ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.851 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1_n_0
    SLICE_X22Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     8.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[60]_i_1/O[4]
                         net (fo=1, routed)           0.032     8.032    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[35]
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.176    12.392    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[59]/C
                         clock pessimism              0.195    12.587    
                         clock uncertainty           -0.160    12.427    
    SLICE_X22Y102        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.471    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[59]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.281ns (43.429%)  route 2.971ns (56.570%))
  Logic Levels:           13  (CARRY8=9 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 12.389 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.955ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.851 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1_n_0
    SLICE_X22Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     7.995 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.034     8.029    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[34]
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.173    12.389    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[58]/C
                         clock pessimism              0.195    12.584    
                         clock uncertainty           -0.160    12.424    
    SLICE_X22Y102        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.468    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[58]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.273ns (43.351%)  route 2.970ns (56.649%))
  Logic Levels:           13  (CARRY8=9 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 12.389 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.955ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.851 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1_n_0
    SLICE_X22Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     7.987 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.033     8.020    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[32]
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.173    12.389    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[56]/C
                         clock pessimism              0.195    12.584    
                         clock uncertainty           -0.160    12.424    
    SLICE_X22Y102        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.468    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[56]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.260ns (43.202%)  route 2.971ns (56.798%))
  Logic Levels:           13  (CARRY8=9 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 12.389 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.955ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.851 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1_n_0
    SLICE_X22Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.974 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.034     8.008    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[33]
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.173    12.389    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[57]/C
                         clock pessimism              0.195    12.584    
                         clock uncertainty           -0.160    12.424    
    SLICE_X22Y102        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.468    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[57]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.273ns (43.593%)  route 2.941ns (56.407%))
  Logic Levels:           12  (CARRY8=8 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.955ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     7.957 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/O[7]
                         net (fo=1, routed)           0.034     7.991    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[30]
    SLICE_X22Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.169    12.385    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[54]/C
                         clock pessimism              0.195    12.580    
                         clock uncertainty           -0.160    12.420    
    SLICE_X22Y101        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.464    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[54]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.245ns (43.056%)  route 2.969ns (56.944%))
  Logic Levels:           13  (CARRY8=9 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 12.389 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.955ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.851 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1_n_0
    SLICE_X22Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.959 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.032     7.991    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[31]
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.173    12.389    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[55]/C
                         clock pessimism              0.195    12.584    
                         clock uncertainty           -0.160    12.424    
    SLICE_X22Y102        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.468    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[55]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 2.263ns (43.493%)  route 2.940ns (56.507%))
  Logic Levels:           12  (CARRY8=8 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.955ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.947 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/O[5]
                         net (fo=1, routed)           0.033     7.980    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[28]
    SLICE_X22Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.169    12.385    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[52]/C
                         clock pessimism              0.195    12.580    
                         clock uncertainty           -0.160    12.420    
    SLICE_X22Y101        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.464    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[52]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.259ns (43.441%)  route 2.941ns (56.559%))
  Logic Levels:           12  (CARRY8=8 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.045ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.955ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.510     2.777    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X23Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.890 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/rep_fu_70_reg[1]/Q
                         net (fo=9, routed)           1.736     4.626    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/out[1]
    SLICE_X21Y99         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.708 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7/O
                         net (fo=1, routed)           0.022     4.730    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_i_7_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.997 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry/CO[7]
                         net (fo=1, routed)           0.030     5.027    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.188 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0/O[5]
                         net (fo=2, routed)           0.243     5.431    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout_carry__0_n_10
    SLICE_X20Y101        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.568 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7/O
                         net (fo=1, routed)           0.022     5.590    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_i_7_n_0
    SLICE_X20Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     5.876 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0/O[4]
                         net (fo=1, routed)           0.343     6.219    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__72_carry__0_n_11
    SLICE_X20Y98         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     6.407 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7/O
                         net (fo=1, routed)           0.022     6.429    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_i_7_n_0
    SLICE_X20Y98         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     6.696 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.726    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__0_n_0
    SLICE_X20Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.832 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/mul_32s_16ns_32_1_1_U7/dout__133_carry__1/O[1]
                         net (fo=2, routed)           0.385     7.217    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/O[0]
    SLICE_X22Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     7.369 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242[38]_i_2/O
                         net (fo=1, routed)           0.014     7.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_0[0]
    SLICE_X22Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.661 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.691    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[38]_i_1_n_0
    SLICE_X22Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.756 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.786    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[46]_i_1_n_0
    SLICE_X22Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.943 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/control_s_axi_U/trunc_ln1_reg_242_reg[54]_i_1/O[6]
                         net (fo=1, routed)           0.034     7.977    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[60]_0[29]
    SLICE_X22Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.169    12.385    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/ap_clk
    SLICE_X22Y101        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[53]/C
                         clock pessimism              0.195    12.580    
                         clock uncertainty           -0.160    12.420    
    SLICE_X22Y101        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.464    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/Mem2Stream_Batch_64u_150528u_U0/trunc_ln1_reg_242_reg[53]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.123ns (routing 0.955ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.045ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123     2.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y118         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.451 r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.123     2.574    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X5Y118         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.388     2.655    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y118         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -0.192     2.463    
    SLICE_X5Y118         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.565    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.111ns (43.821%)  route 0.142ns (56.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      2.230ns (routing 0.955ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.045ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.230     2.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X20Y187        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.557 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[39]/Q
                         net (fo=2, routed)           0.142     2.699    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/weights_V_TDATA[15]
    SLICE_X19Y187        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.509     2.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X19Y187        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[39]/C
                         clock pessimism             -0.187     2.588    
    SLICE_X19Y187        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.689    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.142%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.144ns (routing 0.955ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.392ns (routing 1.045ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.144     2.360    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.472 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[30]/Q
                         net (fo=2, routed)           0.107     2.579    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]_0[27]
    SLICE_X12Y105        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.392     2.659    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X12Y105        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]/C
                         clock pessimism             -0.192     2.467    
    SLICE_X12Y105        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.569    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[298]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[298]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.124%)  route 0.111ns (49.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.168ns (routing 0.955ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.045ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.168     2.384    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X2Y207         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[298]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y207         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.496 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[298]/Q
                         net (fo=2, routed)           0.111     2.608    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/weights_V_TDATA[250]
    SLICE_X4Y206         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[298]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.415     2.682    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X4Y206         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[298]/C
                         clock pessimism             -0.188     2.494    
    SLICE_X4Y206         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.597    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[298]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.683%)  route 0.113ns (50.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.166ns (routing 0.955ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.045ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.166     2.382    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X5Y228         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y228         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.494 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[176]/Q
                         net (fo=2, routed)           0.113     2.607    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/weights_V_TDATA[152]
    SLICE_X7Y228         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.415     2.682    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X7Y228         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[176]/C
                         clock pessimism             -0.188     2.494    
    SLICE_X7Y228         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.597    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[176]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.902%)  route 0.132ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.219ns (routing 0.955ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.045ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.219     2.435    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/ap_clk
    SLICE_X16Y185        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y185        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.547 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[55]/Q
                         net (fo=2, routed)           0.132     2.679    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[55]
    SLICE_X14Y186        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.486     2.753    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X14Y186        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[55]/C
                         clock pessimism             -0.188     2.565    
    SLICE_X14Y186        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.668    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.115ns (45.276%)  route 0.139ns (54.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      2.202ns (routing 0.955ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.045ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.202     2.418    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/ap_clk
    SLICE_X8Y180         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.533 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_reg[1]/Q
                         net (fo=1, routed)           0.139     2.672    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767[1]
    SLICE_X8Y177         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.439     2.706    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/ap_clk
    SLICE_X8Y177         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[1]/C
                         clock pessimism             -0.147     2.559    
    SLICE_X8Y177         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.114ns (51.212%)  route 0.109ns (48.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.144ns (routing 0.955ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.045ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.144     2.360    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     2.474 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[28]/Q
                         net (fo=2, routed)           0.109     2.583    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]_0[25]
    SLICE_X12Y105        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.394     2.661    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X12Y105        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/C
                         clock pessimism             -0.192     2.469    
    SLICE_X12Y105        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.571    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.111ns (53.623%)  route 0.096ns (46.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.238ns (routing 0.955ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.045ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.238     2.454    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X17Y196        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y196        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.565 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[95]/Q
                         net (fo=1, routed)           0.096     2.661    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[95]
    SLICE_X16Y196        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.466     2.733    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X16Y196        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[95]/C
                         clock pessimism             -0.188     2.546    
    SLICE_X16Y196        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.649    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[95]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.803%)  route 0.127ns (53.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.199ns (routing 0.955ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.462ns (routing 1.045ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.199     2.415    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/ap_clk
    SLICE_X11Y200        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.527 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[88]/Q
                         net (fo=2, routed)           0.127     2.655    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[88]
    SLICE_X12Y200        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.462     2.729    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y200        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[88]/C
                         clock pessimism             -0.188     2.542    
    SLICE_X12Y200        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.643    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y42   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y11   top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y11   top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15   top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15   top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y42   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X20Y134  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.304ns (24.827%)  route 0.920ns (75.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 12.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.045ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.415     2.682    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.800 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.235     3.035    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y131         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     3.221 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.685     3.907    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y129         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.186    12.402    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y129         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.195    12.597    
                         clock uncertainty           -0.160    12.437    
    SLICE_X3Y129         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.093    12.344    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  8.437    

Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.304ns (24.827%)  route 0.920ns (75.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 12.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.045ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.415     2.682    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.800 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.235     3.035    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y131         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     3.221 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.685     3.907    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y129         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.186    12.402    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y129         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.195    12.597    
                         clock uncertainty           -0.160    12.437    
    SLICE_X3Y129         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    12.344    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  8.437    

Slack (MET) :             8.440ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.304ns (24.827%)  route 0.920ns (75.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.045ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.955ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.415     2.682    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.800 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.235     3.035    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y131         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     3.221 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.685     3.907    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y129         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.189    12.405    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y129         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.195    12.600    
                         clock uncertainty           -0.160    12.440    
    SLICE_X3Y129         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    12.347    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  8.440    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.346ns (34.791%)  route 0.649ns (65.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.444     3.679    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y117         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123    12.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y117         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.141    12.480    
                         clock uncertainty           -0.160    12.320    
    SLICE_X4Y117         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.227    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.346ns (34.791%)  route 0.649ns (65.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.444     3.679    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y117         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123    12.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y117         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.141    12.480    
                         clock uncertainty           -0.160    12.320    
    SLICE_X4Y117         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.093    12.227    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.346ns (34.791%)  route 0.649ns (65.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.444     3.679    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y117         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123    12.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y117         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.141    12.480    
                         clock uncertainty           -0.160    12.320    
    SLICE_X4Y117         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    12.227    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.346ns (34.791%)  route 0.649ns (65.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.444     3.679    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y117         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123    12.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y117         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.141    12.480    
                         clock uncertainty           -0.160    12.320    
    SLICE_X4Y117         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.227    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.346ns (34.791%)  route 0.649ns (65.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.444     3.679    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y117         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123    12.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y117         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.141    12.480    
                         clock uncertainty           -0.160    12.320    
    SLICE_X4Y117         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.227    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.346ns (34.896%)  route 0.646ns (65.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.441     3.676    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y117         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.123    12.339    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y117         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.141    12.480    
                         clock uncertainty           -0.160    12.320    
    SLICE_X4Y117         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.227    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.346ns (34.776%)  route 0.649ns (65.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.045ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.955ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.417     2.684    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.802 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.205     3.007    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     3.235 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.444     3.679    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y117         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.129    12.345    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y117         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.141    12.486    
                         clock uncertainty           -0.160    12.326    
    SLICE_X5Y117         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093    12.233    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.290%)  route 0.184ns (63.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.754    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.441     1.628    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.116     1.512    
    SLICE_X4Y120         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.494    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.290%)  route 0.184ns (63.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.754    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.441     1.628    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.116     1.512    
    SLICE_X4Y120         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.494    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.290%)  route 0.184ns (63.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.754    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.441     1.628    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.116     1.512    
    SLICE_X4Y120         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.494    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.290%)  route 0.184ns (63.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.754    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.441     1.628    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.116     1.512    
    SLICE_X4Y120         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.494    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.290%)  route 0.184ns (63.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.754    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.441     1.628    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.116     1.512    
    SLICE_X4Y120         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.494    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.290%)  route 0.184ns (63.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     1.754    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.441     1.628    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.116     1.512    
    SLICE_X4Y120         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.494    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.105ns (36.415%)  route 0.183ns (63.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.753    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.440     1.627    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.116     1.511    
    SLICE_X4Y120         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.493    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.105ns (36.415%)  route 0.183ns (63.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.753    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.440     1.627    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.116     1.511    
    SLICE_X4Y120         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     1.493    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.105ns (36.415%)  route 0.183ns (63.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.753    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.440     1.627    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.116     1.511    
    SLICE_X4Y120         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     1.493    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.105ns (36.415%)  route 0.183ns (63.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.314ns (routing 0.572ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.314     1.465    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y120         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.549 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.081     1.629    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y120         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     1.650 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.753    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.440     1.627    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.116     1.511    
    SLICE_X4Y120         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     1.493    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.260    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.610ns  (logic 0.228ns (14.161%)  route 1.382ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.152ns (routing 0.955ns, distribution 1.197ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.145     1.145    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y159         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.373 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237     1.610    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y159         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.152     2.368    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y159         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.106ns (16.588%)  route 0.533ns (83.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.623ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.467     0.467    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y159         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.573 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.066     0.639    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y159         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.425     1.612    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y159         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.265ns (5.702%)  route 4.383ns (94.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.387ns (routing 1.045ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.955ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.387     2.654    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y145         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.767 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=75, routed)          4.159     6.926    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y45          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     7.078 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.224     7.302    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X5Y45          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.138     2.354    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X5Y45          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 0.158ns (4.670%)  route 3.225ns (95.330%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.384     2.651    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y149         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.765 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.457     4.222    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.266 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2401, routed)        1.768     6.034    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y115         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.135     2.351    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y115         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 0.158ns (4.670%)  route 3.225ns (95.330%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.384     2.651    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y149         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.765 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.457     4.222    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.266 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2401, routed)        1.768     6.034    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y115         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.135     2.351    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y115         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.236ns  (logic 0.158ns (4.883%)  route 3.078ns (95.117%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.955ns, distribution 1.222ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.384     2.651    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y149         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.765 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.457     4.222    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.266 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2401, routed)        1.621     5.887    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.177     2.393    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.236ns  (logic 0.158ns (4.883%)  route 3.078ns (95.117%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.955ns, distribution 1.222ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.384     2.651    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y149         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.765 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.457     4.222    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.266 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2401, routed)        1.621     5.887    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.177     2.393    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 0.158ns (4.884%)  route 3.077ns (95.116%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.955ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.384     2.651    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y149         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.765 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.457     4.222    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.266 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2401, routed)        1.620     5.886    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y131         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.174     2.390    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 0.158ns (4.884%)  route 3.077ns (95.116%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.955ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.384     2.651    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y149         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.765 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.457     4.222    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.266 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2401, routed)        1.620     5.886    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y131         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.174     2.390    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.266ns (11.018%)  route 2.148ns (88.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.387ns (routing 1.045ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.955ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.387     2.654    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y145         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.767 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=75, routed)          1.939     4.706    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y108        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     4.859 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.209     5.068    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y108        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.265     2.481    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y108        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.113ns (4.617%)  route 2.334ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.045ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.955ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.336     2.603    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.716 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.334     5.050    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y65          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.149     2.365    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y65          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.113ns (4.617%)  route 2.334ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.336ns (routing 1.045ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.955ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.336     2.603    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.716 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.334     5.050    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y65          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.149     2.365    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y65          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.084ns (37.990%)  route 0.137ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.623ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.137     1.656    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y45          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.416     1.603    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y45          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.084ns (37.990%)  route 0.137ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.623ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.137     1.656    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y45          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.416     1.603    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y45          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.084ns (37.990%)  route 0.137ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.623ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.137     1.656    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y45          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.416     1.603    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y45          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.084ns (28.495%)  route 0.211ns (71.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.623ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.211     1.730    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y49          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.405     1.592    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y49          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.084ns (28.495%)  route 0.211ns (71.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.623ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.211     1.730    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y49          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.405     1.592    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y49          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.084ns (28.495%)  route 0.211ns (71.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.623ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.211     1.730    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y49          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.405     1.592    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y49          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.084ns (28.399%)  route 0.212ns (71.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.212     1.731    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y49          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.407     1.594    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y49          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.084ns (28.399%)  route 0.212ns (71.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.212     1.731    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y49          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.407     1.594    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y49          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.084ns (28.399%)  route 0.212ns (71.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.212     1.731    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y49          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.407     1.594    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y49          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.084ns (25.553%)  route 0.245ns (74.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.623ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.284     1.435    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y41          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.519 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.245     1.764    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y50          FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.405     1.592    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y50          FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.754ns (54.036%)  route 1.492ns (45.964%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.288ns (routing 0.955ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<12>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<12>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           1.492     3.246    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_34
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.288     2.504    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[12]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 1.754ns (57.584%)  route 1.292ns (42.416%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.288ns (routing 0.955ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           1.292     3.046    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_31
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.288     2.504    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.530ns  (logic 1.746ns (69.012%)  route 0.784ns (30.988%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.112ns (routing 0.955ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X0Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X0Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.699     0.813 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.813    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.065     0.878 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.878    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.600 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.600    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     1.746 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.784     2.530    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6_n_48
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.112     2.328    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/ap_clk
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[0]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.412ns  (logic 1.754ns (72.720%)  route 0.658ns (27.280%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.288ns (routing 0.955ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.658     2.412    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_37
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.288     2.504    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 1.754ns (73.144%)  route 0.644ns (26.856%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X0Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X0Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<16>
    DSP48E2_X0Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<16>
    DSP48E2_X0Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<16>
    DSP48E2_X0Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.644     2.398    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6_n_32
    SLICE_X2Y99          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.120     2.336    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/ap_clk
    SLICE_X2Y99          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[16]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 1.754ns (74.543%)  route 0.599ns (25.457%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X0Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X0Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X0Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X0Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X0Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.599     2.353    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6_n_39
    SLICE_X2Y99          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.120     2.336    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/ap_clk
    SLICE_X2Y99          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[9]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[1]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.331ns  (logic 1.754ns (75.247%)  route 0.577ns (24.753%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.112ns (routing 0.955ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[1])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<1>
    DSP48E2_X0Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<1>
    DSP48E2_X0Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.577     2.331    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6_n_47
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.112     2.328    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/ap_clk
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[1]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 1.754ns (75.701%)  route 0.563ns (24.299%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.288ns (routing 0.955ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[3])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<3>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<3>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<3>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.563     2.317    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_43
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.288     2.504    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.294ns  (logic 1.754ns (76.460%)  route 0.540ns (23.540%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.112ns (routing 0.955ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X0Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X0Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.540     2.294    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6_n_35
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.112     2.328    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/ap_clk
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[13]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[2]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.277ns  (logic 1.754ns (77.031%)  route 0.523ns (22.969%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.281ns (routing 0.955ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[2])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<2>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<2>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<2>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.523     2.277    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_44
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       2.281     2.497    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.269ns (77.971%)  route 0.076ns (22.029%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.500ns (routing 0.623ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[8])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.076     0.345    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_38
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.500     1.687    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.269ns (77.971%)  route 0.076ns (22.029%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.500ns (routing 0.623ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[5])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<5>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<5>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<5>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.076     0.345    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_41
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.500     1.687    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.269ns (77.746%)  route 0.077ns (22.254%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.623ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.077     0.346    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_33
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.505     1.692    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[13]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.269ns (75.989%)  route 0.085ns (24.011%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.623ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<14>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<14>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<14>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.085     0.354    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_32
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.505     1.692    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.269ns (75.562%)  route 0.087ns (24.438%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.500ns (routing 0.623ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[7])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<7>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<7>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.087     0.356    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_39
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.500     1.687    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[9]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.269ns (75.350%)  route 0.088ns (24.650%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.623ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[10])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.088     0.357    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_36
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.505     1.692    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.269ns (74.722%)  route 0.091ns (25.278%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.500ns (routing 0.623ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.091     0.360    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_42
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.500     1.687    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[4]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.269ns (74.105%)  route 0.094ns (25.895%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.388ns (routing 0.623ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X0Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.021     0.021 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.021    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X0Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.074     0.095 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.095    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<4>
    DSP48E2_X0Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.014     0.109 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.109    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<4>
    DSP48E2_X0Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.127     0.236 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.236    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.033     0.269 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.094     0.363    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/mul_32s_20ns_32_1_1_U6_n_44
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.388     1.575    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/ap_clk
    SLICE_X3Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_394272u_U0/totalIters_reg_78_reg[4]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.273ns (75.207%)  route 0.090ns (24.793%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.502ns (routing 0.623ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.082     0.103 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.103    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.013     0.116 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.116    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.124     0.240 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.240    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.033     0.273 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.090     0.363    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_46
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.502     1.689    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y110        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.269ns (72.507%)  route 0.102ns (27.493%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.623ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y44        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<11>
    DSP48E2_X6Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<11>
    DSP48E2_X6Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<11>
    DSP48E2_X6Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.102     0.371    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_35
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=21517, routed)       1.505     1.692    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X24Y111        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/C





