{
  "module_name": "reg.h",
  "hash_id": "4e4c6edc680a00a9225fe7c734a63222805ba1bd420cfa62bb9977b410bba350",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath5k/reg.h",
  "human_readable_source": " \n\n \n\n#include \"../reg.h\"\n\n \n\n \n#define AR5K_NOQCU_TXDP0\t0x0000\t\t \n#define AR5K_NOQCU_TXDP1\t0x0004\t\t \n\n \n#define\tAR5K_CR\t\t0x0008\t\t\t \n#define AR5K_CR_TXE0\t0x00000001\t \n#define AR5K_CR_TXE1\t0x00000002\t \n#define\tAR5K_CR_RXE\t0x00000004\t \n#define AR5K_CR_TXD0\t0x00000008\t \n#define AR5K_CR_TXD1\t0x00000010\t \n#define\tAR5K_CR_RXD\t0x00000020\t \n#define\tAR5K_CR_SWI\t0x00000040\t \n\n \n#define\tAR5K_RXDP\t0x000c\n\n \n#define\tAR5K_CFG\t\t0x0014\t\t\t \n#define\tAR5K_CFG_SWTD\t\t0x00000001\t \n#define\tAR5K_CFG_SWTB\t\t0x00000002\t \n#define\tAR5K_CFG_SWRD\t\t0x00000004\t \n#define\tAR5K_CFG_SWRB\t\t0x00000008\t \n#define\tAR5K_CFG_SWRG\t\t0x00000010\t \n#define AR5K_CFG_IBSS\t\t0x00000020\t \n#define AR5K_CFG_PHY_OK\t\t0x00000100\t \n#define AR5K_CFG_EEBS\t\t0x00000200\t \n#define\tAR5K_CFG_CLKGD\t\t0x00000400\t \n#define AR5K_CFG_TXCNT\t\t0x00007800\t \n#define AR5K_CFG_TXCNT_S\t11\n#define AR5K_CFG_TXFSTAT\t0x00008000\t \n#define AR5K_CFG_TXFSTRT\t0x00010000\t \n#define\tAR5K_CFG_PCI_THRES\t0x00060000\t \n#define\tAR5K_CFG_PCI_THRES_S\t17\n\n \n#define AR5K_IER\t\t0x0024\t\t \n#define AR5K_IER_DISABLE\t0x00000000\t \n#define AR5K_IER_ENABLE\t\t0x00000001\t \n\n\n \n\n \n#define AR5K_BCR\t\t0x0028\t\t \n#define AR5K_BCR_AP\t\t0x00000000\t \n#define AR5K_BCR_ADHOC\t\t0x00000001\t \n#define AR5K_BCR_BDMAE\t\t0x00000002\t \n#define AR5K_BCR_TQ1FV\t\t0x00000004\t \n#define AR5K_BCR_TQ1V\t\t0x00000008\t \n#define AR5K_BCR_BCGET\t\t0x00000010\n\n \n#define AR5K_RTSD0\t\t0x0028\t\t \n#define\tAR5K_RTSD0_6\t\t0x000000ff\t \n#define\tAR5K_RTSD0_6_S\t\t0\t\t \n#define\tAR5K_RTSD0_9\t\t0x0000ff00\t \n#define\tAR5K_RTSD0_9_S\t\t8\n#define\tAR5K_RTSD0_12\t\t0x00ff0000\t \n#define\tAR5K_RTSD0_12_S\t\t16\n#define\tAR5K_RTSD0_18\t\t0xff000000\t \n#define\tAR5K_RTSD0_18_S\t\t24\n\n\n \n\n \n#define AR5K_BSR\t\t0x002c\t\t\t \n#define AR5K_BSR_BDLYSW\t\t0x00000001\t \n#define AR5K_BSR_BDLYDMA\t0x00000002\t \n#define AR5K_BSR_TXQ1F\t\t0x00000004\t \n#define AR5K_BSR_ATIMDLY\t0x00000008\t \n#define AR5K_BSR_SNPADHOC\t0x00000100\t \n#define AR5K_BSR_SNPBDMAE\t0x00000200\t \n#define AR5K_BSR_SNPTQ1FV\t0x00000400\t \n#define AR5K_BSR_SNPTQ1V\t0x00000800\t \n#define AR5K_BSR_SNAPSHOTSVALID\t0x00001000\t \n#define AR5K_BSR_SWBA_CNT\t0x00ff0000\n\n \n#define AR5K_RTSD1\t\t0x002c\t\t\t \n#define\tAR5K_RTSD1_24\t\t0x000000ff\t \n#define\tAR5K_RTSD1_24_S\t\t0\n#define\tAR5K_RTSD1_36\t\t0x0000ff00\t \n#define\tAR5K_RTSD1_36_S\t\t8\n#define\tAR5K_RTSD1_48\t\t0x00ff0000\t \n#define\tAR5K_RTSD1_48_S\t\t16\n#define\tAR5K_RTSD1_54\t\t0xff000000\t \n#define\tAR5K_RTSD1_54_S\t\t24\n\n\n \n#define AR5K_TXCFG\t\t\t0x0030\t\t\t \n#define AR5K_TXCFG_SDMAMR\t\t0x00000007\t \n#define AR5K_TXCFG_SDMAMR_S\t\t0\n#define AR5K_TXCFG_B_MODE\t\t0x00000008\t \n#define AR5K_TXCFG_TXFSTP\t\t0x00000008\t \n#define AR5K_TXCFG_TXFULL\t\t0x000003f0\t \n#define AR5K_TXCFG_TXFULL_S\t\t4\n#define AR5K_TXCFG_TXFULL_0B\t\t0x00000000\n#define AR5K_TXCFG_TXFULL_64B\t\t0x00000010\n#define AR5K_TXCFG_TXFULL_128B\t\t0x00000020\n#define AR5K_TXCFG_TXFULL_192B\t\t0x00000030\n#define AR5K_TXCFG_TXFULL_256B\t\t0x00000040\n#define AR5K_TXCFG_TXCONT_EN\t\t0x00000080\n#define AR5K_TXCFG_DMASIZE\t\t0x00000100\t \n#define AR5K_TXCFG_JUMBO_DESC_EN\t0x00000400\t \n#define AR5K_TXCFG_ADHOC_BCN_ATIM\t0x00000800\t \n#define AR5K_TXCFG_ATIM_WINDOW_DEF_DIS\t0x00001000\t \n#define AR5K_TXCFG_RTSRND\t\t0x00001000\t \n#define AR5K_TXCFG_FRMPAD_DIS\t\t0x00002000\t \n#define AR5K_TXCFG_RDY_CBR_DIS\t\t0x00004000\t \n#define AR5K_TXCFG_JUMBO_FRM_MODE\t0x00008000\t \n#define\tAR5K_TXCFG_DCU_DBL_BUF_DIS\t0x00008000\t \n#define AR5K_TXCFG_DCU_CACHING_DIS\t0x00010000\t \n\n \n#define AR5K_RXCFG\t\t0x0034\t\t\t \n#define AR5K_RXCFG_SDMAMW\t0x00000007\t \n#define AR5K_RXCFG_SDMAMW_S\t0\n#define AR5K_RXCFG_ZLFDMA\t0x00000008\t \n#define\tAR5K_RXCFG_DEF_ANTENNA\t0x00000010\t \n#define AR5K_RXCFG_JUMBO_RXE\t0x00000020\t \n#define AR5K_RXCFG_JUMBO_WRAP\t0x00000040\t \n#define AR5K_RXCFG_SLE_ENTRY\t0x00000080\t \n\n \n#define AR5K_RXJLA\t\t0x0038\n\n \n#define AR5K_MIBC\t\t0x0040\t\t\t \n#define AR5K_MIBC_COW\t\t0x00000001\t \n#define AR5K_MIBC_FMC\t\t0x00000002\t \n#define AR5K_MIBC_CMC\t\t0x00000004\t \n#define AR5K_MIBC_MCS\t\t0x00000008\t \n\n \n#define AR5K_TOPS\t\t0x0044\n#define\tAR5K_TOPS_M\t\t0x0000ffff\n\n \n#define AR5K_RXNOFRM\t\t0x0048\n#define\tAR5K_RXNOFRM_M\t\t0x000003ff\n\n \n#define AR5K_TXNOFRM\t\t0x004c\n#define\tAR5K_TXNOFRM_M\t\t0x000003ff\n#define\tAR5K_TXNOFRM_QCU\t0x000ffc00\n#define\tAR5K_TXNOFRM_QCU_S\t10\n\n \n#define AR5K_RPGTO\t\t0x0050\n#define AR5K_RPGTO_M\t\t0x000003ff\n\n \n#define AR5K_RFCNT\t\t0x0054\n#define AR5K_RFCNT_M\t\t0x0000001f\t \n#define AR5K_RFCNT_RFCL\t\t0x0000000f\t \n\n \n#define AR5K_MISC\t\t0x0058\t\t\t \n#define\tAR5K_MISC_DMA_OBS_M\t0x000001e0\n#define\tAR5K_MISC_DMA_OBS_S\t5\n#define\tAR5K_MISC_MISC_OBS_M\t0x00000e00\n#define\tAR5K_MISC_MISC_OBS_S\t9\n#define\tAR5K_MISC_MAC_OBS_LSB_M\t0x00007000\n#define\tAR5K_MISC_MAC_OBS_LSB_S\t12\n#define\tAR5K_MISC_MAC_OBS_MSB_M\t0x00038000\n#define\tAR5K_MISC_MAC_OBS_MSB_S\t15\n#define AR5K_MISC_LED_DECAY\t0x001c0000\t \n#define AR5K_MISC_LED_BLINK\t0x00e00000\t \n\n \n#define\tAR5K_QCUDCU_CLKGT\t0x005c\t\t\t \n#define\tAR5K_QCUDCU_CLKGT_QCU\t0x0000ffff\t \n#define\tAR5K_QCUDCU_CLKGT_DCU\t0x07ff0000\t \n\n \n#define AR5K_ISR\t\t0x001c\t\t\t \n#define AR5K_PISR\t\t0x0080\t\t\t \n#define AR5K_ISR_RXOK\t\t0x00000001\t \n#define AR5K_ISR_RXDESC\t\t0x00000002\t \n#define AR5K_ISR_RXERR\t\t0x00000004\t \n#define AR5K_ISR_RXNOFRM\t0x00000008\t \n#define AR5K_ISR_RXEOL\t\t0x00000010\t \n#define AR5K_ISR_RXORN\t\t0x00000020\t \n#define AR5K_ISR_TXOK\t\t0x00000040\t \n#define AR5K_ISR_TXDESC\t\t0x00000080\t \n#define AR5K_ISR_TXERR\t\t0x00000100\t \n#define AR5K_ISR_TXNOFRM\t0x00000200\t \n#define AR5K_ISR_TXEOL\t\t0x00000400\t \n#define AR5K_ISR_TXURN\t\t0x00000800\t \n#define AR5K_ISR_MIB\t\t0x00001000\t \n#define AR5K_ISR_SWI\t\t0x00002000\t \n#define AR5K_ISR_RXPHY\t\t0x00004000\t \n#define AR5K_ISR_RXKCM\t\t0x00008000\t \n#define AR5K_ISR_SWBA\t\t0x00010000\t \n#define AR5K_ISR_BRSSI\t\t0x00020000\t \n#define AR5K_ISR_BMISS\t\t0x00040000\t \n#define AR5K_ISR_HIUERR\t\t0x00080000\t \n#define AR5K_ISR_BNR\t\t0x00100000\t \n#define AR5K_ISR_MCABT\t\t0x00100000\t \n#define AR5K_ISR_RXCHIRP\t0x00200000\t \n#define AR5K_ISR_SSERR\t\t0x00200000\t \n#define AR5K_ISR_DPERR\t\t0x00400000\t \n#define AR5K_ISR_RXDOPPLER\t0x00400000\t \n#define AR5K_ISR_TIM\t\t0x00800000\t \n#define AR5K_ISR_BCNMISC\t0x00800000\t \n#define AR5K_ISR_GPIO\t\t0x01000000\t \n#define AR5K_ISR_QCBRORN\t0x02000000\t \n#define AR5K_ISR_QCBRURN\t0x04000000\t \n#define AR5K_ISR_QTRIG\t\t0x08000000\t \n\n#define\tAR5K_ISR_BITS_FROM_SISRS\t(AR5K_ISR_TXOK | AR5K_ISR_TXDESC |\\\n\t\t\t\t\tAR5K_ISR_TXERR | AR5K_ISR_TXEOL |\\\n\t\t\t\t\tAR5K_ISR_TXURN | AR5K_ISR_HIUERR |\\\n\t\t\t\t\tAR5K_ISR_BCNMISC | AR5K_ISR_QCBRORN |\\\n\t\t\t\t\tAR5K_ISR_QCBRURN | AR5K_ISR_QTRIG)\n\n \n#define AR5K_SISR0\t\t0x0084\t\t\t \n#define AR5K_SISR0_QCU_TXOK\t0x000003ff\t \n#define AR5K_SISR0_QCU_TXOK_S\t0\n#define AR5K_SISR0_QCU_TXDESC\t0x03ff0000\t \n#define AR5K_SISR0_QCU_TXDESC_S\t16\n\n#define AR5K_SISR1\t\t0x0088\t\t\t \n#define AR5K_SISR1_QCU_TXERR\t0x000003ff\t \n#define AR5K_SISR1_QCU_TXERR_S\t0\n#define AR5K_SISR1_QCU_TXEOL\t0x03ff0000\t \n#define AR5K_SISR1_QCU_TXEOL_S\t16\n\n#define AR5K_SISR2\t\t0x008c\t\t\t \n#define AR5K_SISR2_QCU_TXURN\t0x000003ff\t \n#define\tAR5K_SISR2_QCU_TXURN_S\t0\n#define\tAR5K_SISR2_MCABT\t0x00010000\t \n#define\tAR5K_SISR2_SSERR\t0x00020000\t \n#define\tAR5K_SISR2_DPERR\t0x00040000\t \n#define\tAR5K_SISR2_TIM\t\t0x01000000\t \n#define\tAR5K_SISR2_CAB_END\t0x02000000\t \n#define\tAR5K_SISR2_DTIM_SYNC\t0x04000000\t \n#define\tAR5K_SISR2_BCN_TIMEOUT\t0x08000000\t \n#define\tAR5K_SISR2_CAB_TIMEOUT\t0x10000000\t \n#define\tAR5K_SISR2_DTIM\t\t0x20000000\t \n#define\tAR5K_SISR2_TSFOOR\t0x80000000\t \n\n#define AR5K_SISR3\t\t0x0090\t\t\t \n#define AR5K_SISR3_QCBRORN\t0x000003ff\t \n#define AR5K_SISR3_QCBRORN_S\t0\n#define AR5K_SISR3_QCBRURN\t0x03ff0000\t \n#define AR5K_SISR3_QCBRURN_S\t16\n\n#define AR5K_SISR4\t\t0x0094\t\t\t \n#define AR5K_SISR4_QTRIG\t0x000003ff\t \n#define AR5K_SISR4_QTRIG_S\t0\n\n \n#define AR5K_RAC_PISR\t\t0x00c0\t\t \n#define AR5K_RAC_SISR0\t\t0x00c4\t\t \n#define AR5K_RAC_SISR1\t\t0x00c8\t\t \n#define AR5K_RAC_SISR2\t\t0x00cc\t\t \n#define AR5K_RAC_SISR3\t\t0x00d0\t\t \n#define AR5K_RAC_SISR4\t\t0x00d4\t\t \n\n \n#define\tAR5K_IMR\t\t0x0020\t\t\t \n#define AR5K_PIMR\t\t0x00a0\t\t\t \n#define AR5K_IMR_RXOK\t\t0x00000001\t \n#define AR5K_IMR_RXDESC\t\t0x00000002\t \n#define AR5K_IMR_RXERR\t\t0x00000004\t \n#define AR5K_IMR_RXNOFRM\t0x00000008\t \n#define AR5K_IMR_RXEOL\t\t0x00000010\t \n#define AR5K_IMR_RXORN\t\t0x00000020\t \n#define AR5K_IMR_TXOK\t\t0x00000040\t \n#define AR5K_IMR_TXDESC\t\t0x00000080\t \n#define AR5K_IMR_TXERR\t\t0x00000100\t \n#define AR5K_IMR_TXNOFRM\t0x00000200\t \n#define AR5K_IMR_TXEOL\t\t0x00000400\t \n#define AR5K_IMR_TXURN\t\t0x00000800\t \n#define AR5K_IMR_MIB\t\t0x00001000\t \n#define AR5K_IMR_SWI\t\t0x00002000\t \n#define AR5K_IMR_RXPHY\t\t0x00004000\t \n#define AR5K_IMR_RXKCM\t\t0x00008000\t \n#define AR5K_IMR_SWBA\t\t0x00010000\t \n#define AR5K_IMR_BRSSI\t\t0x00020000\t \n#define AR5K_IMR_BMISS\t\t0x00040000\t \n#define AR5K_IMR_HIUERR\t\t0x00080000\t \n#define AR5K_IMR_BNR\t\t0x00100000\t \n#define AR5K_IMR_MCABT\t\t0x00100000\t \n#define AR5K_IMR_RXCHIRP\t0x00200000\t \n#define AR5K_IMR_SSERR\t\t0x00200000\t \n#define AR5K_IMR_DPERR\t\t0x00400000\t \n#define AR5K_IMR_RXDOPPLER\t0x00400000\t \n#define AR5K_IMR_TIM\t\t0x00800000\t \n#define AR5K_IMR_BCNMISC\t0x00800000\t \n#define AR5K_IMR_GPIO\t\t0x01000000\t \n#define AR5K_IMR_QCBRORN\t0x02000000\t \n#define AR5K_IMR_QCBRURN\t0x04000000\t \n#define AR5K_IMR_QTRIG\t\t0x08000000\t \n\n \n#define AR5K_SIMR0\t\t0x00a4\t\t\t \n#define AR5K_SIMR0_QCU_TXOK\t0x000003ff\t \n#define AR5K_SIMR0_QCU_TXOK_S\t0\n#define AR5K_SIMR0_QCU_TXDESC\t0x03ff0000\t \n#define AR5K_SIMR0_QCU_TXDESC_S\t16\n\n#define AR5K_SIMR1\t\t0x00a8\t\t\t \n#define AR5K_SIMR1_QCU_TXERR\t0x000003ff\t \n#define AR5K_SIMR1_QCU_TXERR_S\t0\n#define AR5K_SIMR1_QCU_TXEOL\t0x03ff0000\t \n#define AR5K_SIMR1_QCU_TXEOL_S\t16\n\n#define AR5K_SIMR2\t\t0x00ac\t\t\t \n#define AR5K_SIMR2_QCU_TXURN\t0x000003ff\t \n#define AR5K_SIMR2_QCU_TXURN_S\t0\n#define\tAR5K_SIMR2_MCABT\t0x00010000\t \n#define\tAR5K_SIMR2_SSERR\t0x00020000\t \n#define\tAR5K_SIMR2_DPERR\t0x00040000\t \n#define\tAR5K_SIMR2_TIM\t\t0x01000000\t \n#define\tAR5K_SIMR2_CAB_END\t0x02000000\t \n#define\tAR5K_SIMR2_DTIM_SYNC\t0x04000000\t \n#define\tAR5K_SIMR2_BCN_TIMEOUT\t0x08000000\t \n#define\tAR5K_SIMR2_CAB_TIMEOUT\t0x10000000\t \n#define\tAR5K_SIMR2_DTIM\t\t0x20000000\t \n#define\tAR5K_SIMR2_TSFOOR\t0x80000000\t \n\n#define AR5K_SIMR3\t\t0x00b0\t\t\t \n#define AR5K_SIMR3_QCBRORN\t0x000003ff\t \n#define AR5K_SIMR3_QCBRORN_S\t0\n#define AR5K_SIMR3_QCBRURN\t0x03ff0000\t \n#define AR5K_SIMR3_QCBRURN_S\t16\n\n#define AR5K_SIMR4\t\t0x00b4\t\t\t \n#define AR5K_SIMR4_QTRIG\t0x000003ff\t \n#define AR5K_SIMR4_QTRIG_S\t0\n\n \n\n \n#define AR5K_DCM_ADDR\t\t0x0400\t\t \n#define AR5K_DCM_DATA\t\t0x0404\t\t \n\n \n#define\tAR5K_WOW_PCFG\t\t\t0x0410\t\t\t \n#define\tAR5K_WOW_PCFG_PAT_MATCH_EN\t0x00000001\t \n#define\tAR5K_WOW_PCFG_LONG_FRAME_POL\t0x00000002\t \n#define\tAR5K_WOW_PCFG_WOBMISS\t\t0x00000004\t \n#define\tAR5K_WOW_PCFG_PAT_0_EN\t\t0x00000100\t \n#define\tAR5K_WOW_PCFG_PAT_1_EN\t\t0x00000200\t \n#define\tAR5K_WOW_PCFG_PAT_2_EN\t\t0x00000400\t \n#define\tAR5K_WOW_PCFG_PAT_3_EN\t\t0x00000800\t \n#define\tAR5K_WOW_PCFG_PAT_4_EN\t\t0x00001000\t \n#define\tAR5K_WOW_PCFG_PAT_5_EN\t\t0x00002000\t \n\n \n#define\tAR5K_WOW_PAT_IDX\t0x0414\n\n \n#define\tAR5K_WOW_PAT_DATA\t0x0418\t\t\t \n#define\tAR5K_WOW_PAT_DATA_0_3_V\t0x00000001\t \n#define\tAR5K_WOW_PAT_DATA_1_4_V\t0x00000100\t \n#define\tAR5K_WOW_PAT_DATA_2_5_V\t0x00010000\t \n#define\tAR5K_WOW_PAT_DATA_0_3_M\t0x01000000\t \n#define\tAR5K_WOW_PAT_DATA_1_4_M\t0x04000000\t \n#define\tAR5K_WOW_PAT_DATA_2_5_M\t0x10000000\t \n\n \n#define AR5K_DCCFG\t\t0x0420\t\t\t \n#define AR5K_DCCFG_GLOBAL_EN\t0x00000001\t \n#define AR5K_DCCFG_BYPASS_EN\t0x00000002\t \n#define AR5K_DCCFG_BCAST_EN\t0x00000004\t \n#define AR5K_DCCFG_MCAST_EN\t0x00000008\t \n\n \n#define AR5K_CCFG\t\t0x0600\t\t\t \n#define\tAR5K_CCFG_WINDOW_SIZE\t0x00000007\t \n#define\tAR5K_CCFG_CPC_EN\t0x00000008\t \n\n#define AR5K_CCFG_CCU\t\t0x0604\t\t\t \n#define AR5K_CCFG_CCU_CUP_EN\t0x00000001\t \n#define AR5K_CCFG_CCU_CREDIT\t0x00000002\t \n#define AR5K_CCFG_CCU_CD_THRES\t0x00000080\t \n#define AR5K_CCFG_CCU_CUP_LCNT\t0x00010000\t \n#define\tAR5K_CCFG_CCU_INIT\t0x00100200\t \n\n \n#define AR5K_CPC0\t\t0x0610\t\t \n#define AR5K_CPC1\t\t0x0614\t\t \n#define AR5K_CPC2\t\t0x0618\t\t \n#define AR5K_CPC3\t\t0x061c\t\t \n#define AR5K_CPCOVF\t\t0x0620\t\t \n\n\n \n\n \n#define\tAR5K_QUEUE_REG(_r, _q)\t\t(((_q) << 2) + _r)\n#define AR5K_QCU_GLOBAL_READ(_r, _q)\t(AR5K_REG_READ(_r) & (1 << _q))\n#define AR5K_QCU_GLOBAL_WRITE(_r, _q)\tAR5K_REG_WRITE(_r, (1 << _q))\n\n \n#define AR5K_QCU_TXDP_BASE\t0x0800\t\t \n#define AR5K_QUEUE_TXDP(_q)\tAR5K_QUEUE_REG(AR5K_QCU_TXDP_BASE, _q)\n\n \n#define AR5K_QCU_TXE\t\t0x0840\n#define AR5K_ENABLE_QUEUE(_q)\tAR5K_QCU_GLOBAL_WRITE(AR5K_QCU_TXE, _q)\n#define AR5K_QUEUE_ENABLED(_q)\tAR5K_QCU_GLOBAL_READ(AR5K_QCU_TXE, _q)\n\n \n#define AR5K_QCU_TXD\t\t0x0880\n#define AR5K_DISABLE_QUEUE(_q)\tAR5K_QCU_GLOBAL_WRITE(AR5K_QCU_TXD, _q)\n#define AR5K_QUEUE_DISABLED(_q)\tAR5K_QCU_GLOBAL_READ(AR5K_QCU_TXD, _q)\n\n \n#define\tAR5K_QCU_CBRCFG_BASE\t\t0x08c0\t \n#define\tAR5K_QCU_CBRCFG_INTVAL\t\t0x00ffffff\t \n#define AR5K_QCU_CBRCFG_INTVAL_S\t0\n#define\tAR5K_QCU_CBRCFG_ORN_THRES\t0xff000000\t \n#define AR5K_QCU_CBRCFG_ORN_THRES_S\t24\n#define\tAR5K_QUEUE_CBRCFG(_q)\t\tAR5K_QUEUE_REG(AR5K_QCU_CBRCFG_BASE, _q)\n\n \n#define\tAR5K_QCU_RDYTIMECFG_BASE\t0x0900\t \n#define\tAR5K_QCU_RDYTIMECFG_INTVAL\t0x00ffffff\t \n#define AR5K_QCU_RDYTIMECFG_INTVAL_S\t0\n#define\tAR5K_QCU_RDYTIMECFG_ENABLE\t0x01000000\t \n#define AR5K_QUEUE_RDYTIMECFG(_q)\tAR5K_QUEUE_REG(AR5K_QCU_RDYTIMECFG_BASE, _q)\n\n \n#define\tAR5K_QCU_ONESHOTARM_SET\t\t0x0940\t \n#define\tAR5K_QCU_ONESHOTARM_SET_M\t0x0000ffff\n\n \n#define\tAR5K_QCU_ONESHOTARM_CLEAR\t0x0980\t \n#define\tAR5K_QCU_ONESHOTARM_CLEAR_M\t0x0000ffff\n\n \n#define AR5K_QCU_MISC_BASE\t\t0x09c0\t\t\t \n#define\tAR5K_QCU_MISC_FRSHED_M\t\t0x0000000f\t \n#define\tAR5K_QCU_MISC_FRSHED_ASAP\t\t0\t \n#define\tAR5K_QCU_MISC_FRSHED_CBR\t\t1\t \n#define\tAR5K_QCU_MISC_FRSHED_DBA_GT\t\t2\t \n#define\tAR5K_QCU_MISC_FRSHED_TIM_GT\t\t3\t \n#define\tAR5K_QCU_MISC_FRSHED_BCN_SENT_GT\t4\t \n#define\tAR5K_QCU_MISC_ONESHOT_ENABLE\t0x00000010\t \n#define\tAR5K_QCU_MISC_CBREXP_DIS\t0x00000020\t \n#define\tAR5K_QCU_MISC_CBREXP_BCN_DIS\t0x00000040\t \n#define\tAR5K_QCU_MISC_BCN_ENABLE\t0x00000080\t \n#define\tAR5K_QCU_MISC_CBR_THRES_ENABLE\t0x00000100\t \n#define\tAR5K_QCU_MISC_RDY_VEOL_POLICY\t0x00000200\t \n#define\tAR5K_QCU_MISC_CBR_RESET_CNT\t0x00000400\t \n#define\tAR5K_QCU_MISC_DCU_EARLY\t\t0x00000800\t \n#define AR5K_QCU_MISC_DCU_CMP_EN\t0x00001000\t \n#define AR5K_QUEUE_MISC(_q)\t\tAR5K_QUEUE_REG(AR5K_QCU_MISC_BASE, _q)\n\n\n \n#define AR5K_QCU_STS_BASE\t0x0a00\t\t\t \n#define\tAR5K_QCU_STS_FRMPENDCNT\t0x00000003\t \n#define\tAR5K_QCU_STS_CBREXPCNT\t0x0000ff00\t \n#define\tAR5K_QUEUE_STATUS(_q)\tAR5K_QUEUE_REG(AR5K_QCU_STS_BASE, _q)\n\n \n#define AR5K_QCU_RDYTIMESHDN\t0x0a40\n#define AR5K_QCU_RDYTIMESHDN_M\t0x000003ff\n\n \n#define AR5K_QCU_CBB_SELECT\t0x0b00\n#define AR5K_QCU_CBB_ADDR\t0x0b04\n#define AR5K_QCU_CBB_ADDR_S\t9\n\n \n#define AR5K_QCU_CBCFG\t\t0x0b08\n\n\n\n \n\n \n#define AR5K_DCU_QCUMASK_BASE\t0x1000\t\t \n#define AR5K_DCU_QCUMASK_M\t0x000003ff\n#define AR5K_QUEUE_QCUMASK(_q)\tAR5K_QUEUE_REG(AR5K_DCU_QCUMASK_BASE, _q)\n\n \n#define AR5K_DCU_LCL_IFS_BASE\t\t0x1040\t\t\t \n#define\tAR5K_DCU_LCL_IFS_CW_MIN\t        0x000003ff\t \n#define\tAR5K_DCU_LCL_IFS_CW_MIN_S\t0\n#define\tAR5K_DCU_LCL_IFS_CW_MAX\t        0x000ffc00\t \n#define\tAR5K_DCU_LCL_IFS_CW_MAX_S\t10\n#define\tAR5K_DCU_LCL_IFS_AIFS\t\t0x0ff00000\t \n#define\tAR5K_DCU_LCL_IFS_AIFS_S\t\t20\n#define\tAR5K_DCU_LCL_IFS_AIFS_MAX\t0xfc\t\t \n#define\tAR5K_QUEUE_DFS_LOCAL_IFS(_q)\tAR5K_QUEUE_REG(AR5K_DCU_LCL_IFS_BASE, _q)\n\n \n#define AR5K_DCU_RETRY_LMT_BASE\t\t0x1080\t\t\t \n#define AR5K_DCU_RETRY_LMT_RTS\t\t0x0000000f\t \n#define AR5K_DCU_RETRY_LMT_RTS_S\t0\n#define AR5K_DCU_RETRY_LMT_STA_RTS\t0x00003f00\t \n#define AR5K_DCU_RETRY_LMT_STA_RTS_S\t8\n#define AR5K_DCU_RETRY_LMT_STA_DATA\t0x000fc000\t \n#define AR5K_DCU_RETRY_LMT_STA_DATA_S\t14\n#define\tAR5K_QUEUE_DFS_RETRY_LIMIT(_q)\tAR5K_QUEUE_REG(AR5K_DCU_RETRY_LMT_BASE, _q)\n\n \n#define AR5K_DCU_CHAN_TIME_BASE\t\t0x10c0\t\t\t \n#define\tAR5K_DCU_CHAN_TIME_DUR\t\t0x000fffff\t \n#define\tAR5K_DCU_CHAN_TIME_DUR_S\t0\n#define\tAR5K_DCU_CHAN_TIME_ENABLE\t0x00100000\t \n#define AR5K_QUEUE_DFS_CHANNEL_TIME(_q)\tAR5K_QUEUE_REG(AR5K_DCU_CHAN_TIME_BASE, _q)\n\n \n#define AR5K_DCU_MISC_BASE\t\t0x1100\t\t\t \n#define\tAR5K_DCU_MISC_BACKOFF\t\t0x0000003f\t \n#define\tAR5K_DCU_MISC_ETS_RTS_POL\t0x00000040\t \n#define AR5K_DCU_MISC_ETS_CW_POL\t0x00000080\t \n#define\tAR5K_DCU_MISC_FRAG_WAIT\t\t0x00000100\t \n#define AR5K_DCU_MISC_BACKOFF_FRAG\t0x00000200\t \n#define\tAR5K_DCU_MISC_HCFPOLL_ENABLE\t0x00000800\t \n#define\tAR5K_DCU_MISC_BACKOFF_PERSIST\t0x00001000\t \n#define\tAR5K_DCU_MISC_FRMPRFTCH_ENABLE\t0x00002000\t \n#define\tAR5K_DCU_MISC_VIRTCOL\t\t0x0000c000\t \n#define\tAR5K_DCU_MISC_VIRTCOL_NORMAL\t0\n#define\tAR5K_DCU_MISC_VIRTCOL_IGNORE\t1\n#define\tAR5K_DCU_MISC_BCN_ENABLE\t0x00010000\t \n#define\tAR5K_DCU_MISC_ARBLOCK_CTL\t0x00060000\t \n#define\tAR5K_DCU_MISC_ARBLOCK_CTL_S\t17\n#define\tAR5K_DCU_MISC_ARBLOCK_CTL_NONE\t\t0\t \n#define\tAR5K_DCU_MISC_ARBLOCK_CTL_INTFRM\t1\t \n#define\tAR5K_DCU_MISC_ARBLOCK_CTL_GLOBAL\t2\t \n#define\tAR5K_DCU_MISC_ARBLOCK_IGNORE\t0x00080000\t \n#define\tAR5K_DCU_MISC_SEQ_NUM_INCR_DIS\t0x00100000\t \n#define\tAR5K_DCU_MISC_POST_FR_BKOFF_DIS\t0x00200000\t \n#define\tAR5K_DCU_MISC_VIRT_COLL_POLICY\t0x00400000\t \n#define\tAR5K_DCU_MISC_BLOWN_IFS_POLICY\t0x00800000\t \n#define\tAR5K_DCU_MISC_SEQNUM_CTL\t0x01000000\t \n#define AR5K_QUEUE_DFS_MISC(_q)\t\tAR5K_QUEUE_REG(AR5K_DCU_MISC_BASE, _q)\n\n \n#define AR5K_DCU_SEQNUM_BASE\t\t0x1140\n#define\tAR5K_DCU_SEQNUM_M\t\t0x00000fff\n#define\tAR5K_QUEUE_DCU_SEQNUM(_q)\tAR5K_QUEUE_REG(AR5K_DCU_SEQNUM_BASE, _q)\n\n \n#define AR5K_DCU_GBL_IFS_SIFS\t0x1030\n#define AR5K_DCU_GBL_IFS_SIFS_M\t0x0000ffff\n\n \n#define AR5K_DCU_GBL_IFS_SLOT\t0x1070\n#define AR5K_DCU_GBL_IFS_SLOT_M\t0x0000ffff\n\n \n#define AR5K_DCU_GBL_IFS_EIFS\t0x10b0\n#define AR5K_DCU_GBL_IFS_EIFS_M\t0x0000ffff\n\n \n#define AR5K_DCU_GBL_IFS_MISC\t\t\t0x10f0\t\t\t \n#define\tAR5K_DCU_GBL_IFS_MISC_LFSR_SLICE\t0x00000007\t \n#define\tAR5K_DCU_GBL_IFS_MISC_TURBO_MODE\t0x00000008\t \n#define\tAR5K_DCU_GBL_IFS_MISC_SIFS_DUR_USEC\t0x000003f0\t \n#define\tAR5K_DCU_GBL_IFS_MISC_SIFS_DUR_USEC_S\t4\n#define\tAR5K_DCU_GBL_IFS_MISC_USEC_DUR\t\t0x000ffc00\t \n#define\tAR5K_DCU_GBL_IFS_MISC_USEC_DUR_S\t10\n#define\tAR5K_DCU_GBL_IFS_MISC_DCU_ARB_DELAY\t0x00300000\t \n#define AR5K_DCU_GBL_IFS_MISC_SIFS_CNT_RST\t0x00400000\t \n#define AR5K_DCU_GBL_IFS_MISC_AIFS_CNT_RST\t0x00800000\t \n#define AR5K_DCU_GBL_IFS_MISC_RND_LFSR_SL_DIS\t0x01000000\t \n\n \n#define AR5K_DCU_FP\t\t\t0x1230\t\t\t \n#define AR5K_DCU_FP_NOBURST_DCU_EN\t0x00000001\t \n#define AR5K_DCU_FP_NOBURST_EN\t\t0x00000010\t \n#define AR5K_DCU_FP_BURST_DCU_EN\t0x00000020\t \n\n \n#define AR5K_DCU_TXP\t\t0x1270\t\t\t \n#define\tAR5K_DCU_TXP_M\t\t0x000003ff\t \n#define\tAR5K_DCU_TXP_STATUS\t0x00010000\t \n\n \n#define AR5K_DCU_TX_FILTER_0_BASE\t0x1038\n#define\tAR5K_DCU_TX_FILTER_0(_n)\t(AR5K_DCU_TX_FILTER_0_BASE + (_n * 64))\n\n \n#define AR5K_DCU_TX_FILTER_1_BASE\t0x103c\n#define\tAR5K_DCU_TX_FILTER_1(_n)\t(AR5K_DCU_TX_FILTER_1_BASE + (_n * 64))\n\n \n#define AR5K_DCU_TX_FILTER_CLR\t0x143c\n\n \n#define AR5K_DCU_TX_FILTER_SET\t0x147c\n\n \n#define AR5K_RESET_CTL\t\t0x4000\t\t\t \n#define AR5K_RESET_CTL_PCU\t0x00000001\t \n#define AR5K_RESET_CTL_DMA\t0x00000002\t \n#define\tAR5K_RESET_CTL_BASEBAND\t0x00000002\t \n#define AR5K_RESET_CTL_MAC\t0x00000004\t \n#define AR5K_RESET_CTL_PHY\t0x00000008\t \n#define AR5K_RESET_CTL_PCI\t0x00000010\t \n\n \n#define AR5K_SLEEP_CTL\t\t\t0x4004\t\t\t \n#define AR5K_SLEEP_CTL_SLDUR\t\t0x0000ffff\t \n#define AR5K_SLEEP_CTL_SLDUR_S\t\t0\n#define AR5K_SLEEP_CTL_SLE\t\t0x00030000\t \n#define AR5K_SLEEP_CTL_SLE_S\t\t16\n#define AR5K_SLEEP_CTL_SLE_WAKE\t\t0x00000000\t \n#define AR5K_SLEEP_CTL_SLE_SLP\t\t0x00010000\t \n#define AR5K_SLEEP_CTL_SLE_ALLOW\t0x00020000\t \n#define AR5K_SLEEP_CTL_SLE_UNITS\t0x00000008\t \n#define AR5K_SLEEP_CTL_DUR_TIM_POL\t0x00040000\t \n#define AR5K_SLEEP_CTL_DUR_WRITE_POL\t0x00080000\t \n#define AR5K_SLEEP_CTL_SLE_POL\t\t0x00100000\t \n\n \n#define AR5K_INTPEND\t0x4008\n#define AR5K_INTPEND_M\t0x00000001\n\n \n#define AR5K_SFR\t0x400c\n#define AR5K_SFR_EN\t0x00000001\n\n \n#define AR5K_PCICFG\t\t\t0x4010\t\t\t \n#define AR5K_PCICFG_EEAE\t\t0x00000001\t \n#define AR5K_PCICFG_SLEEP_CLOCK_EN\t0x00000002\t \n#define AR5K_PCICFG_CLKRUNEN\t\t0x00000004\t \n#define AR5K_PCICFG_EESIZE\t\t0x00000018\t \n#define AR5K_PCICFG_EESIZE_S\t\t3\n#define AR5K_PCICFG_EESIZE_4K\t\t0\t\t \n#define AR5K_PCICFG_EESIZE_8K\t\t1\t\t \n#define AR5K_PCICFG_EESIZE_16K\t\t2\t\t \n#define AR5K_PCICFG_EESIZE_FAIL\t\t3\t\t \n#define AR5K_PCICFG_LED\t\t\t0x00000060\t \n#define AR5K_PCICFG_LED_NONE\t\t0x00000000\t \n#define AR5K_PCICFG_LED_PEND\t\t0x00000020\t \n#define AR5K_PCICFG_LED_ASSOC\t\t0x00000040\t \n#define\tAR5K_PCICFG_BUS_SEL\t\t0x00000380\t \n#define AR5K_PCICFG_CBEFIX_DIS\t\t0x00000400\t \n#define AR5K_PCICFG_SL_INTEN\t\t0x00000800\t \n#define AR5K_PCICFG_LED_BCTL\t\t0x00001000\t \n#define AR5K_PCICFG_RETRY_FIX\t\t0x00001000\t \n#define AR5K_PCICFG_SL_INPEN\t\t0x00002000\t \n#define AR5K_PCICFG_SPWR_DN\t\t0x00010000\t \n#define AR5K_PCICFG_LEDMODE\t\t0x000e0000\t \n#define AR5K_PCICFG_LEDMODE_PROP\t0x00000000\t \n#define AR5K_PCICFG_LEDMODE_PROM\t0x00020000\t \n#define AR5K_PCICFG_LEDMODE_PWR\t\t0x00040000\t \n#define AR5K_PCICFG_LEDMODE_RAND\t0x00060000\t \n#define AR5K_PCICFG_LEDBLINK\t\t0x00700000\t \n#define AR5K_PCICFG_LEDBLINK_S\t\t20\n#define AR5K_PCICFG_LEDSLOW\t\t0x00800000\t \n#define AR5K_PCICFG_LEDSTATE\t\t\t\t\\\n\t(AR5K_PCICFG_LED | AR5K_PCICFG_LEDMODE |\t\\\n\tAR5K_PCICFG_LEDBLINK | AR5K_PCICFG_LEDSLOW)\n#define\tAR5K_PCICFG_SLEEP_CLOCK_RATE\t0x03000000\t \n#define\tAR5K_PCICFG_SLEEP_CLOCK_RATE_S\t24\n\n \n#define AR5K_NUM_GPIO\t6\n\n#define AR5K_GPIOCR\t\t0x4014\t\t\t\t \n#define AR5K_GPIOCR_INT_ENA\t0x00008000\t\t \n#define AR5K_GPIOCR_INT_SELL\t0x00000000\t\t \n#define AR5K_GPIOCR_INT_SELH\t0x00010000\t\t \n#define AR5K_GPIOCR_IN(n)\t(0 << ((n) * 2))\t \n#define AR5K_GPIOCR_OUT0(n)\t(1 << ((n) * 2))\t \n#define AR5K_GPIOCR_OUT1(n)\t(2 << ((n) * 2))\t \n#define AR5K_GPIOCR_OUT(n)\t(3 << ((n) * 2))\t \n#define AR5K_GPIOCR_INT_SEL(n)\t((n) << 12)\t\t \n\n \n#define AR5K_GPIODO\t0x4018\n\n \n#define AR5K_GPIODI\t0x401c\n#define AR5K_GPIODI_M\t0x0000002f\n\n \n#define AR5K_SREV\t\t0x4020\t\t\t \n#define AR5K_SREV_REV\t\t0x0000000f\t \n#define AR5K_SREV_REV_S\t\t0\n#define AR5K_SREV_VER\t\t0x000000ff\t \n#define AR5K_SREV_VER_S\t\t4\n\n \n#define\tAR5K_TXEPOST\t0x4028\n\n \n#define\tAR5K_QCU_SLEEP_MASK\t0x402c\n\n \n\n \n#define AR5K_5414_CBCFG\t\t0x4068\n#define AR5K_5414_CBCFG_BUF_DIS\t0x10\t \n\n \n#define\tAR5K_PCIE_PM_CTL\t\t0x4068\t\t\t \n \n#define\tAR5K_PCIE_PM_CTL_L1_WHEN_D2\t0x00000001\t \n#define\tAR5K_PCIE_PM_CTL_L0_L0S_CLEAR\t0x00000002\t \n#define\tAR5K_PCIE_PM_CTL_L0_L0S_EN\t0x00000004\t \n#define\tAR5K_PCIE_PM_CTL_LDRESET_EN\t0x00000008\t \n \n#define\tAR5K_PCIE_PM_CTL_PME_EN\t\t0x00000010\t \n#define\tAR5K_PCIE_PM_CTL_AUX_PWR_DET\t0x00000020\t \n#define\tAR5K_PCIE_PM_CTL_PME_CLEAR\t0x00000040\t \n#define\tAR5K_PCIE_PM_CTL_PSM_D0\t\t0x00000080\n#define\tAR5K_PCIE_PM_CTL_PSM_D1\t\t0x00000100\n#define\tAR5K_PCIE_PM_CTL_PSM_D2\t\t0x00000200\n#define\tAR5K_PCIE_PM_CTL_PSM_D3\t\t0x00000400\n\n \n#define\tAR5K_PCIE_WAEN\t0x407c\n\n \n#define\tAR5K_PCIE_SERDES\t0x4080\n#define\tAR5K_PCIE_SERDES_RESET\t0x4084\n\n \n\n \n#define AR5K_EEPROM_BASE\t0x6000\n\n \n#define AR5K_EEPROM_DATA_5211\t0x6004\n#define AR5K_EEPROM_DATA_5210\t0x6800\n#define\tAR5K_EEPROM_DATA\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_EEPROM_DATA_5210 : AR5K_EEPROM_DATA_5211)\n\n \n#define AR5K_EEPROM_CMD\t\t0x6008\t\t\t \n#define AR5K_EEPROM_CMD_READ\t0x00000001\t \n#define AR5K_EEPROM_CMD_WRITE\t0x00000002\t \n#define AR5K_EEPROM_CMD_RESET\t0x00000004\t \n\n \n#define AR5K_EEPROM_STAT_5210\t0x6c00\t\t\t \n#define AR5K_EEPROM_STAT_5211\t0x600c\t\t\t \n#define\tAR5K_EEPROM_STATUS\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_EEPROM_STAT_5210 : AR5K_EEPROM_STAT_5211)\n#define AR5K_EEPROM_STAT_RDERR\t0x00000001\t \n#define AR5K_EEPROM_STAT_RDDONE\t0x00000002\t \n#define AR5K_EEPROM_STAT_WRERR\t0x00000004\t \n#define AR5K_EEPROM_STAT_WRDONE\t0x00000008\t \n\n \n#define AR5K_EEPROM_CFG\t\t\t0x6010\t\t\t \n#define AR5K_EEPROM_CFG_SIZE\t\t0x00000003\t\t \n#define AR5K_EEPROM_CFG_SIZE_AUTO\t0\n#define AR5K_EEPROM_CFG_SIZE_4KBIT\t1\n#define AR5K_EEPROM_CFG_SIZE_8KBIT\t2\n#define AR5K_EEPROM_CFG_SIZE_16KBIT\t3\n#define AR5K_EEPROM_CFG_WR_WAIT_DIS\t0x00000004\t \n#define AR5K_EEPROM_CFG_CLK_RATE\t0x00000018\t \n#define AR5K_EEPROM_CFG_CLK_RATE_S\t\t3\n#define AR5K_EEPROM_CFG_CLK_RATE_156KHZ\t0\n#define AR5K_EEPROM_CFG_CLK_RATE_312KHZ\t1\n#define AR5K_EEPROM_CFG_CLK_RATE_625KHZ\t2\n#define AR5K_EEPROM_CFG_PROT_KEY\t0x00ffff00       \n#define AR5K_EEPROM_CFG_PROT_KEY_S\t8\n#define AR5K_EEPROM_CFG_LIND_EN\t\t0x01000000\t \n\n\n \n\n \n \n#define AR5K_PCU_MIN\t0x8000\n#define AR5K_PCU_MAX\t0x8fff\n\n \n#define AR5K_STA_ID0\t\t0x8000\n#define\tAR5K_STA_ID0_ARRD_L32\t0xffffffff\n\n \n#define AR5K_STA_ID1\t\t\t0x8004\t\t\t \n#define\tAR5K_STA_ID1_ADDR_U16\t\t0x0000ffff\t \n#define AR5K_STA_ID1_AP\t\t\t0x00010000\t \n#define AR5K_STA_ID1_ADHOC\t\t0x00020000\t \n#define AR5K_STA_ID1_PWR_SV\t\t0x00040000\t \n#define AR5K_STA_ID1_NO_KEYSRCH\t\t0x00080000\t \n#define AR5K_STA_ID1_NO_PSPOLL\t\t0x00100000\t \n#define AR5K_STA_ID1_PCF_5211\t\t0x00100000\t \n#define AR5K_STA_ID1_PCF_5210\t\t0x00200000\t \n#define\tAR5K_STA_ID1_PCF\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_STA_ID1_PCF_5210 : AR5K_STA_ID1_PCF_5211)\n#define AR5K_STA_ID1_DEFAULT_ANTENNA\t0x00200000\t \n#define AR5K_STA_ID1_DESC_ANTENNA\t0x00400000\t \n#define AR5K_STA_ID1_RTS_DEF_ANTENNA\t0x00800000\t \n#define AR5K_STA_ID1_ACKCTS_6MB\t\t0x01000000\t \n#define AR5K_STA_ID1_BASE_RATE_11B\t0x02000000\t \n#define AR5K_STA_ID1_SELFGEN_DEF_ANT\t0x04000000\t \n#define AR5K_STA_ID1_CRYPT_MIC_EN\t0x08000000\t \n#define AR5K_STA_ID1_KEYSRCH_MODE\t0x10000000\t \n#define AR5K_STA_ID1_PRESERVE_SEQ_NUM\t0x20000000\t \n#define AR5K_STA_ID1_CBCIV_ENDIAN\t0x40000000\t \n#define AR5K_STA_ID1_KEYSRCH_MCAST\t0x80000000\t \n\n#define\tAR5K_STA_ID1_ANTENNA_SETTINGS\t(AR5K_STA_ID1_DEFAULT_ANTENNA | \\\n\t\t\t\t\tAR5K_STA_ID1_DESC_ANTENNA | \\\n\t\t\t\t\tAR5K_STA_ID1_RTS_DEF_ANTENNA | \\\n\t\t\t\t\tAR5K_STA_ID1_SELFGEN_DEF_ANT)\n\n \n#define AR5K_BSS_ID0\t0x8008\n\n \n#define AR5K_BSS_ID1\t\t0x800c\n#define AR5K_BSS_ID1_AID\t0xffff0000\n#define AR5K_BSS_ID1_AID_S\t16\n\n \n#define AR5K_SLOT_TIME\t0x8010\n\n \n#define AR5K_TIME_OUT\t\t0x8014\t\t\t \n#define AR5K_TIME_OUT_ACK\t0x00001fff\t \n#define AR5K_TIME_OUT_ACK_S\t0\n#define AR5K_TIME_OUT_CTS\t0x1fff0000\t \n#define AR5K_TIME_OUT_CTS_S\t16\n\n \n#define AR5K_RSSI_THR\t\t\t0x8018\t\t \n#define AR5K_RSSI_THR_M\t\t\t0x000000ff\t \n#define AR5K_RSSI_THR_BMISS_5210\t0x00000700\t \n#define AR5K_RSSI_THR_BMISS_5210_S\t8\n#define AR5K_RSSI_THR_BMISS_5211\t0x0000ff00\t \n#define AR5K_RSSI_THR_BMISS_5211_S\t8\n#define\tAR5K_RSSI_THR_BMISS\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_RSSI_THR_BMISS_5210 : AR5K_RSSI_THR_BMISS_5211)\n#define\tAR5K_RSSI_THR_BMISS_S\t\t8\n\n \n\n \n#define AR5K_NODCU_RETRY_LMT\t\t0x801c\t\t\t \n#define AR5K_NODCU_RETRY_LMT_SH_RETRY\t0x0000000f\t \n#define AR5K_NODCU_RETRY_LMT_SH_RETRY_S\t0\n#define AR5K_NODCU_RETRY_LMT_LG_RETRY\t0x000000f0\t \n#define AR5K_NODCU_RETRY_LMT_LG_RETRY_S\t4\n#define AR5K_NODCU_RETRY_LMT_SSH_RETRY\t0x00003f00\t \n#define AR5K_NODCU_RETRY_LMT_SSH_RETRY_S\t8\n#define AR5K_NODCU_RETRY_LMT_SLG_RETRY\t0x000fc000\t \n#define AR5K_NODCU_RETRY_LMT_SLG_RETRY_S\t14\n#define AR5K_NODCU_RETRY_LMT_CW_MIN\t0x3ff00000\t \n#define AR5K_NODCU_RETRY_LMT_CW_MIN_S\t20\n\n \n#define AR5K_USEC_5210\t\t\t0x8020\t\t\t \n#define AR5K_USEC_5211\t\t\t0x801c\t\t\t \n#define AR5K_USEC\t\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_USEC_5210 : AR5K_USEC_5211)\n#define AR5K_USEC_1\t\t\t0x0000007f\t \n#define AR5K_USEC_1_S\t\t\t0\n#define AR5K_USEC_32\t\t\t0x00003f80\t \n#define AR5K_USEC_32_S\t\t\t7\n#define AR5K_USEC_TX_LATENCY_5211\t0x007fc000\n#define AR5K_USEC_TX_LATENCY_5211_S\t14\n#define AR5K_USEC_RX_LATENCY_5211\t0x1f800000\n#define AR5K_USEC_RX_LATENCY_5211_S\t23\n#define AR5K_USEC_TX_LATENCY_5210\t0x000fc000\t \n#define AR5K_USEC_TX_LATENCY_5210_S\t14\n#define AR5K_USEC_RX_LATENCY_5210\t0x03f00000\t \n#define AR5K_USEC_RX_LATENCY_5210_S\t20\n\n \n#define AR5K_BEACON_5210\t0x8024\t\t\t \n#define AR5K_BEACON_5211\t0x8020\t\t\t \n#define AR5K_BEACON\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_BEACON_5210 : AR5K_BEACON_5211)\n#define AR5K_BEACON_PERIOD\t0x0000ffff\t \n#define AR5K_BEACON_PERIOD_S\t0\n#define AR5K_BEACON_TIM\t\t0x007f0000\t \n#define AR5K_BEACON_TIM_S\t16\n#define AR5K_BEACON_ENABLE\t0x00800000\t \n#define AR5K_BEACON_RESET_TSF\t0x01000000\t \n\n \n#define AR5K_CFP_PERIOD_5210\t0x8028\n#define AR5K_CFP_PERIOD_5211\t0x8024\n#define AR5K_CFP_PERIOD\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_CFP_PERIOD_5210 : AR5K_CFP_PERIOD_5211)\n\n \n#define AR5K_TIMER0_5210\t0x802c\n#define AR5K_TIMER0_5211\t0x8028\n#define AR5K_TIMER0\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_TIMER0_5210 : AR5K_TIMER0_5211)\n\n \n#define AR5K_TIMER1_5210\t0x8030\n#define AR5K_TIMER1_5211\t0x802c\n#define AR5K_TIMER1\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_TIMER1_5210 : AR5K_TIMER1_5211)\n\n \n#define AR5K_TIMER2_5210\t0x8034\n#define AR5K_TIMER2_5211\t0x8030\n#define AR5K_TIMER2\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_TIMER2_5210 : AR5K_TIMER2_5211)\n\n \n#define AR5K_TIMER3_5210\t0x8038\n#define AR5K_TIMER3_5211\t0x8034\n#define AR5K_TIMER3\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_TIMER3_5210 : AR5K_TIMER3_5211)\n\n\n \n#define AR5K_IFS0\t\t0x8040\n#define AR5K_IFS0_SIFS\t\t0x000007ff\n#define AR5K_IFS0_SIFS_S\t0\n#define AR5K_IFS0_DIFS\t\t0x007ff800\n#define AR5K_IFS0_DIFS_S\t11\n\n \n#define AR5K_IFS1\t\t0x8044\n#define AR5K_IFS1_PIFS\t\t0x00000fff\n#define AR5K_IFS1_PIFS_S\t0\n#define AR5K_IFS1_EIFS\t\t0x03fff000\n#define AR5K_IFS1_EIFS_S\t12\n#define AR5K_IFS1_CS_EN\t\t0x04000000\n#define AR5K_IFS1_CS_EN_S\t26\n\n \n#define AR5K_CFP_DUR_5210\t0x8048\n#define AR5K_CFP_DUR_5211\t0x8038\n#define AR5K_CFP_DUR\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_CFP_DUR_5210 : AR5K_CFP_DUR_5211)\n\n \n#define AR5K_RX_FILTER_5210\t0x804c\t\t\t \n#define AR5K_RX_FILTER_5211\t0x803c\t\t\t \n#define AR5K_RX_FILTER\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_RX_FILTER_5210 : AR5K_RX_FILTER_5211)\n#define\tAR5K_RX_FILTER_UCAST\t0x00000001\t \n#define\tAR5K_RX_FILTER_MCAST\t0x00000002\t \n#define\tAR5K_RX_FILTER_BCAST\t0x00000004\t \n#define\tAR5K_RX_FILTER_CONTROL\t0x00000008\t \n#define\tAR5K_RX_FILTER_BEACON\t0x00000010\t \n#define\tAR5K_RX_FILTER_PROM\t0x00000020\t \n#define\tAR5K_RX_FILTER_XRPOLL\t0x00000040\t \n#define\tAR5K_RX_FILTER_PROBEREQ 0x00000080\t \n#define\tAR5K_RX_FILTER_PHYERR_5212\t0x00000100\t \n#define\tAR5K_RX_FILTER_RADARERR_5212\t0x00000200\t \n#define AR5K_RX_FILTER_PHYERR_5211\t0x00000040\t \n#define AR5K_RX_FILTER_RADARERR_5211\t0x00000080\t \n#define AR5K_RX_FILTER_PHYERR  \\\n\t((ah->ah_version == AR5K_AR5211 ? \\\n\tAR5K_RX_FILTER_PHYERR_5211 : AR5K_RX_FILTER_PHYERR_5212))\n#define        AR5K_RX_FILTER_RADARERR \\\n\t((ah->ah_version == AR5K_AR5211 ? \\\n\tAR5K_RX_FILTER_RADARERR_5211 : AR5K_RX_FILTER_RADARERR_5212))\n\n \n#define AR5K_MCAST_FILTER0_5210\t0x8050\n#define AR5K_MCAST_FILTER0_5211\t0x8040\n#define AR5K_MCAST_FILTER0\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_MCAST_FILTER0_5210 : AR5K_MCAST_FILTER0_5211)\n\n \n#define AR5K_MCAST_FILTER1_5210\t0x8054\n#define AR5K_MCAST_FILTER1_5211\t0x8044\n#define AR5K_MCAST_FILTER1\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_MCAST_FILTER1_5210 : AR5K_MCAST_FILTER1_5211)\n\n\n \n#define AR5K_TX_MASK0\t0x8058\n\n \n#define AR5K_TX_MASK1\t0x805c\n\n \n#define AR5K_CLR_TMASK\t0x8060\n\n \n#define AR5K_TRIG_LVL\t0x8064\n\n\n \n#define AR5K_DIAG_SW_5210\t\t0x8068\t\t\t \n#define AR5K_DIAG_SW_5211\t\t0x8048\t\t\t \n#define AR5K_DIAG_SW\t\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_5210 : AR5K_DIAG_SW_5211)\n#define AR5K_DIAG_SW_DIS_WEP_ACK\t0x00000001\t \n#define AR5K_DIAG_SW_DIS_ACK\t\t0x00000002\t \n#define AR5K_DIAG_SW_DIS_CTS\t\t0x00000004\t \n#define AR5K_DIAG_SW_DIS_ENC\t\t0x00000008\t \n#define AR5K_DIAG_SW_DIS_DEC\t\t0x00000010\t \n#define AR5K_DIAG_SW_DIS_TX_5210\t0x00000020\t \n#define AR5K_DIAG_SW_DIS_RX_5210\t0x00000040\t \n#define AR5K_DIAG_SW_DIS_RX_5211\t0x00000020\n#define\tAR5K_DIAG_SW_DIS_RX\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_DIS_RX_5210 : AR5K_DIAG_SW_DIS_RX_5211)\n#define AR5K_DIAG_SW_LOOP_BACK_5210\t0x00000080\t \n#define AR5K_DIAG_SW_LOOP_BACK_5211\t0x00000040\n#define AR5K_DIAG_SW_LOOP_BACK\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_LOOP_BACK_5210 : AR5K_DIAG_SW_LOOP_BACK_5211)\n#define AR5K_DIAG_SW_CORR_FCS_5210\t0x00000100\t \n#define AR5K_DIAG_SW_CORR_FCS_5211\t0x00000080\n#define AR5K_DIAG_SW_CORR_FCS\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_CORR_FCS_5210 : AR5K_DIAG_SW_CORR_FCS_5211)\n#define AR5K_DIAG_SW_CHAN_INFO_5210\t0x00000200\t \n#define AR5K_DIAG_SW_CHAN_INFO_5211\t0x00000100\n#define AR5K_DIAG_SW_CHAN_INFO\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_CHAN_INFO_5210 : AR5K_DIAG_SW_CHAN_INFO_5211)\n#define AR5K_DIAG_SW_EN_SCRAM_SEED_5210\t0x00000400\t \n#define AR5K_DIAG_SW_EN_SCRAM_SEED_5211\t0x00000200\n#define AR5K_DIAG_SW_EN_SCRAM_SEED\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_EN_SCRAM_SEED_5210 : AR5K_DIAG_SW_EN_SCRAM_SEED_5211)\n#define AR5K_DIAG_SW_ECO_ENABLE\t\t0x00000400\t \n#define AR5K_DIAG_SW_SCVRAM_SEED\t0x0003f800\t \n#define AR5K_DIAG_SW_SCRAM_SEED_M\t0x0001fc00\t \n#define AR5K_DIAG_SW_SCRAM_SEED_S\t10\n#define AR5K_DIAG_SW_DIS_SEQ_INC_5210\t0x00040000\t \n#define AR5K_DIAG_SW_FRAME_NV0_5210\t0x00080000\n#define AR5K_DIAG_SW_FRAME_NV0_5211\t0x00020000\t \n#define\tAR5K_DIAG_SW_FRAME_NV0\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_DIAG_SW_FRAME_NV0_5210 : AR5K_DIAG_SW_FRAME_NV0_5211)\n#define AR5K_DIAG_SW_OBSPT_M\t\t0x000c0000\t \n#define AR5K_DIAG_SW_OBSPT_S\t\t18\n#define AR5K_DIAG_SW_RX_CLEAR_HIGH\t0x00100000\t \n#define AR5K_DIAG_SW_IGNORE_CARR_SENSE\t0x00200000\t \n#define AR5K_DIAG_SW_CHANNEL_IDLE_HIGH\t0x00400000\t \n#define AR5K_DIAG_SW_PHEAR_ME\t\t0x00800000\t \n\n \n#define AR5K_TSF_L32_5210\t0x806c\n#define AR5K_TSF_L32_5211\t0x804c\n#define\tAR5K_TSF_L32\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_TSF_L32_5210 : AR5K_TSF_L32_5211)\n\n \n#define AR5K_TSF_U32_5210\t0x8070\n#define AR5K_TSF_U32_5211\t0x8050\n#define\tAR5K_TSF_U32\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_TSF_U32_5210 : AR5K_TSF_U32_5211)\n\n \n#define AR5K_LAST_TSTP\t0x8080\n\n \n#define AR5K_ADDAC_TEST\t\t\t0x8054\t\t\t \n#define AR5K_ADDAC_TEST_TXCONT\t\t0x00000001\t \n#define AR5K_ADDAC_TEST_TST_MODE\t0x00000002\t \n#define AR5K_ADDAC_TEST_LOOP_EN\t\t0x00000004\t \n#define AR5K_ADDAC_TEST_LOOP_LEN\t0x00000008\t \n#define AR5K_ADDAC_TEST_USE_U8\t\t0x00004000\t \n#define AR5K_ADDAC_TEST_MSB\t\t0x00008000\t \n#define AR5K_ADDAC_TEST_TRIG_SEL\t0x00010000\t \n#define AR5K_ADDAC_TEST_TRIG_PTY\t0x00020000\t \n#define AR5K_ADDAC_TEST_RXCONT\t\t0x00040000\t \n#define AR5K_ADDAC_TEST_CAPTURE\t\t0x00080000\t \n#define AR5K_ADDAC_TEST_TST_ARM\t\t0x00100000\t \n\n \n#define AR5K_DEFAULT_ANTENNA\t0x8058\n\n \n#define AR5K_FRAME_CTL_QOSM\t0x805c\n\n \n#define AR5K_SEQ_MASK\t0x8060\n\n \n#define AR5K_RETRY_CNT\t\t0x8084\t\t\t \n#define AR5K_RETRY_CNT_SSH\t0x0000003f\t \n#define AR5K_RETRY_CNT_SLG\t0x00000fc0\t \n\n \n#define AR5K_BACKOFF\t\t0x8088\t\t\t \n#define AR5K_BACKOFF_CW\t\t0x000003ff\t \n#define AR5K_BACKOFF_CNT\t0x03ff0000\t \n\n\n\n \n#define AR5K_NAV_5210\t\t0x808c\n#define AR5K_NAV_5211\t\t0x8084\n#define\tAR5K_NAV\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_NAV_5210 : AR5K_NAV_5211)\n\n \n\n \n#define AR5K_RTS_OK_5210\t0x8090\n#define AR5K_RTS_OK_5211\t0x8088\n#define\tAR5K_RTS_OK\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_RTS_OK_5210 : AR5K_RTS_OK_5211)\n\n \n#define AR5K_RTS_FAIL_5210\t0x8094\n#define AR5K_RTS_FAIL_5211\t0x808c\n#define\tAR5K_RTS_FAIL\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_RTS_FAIL_5210 : AR5K_RTS_FAIL_5211)\n\n \n#define AR5K_ACK_FAIL_5210\t0x8098\n#define AR5K_ACK_FAIL_5211\t0x8090\n#define\tAR5K_ACK_FAIL\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_ACK_FAIL_5210 : AR5K_ACK_FAIL_5211)\n\n \n#define AR5K_FCS_FAIL_5210\t0x809c\n#define AR5K_FCS_FAIL_5211\t0x8094\n#define\tAR5K_FCS_FAIL\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_FCS_FAIL_5210 : AR5K_FCS_FAIL_5211)\n\n \n#define AR5K_BEACON_CNT_5210\t0x80a0\n#define AR5K_BEACON_CNT_5211\t0x8098\n#define\tAR5K_BEACON_CNT\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\tAR5K_BEACON_CNT_5210 : AR5K_BEACON_CNT_5211)\n\n\n \n\n \n#define AR5K_TPC\t\t\t0x80e8\n#define AR5K_TPC_ACK\t\t\t0x0000003f\t \n#define AR5K_TPC_ACK_S\t\t\t0\n#define AR5K_TPC_CTS\t\t\t0x00003f00\t \n#define AR5K_TPC_CTS_S\t\t\t8\n#define AR5K_TPC_CHIRP\t\t\t0x003f0000\t \n#define AR5K_TPC_CHIRP_S\t\t16\n#define AR5K_TPC_DOPPLER\t\t0x0f000000\t \n#define AR5K_TPC_DOPPLER_S\t\t24\n\n \n#define AR5K_XRMODE\t\t\t0x80c0\t\t\t \n#define\tAR5K_XRMODE_POLL_TYPE_M\t\t0x0000003f\t \n#define\tAR5K_XRMODE_POLL_TYPE_S\t\t0\n#define\tAR5K_XRMODE_POLL_SUBTYPE_M\t0x0000003c\t \n#define\tAR5K_XRMODE_POLL_SUBTYPE_S\t2\n#define\tAR5K_XRMODE_POLL_WAIT_ALL\t0x00000080\t \n#define\tAR5K_XRMODE_SIFS_DELAY\t\t0x000fff00\t \n#define\tAR5K_XRMODE_FRAME_HOLD_M\t0xfff00000\t \n#define\tAR5K_XRMODE_FRAME_HOLD_S\t20\n\n \n#define AR5K_XRDELAY\t\t\t0x80c4\t\t\t \n#define AR5K_XRDELAY_SLOT_DELAY_M\t0x0000ffff\t \n#define AR5K_XRDELAY_SLOT_DELAY_S\t0\n#define AR5K_XRDELAY_CHIRP_DELAY_M\t0xffff0000\t \n#define AR5K_XRDELAY_CHIRP_DELAY_S\t16\n\n \n#define AR5K_XRTIMEOUT\t\t\t0x80c8\t\t\t \n#define AR5K_XRTIMEOUT_CHIRP_M\t\t0x0000ffff\t \n#define AR5K_XRTIMEOUT_CHIRP_S\t\t0\n#define AR5K_XRTIMEOUT_POLL_M\t\t0xffff0000\t \n#define AR5K_XRTIMEOUT_POLL_S\t\t16\n\n \n#define AR5K_XRCHIRP\t\t\t0x80cc\t\t\t \n#define AR5K_XRCHIRP_SEND\t\t0x00000001\t \n#define AR5K_XRCHIRP_GAP\t\t0xffff0000\t \n\n \n#define AR5K_XRSTOMP\t\t\t0x80d0\t\t\t \n#define AR5K_XRSTOMP_TX\t\t\t0x00000001\t \n#define AR5K_XRSTOMP_RX\t\t\t0x00000002\t \n#define AR5K_XRSTOMP_TX_RSSI\t\t0x00000004\t \n#define AR5K_XRSTOMP_TX_BSSID\t\t0x00000008\t \n#define AR5K_XRSTOMP_DATA\t\t0x00000010\t \n#define AR5K_XRSTOMP_RSSI_THRES\t\t0x0000ff00\t \n\n \n#define AR5K_SLEEP0\t\t\t0x80d4\t\t\t \n#define AR5K_SLEEP0_NEXT_DTIM\t\t0x0007ffff\t \n#define AR5K_SLEEP0_NEXT_DTIM_S\t\t0\n#define AR5K_SLEEP0_ASSUME_DTIM\t\t0x00080000\t \n#define AR5K_SLEEP0_ENH_SLEEP_EN\t0x00100000\t \n#define AR5K_SLEEP0_CABTO\t\t0xff000000\t \n#define AR5K_SLEEP0_CABTO_S\t\t24\n\n \n#define AR5K_SLEEP1\t\t\t0x80d8\t\t\t \n#define AR5K_SLEEP1_NEXT_TIM\t\t0x0007ffff\t \n#define AR5K_SLEEP1_NEXT_TIM_S\t\t0\n#define AR5K_SLEEP1_BEACON_TO\t\t0xff000000\t \n#define AR5K_SLEEP1_BEACON_TO_S\t\t24\n\n \n#define AR5K_SLEEP2\t\t\t0x80dc\t\t\t \n#define AR5K_SLEEP2_TIM_PER\t\t0x0000ffff\t \n#define AR5K_SLEEP2_TIM_PER_S\t\t0\n#define AR5K_SLEEP2_DTIM_PER\t\t0xffff0000\t \n#define AR5K_SLEEP2_DTIM_PER_S\t\t16\n\n \n#define AR5K_TXPC\t\t\t0x80e8\t\t\t \n#define AR5K_TXPC_ACK_M\t\t\t0x0000003f\t \n#define AR5K_TXPC_ACK_S\t\t\t0\n#define AR5K_TXPC_CTS_M\t\t\t0x00003f00\t \n#define AR5K_TXPC_CTS_S\t\t\t8\n#define AR5K_TXPC_CHIRP_M\t\t0x003f0000\t \n#define AR5K_TXPC_CHIRP_S\t\t16\n#define AR5K_TXPC_DOPPLER\t\t0x0f000000\t \n#define AR5K_TXPC_DOPPLER_S\t\t24\n\n \n#define AR5K_PROFCNT_TX\t\t\t0x80ec\t \n#define AR5K_PROFCNT_RX\t\t\t0x80f0\t \n#define AR5K_PROFCNT_RXCLR\t\t0x80f4\t \n#define AR5K_PROFCNT_CYCLE\t\t0x80f8\t \n\n \n#define AR5K_QUIET_CTL1\t\t\t0x80fc\t\t\t \n#define AR5K_QUIET_CTL1_NEXT_QT_TSF\t0x0000ffff\t \n#define AR5K_QUIET_CTL1_NEXT_QT_TSF_S\t0\n#define AR5K_QUIET_CTL1_QT_EN\t\t0x00010000\t \n#define AR5K_QUIET_CTL1_ACK_CTS_EN\t0x00020000\t \n\n#define AR5K_QUIET_CTL2\t\t\t0x8100\t\t\t \n#define AR5K_QUIET_CTL2_QT_PER\t\t0x0000ffff\t \n#define AR5K_QUIET_CTL2_QT_PER_S\t0\n#define AR5K_QUIET_CTL2_QT_DUR\t\t0xffff0000\t \n#define AR5K_QUIET_CTL2_QT_DUR_S\t16\n\n \n#define AR5K_TSF_PARM\t\t\t0x8104\t\t\t \n#define AR5K_TSF_PARM_INC\t\t0x000000ff\t \n#define AR5K_TSF_PARM_INC_S\t\t0\n\n \n#define AR5K_QOS_NOACK\t\t\t0x8108\t\t\t \n#define AR5K_QOS_NOACK_2BIT_VALUES\t0x0000000f\t \n#define AR5K_QOS_NOACK_2BIT_VALUES_S\t0\n#define AR5K_QOS_NOACK_BIT_OFFSET\t0x00000070\t \n#define AR5K_QOS_NOACK_BIT_OFFSET_S\t4\n#define AR5K_QOS_NOACK_BYTE_OFFSET\t0x00000180\t \n#define AR5K_QOS_NOACK_BYTE_OFFSET_S\t7\n\n \n#define AR5K_PHY_ERR_FIL\t\t0x810c\n#define AR5K_PHY_ERR_FIL_RADAR\t\t0x00000020\t \n#define AR5K_PHY_ERR_FIL_OFDM\t\t0x00020000\t \n#define AR5K_PHY_ERR_FIL_CCK\t\t0x02000000\t \n\n \n#define AR5K_XRLAT_TX\t\t0x8110\n\n \n#define AR5K_ACKSIFS\t\t0x8114\t\t\t \n#define AR5K_ACKSIFS_INC\t0x00000000\t \n\n \n#define\tAR5K_MIC_QOS_CTL\t\t0x8118\t\t\t \n#define\tAR5K_MIC_QOS_CTL_OFF(_n)\t(1 << (_n * 2))\n#define\tAR5K_MIC_QOS_CTL_MQ_EN\t\t0x00010000\t \n\n \n#define\tAR5K_MIC_QOS_SEL\t\t0x811c\n#define\tAR5K_MIC_QOS_SEL_OFF(_n)\t(1 << (_n * 4))\n\n \n#define\tAR5K_MISC_MODE\t\t\t0x8120\t\t\t \n#define\tAR5K_MISC_MODE_FBSSID_MATCH\t0x00000001\t \n#define\tAR5K_MISC_MODE_ACKSIFS_MEM\t0x00000002\t \n#define\tAR5K_MISC_MODE_COMBINED_MIC\t0x00000004\t \n \n\n \n#define\tAR5K_OFDM_FIL_CNT\t\t0x8124\n\n \n#define\tAR5K_CCK_FIL_CNT\t\t0x8128\n\n \n#define\tAR5K_PHYERR_CNT1\t\t0x812c\n#define\tAR5K_PHYERR_CNT1_MASK\t\t0x8130\n\n#define\tAR5K_PHYERR_CNT2\t\t0x8134\n#define\tAR5K_PHYERR_CNT2_MASK\t\t0x8138\n\n \n#define ATH5K_PHYERR_CNT_MAX\t\t0x00c00000\n\n \n#define\tAR5K_TSF_THRES\t\t\t0x813c\n\n \n\n \n#define\tAR5K_RATE_ACKSIFS_BASE\t\t0x8680\t\t\t \n#define\tAR5K_RATE_ACKSIFS(_n)\t\t(AR5K_RATE_ACKSIFS_BSE + ((_n) << 2))\n#define\tAR5K_RATE_ACKSIFS_NORMAL\t0x00000001\t \n#define\tAR5K_RATE_ACKSIFS_TURBO\t\t0x00000400\t \n\n \n#define AR5K_RATE_DUR_BASE\t\t0x8700\n#define AR5K_RATE_DUR(_n)\t\t(AR5K_RATE_DUR_BASE + ((_n) << 2))\n\n \n#define AR5K_RATE2DB_BASE\t\t0x87c0\n#define AR5K_RATE2DB(_n)\t\t(AR5K_RATE2DB_BASE + ((_n) << 2))\n\n \n#define AR5K_DB2RATE_BASE\t\t0x87e0\n#define AR5K_DB2RATE(_n)\t\t(AR5K_DB2RATE_BASE + ((_n) << 2))\n\n \n\n#define AR5K_KEYTABLE_SIZE_5210\t\t64\n#define AR5K_KEYTABLE_SIZE_5211\t\t128\n\n \n\n \n#define\tAR5K_PHY_BASE\t\t\t0x9800\n#define\tAR5K_PHY(_n)\t\t\t(AR5K_PHY_BASE + ((_n) << 2))\n\n \n#define\tAR5K_PHY_TST2\t\t\t0x9800\t\t\t \n#define AR5K_PHY_TST2_TRIG_SEL\t\t0x00000007\t \n#define AR5K_PHY_TST2_TRIG\t\t0x00000010\t \n#define AR5K_PHY_TST2_CBUS_MODE\t\t0x00000060\t \n#define AR5K_PHY_TST2_CLK32\t\t0x00000400\t \n#define AR5K_PHY_TST2_CHANCOR_DUMP_EN\t0x00000800\t \n#define AR5K_PHY_TST2_EVEN_CHANCOR_DUMP\t0x00001000\t \n#define AR5K_PHY_TST2_RFSILENT_EN\t0x00002000\t \n#define AR5K_PHY_TST2_ALT_RFDATA\t0x00004000\t \n#define AR5K_PHY_TST2_MINI_OBS_EN\t0x00008000\t \n#define AR5K_PHY_TST2_RX2_IS_RX5_INV\t0x00010000\t \n#define AR5K_PHY_TST2_SLOW_CLK160\t0x00020000\t \n#define AR5K_PHY_TST2_AGC_OBS_SEL_3\t0x00040000\t \n#define AR5K_PHY_TST2_BBB_OBS_SEL\t0x00080000\t \n#define AR5K_PHY_TST2_ADC_OBS_SEL\t0x00800000\t \n#define AR5K_PHY_TST2_RX_CLR_SEL\t0x08000000\t \n#define AR5K_PHY_TST2_FORCE_AGC_CLR\t0x10000000\t \n#define AR5K_PHY_SHIFT_2GHZ\t\t0x00004007\t \n#define AR5K_PHY_SHIFT_5GHZ\t\t0x00000007\t \n\n \n#define\tAR5K_PHY_TURBO\t\t\t0x9804\t\t\t \n#define\tAR5K_PHY_TURBO_MODE\t\t0x00000001\t \n#define\tAR5K_PHY_TURBO_SHORT\t\t0x00000002\t \n#define\tAR5K_PHY_TURBO_MIMO\t\t0x00000004\t \n\n \n#define\tAR5K_PHY_AGC\t\t\t0x9808\t\t\t \n#define\tAR5K_PHY_TST1\t\t\t0x9808\n#define\tAR5K_PHY_AGC_DISABLE\t\t0x08000000\t \n#define\tAR5K_PHY_TST1_TXHOLD\t\t0x00003800\t \n#define\tAR5K_PHY_TST1_TXSRC_SRC\t\t0x00000002\t \n#define\tAR5K_PHY_TST1_TXSRC_SRC_S\t1\n#define\tAR5K_PHY_TST1_TXSRC_ALT\t\t0x00000080\t \n#define\tAR5K_PHY_TST1_TXSRC_ALT_S\t7\n\n\n \n#define\tAR5K_PHY_TIMING_3\t\t0x9814\n#define\tAR5K_PHY_TIMING_3_DSC_MAN\t0xfffe0000\n#define\tAR5K_PHY_TIMING_3_DSC_MAN_S\t17\n#define\tAR5K_PHY_TIMING_3_DSC_EXP\t0x0001e000\n#define\tAR5K_PHY_TIMING_3_DSC_EXP_S\t13\n\n \n#define\tAR5K_PHY_CHIP_ID\t\t0x9818\n\n \n#define\tAR5K_PHY_ACT\t\t\t0x981c\t\t\t \n#define\tAR5K_PHY_ACT_ENABLE\t\t0x00000001\t \n#define\tAR5K_PHY_ACT_DISABLE\t\t0x00000002\t \n\n \n#define AR5K_PHY_RF_CTL2\t\t0x9824\t\t\t \n#define\tAR5K_PHY_RF_CTL2_TXF2TXD_START\t0x0000000f\t \n#define\tAR5K_PHY_RF_CTL2_TXF2TXD_START_S\t0\n\n#define AR5K_PHY_RF_CTL3\t\t0x9828\t\t\t \n#define AR5K_PHY_RF_CTL3_TXE2XLNA_ON\t0x0000ff00\t \n#define\tAR5K_PHY_RF_CTL3_TXE2XLNA_ON_S\t8\n\n#define\tAR5K_PHY_ADC_CTL\t\t\t0x982c\n#define\tAR5K_PHY_ADC_CTL_INBUFGAIN_OFF\t\t0x00000003\n#define\tAR5K_PHY_ADC_CTL_INBUFGAIN_OFF_S\t0\n#define\tAR5K_PHY_ADC_CTL_PWD_DAC_OFF\t\t0x00002000\n#define\tAR5K_PHY_ADC_CTL_PWD_BAND_GAP_OFF\t0x00004000\n#define\tAR5K_PHY_ADC_CTL_PWD_ADC_OFF\t\t0x00008000\n#define\tAR5K_PHY_ADC_CTL_INBUFGAIN_ON\t\t0x00030000\n#define\tAR5K_PHY_ADC_CTL_INBUFGAIN_ON_S\t\t16\n\n#define AR5K_PHY_RF_CTL4\t\t0x9834\t\t\t \n#define AR5K_PHY_RF_CTL4_TXF2XPA_A_ON\t0x00000001\t \n#define AR5K_PHY_RF_CTL4_TXF2XPA_B_ON\t0x00000100\t \n#define\tAR5K_PHY_RF_CTL4_TXE2XPA_A_OFF\t0x00010000\t \n#define AR5K_PHY_RF_CTL4_TXE2XPA_B_OFF\t0x01000000\t \n\n \n#define\tAR5K_PHY_PA_CTL\t\t\t0x9838\t\t\t \n#define\tAR5K_PHY_PA_CTL_XPA_A_HI\t0x00000001\t \n#define\tAR5K_PHY_PA_CTL_XPA_B_HI\t0x00000002\t \n#define\tAR5K_PHY_PA_CTL_XPA_A_EN\t0x00000004\t \n#define\tAR5K_PHY_PA_CTL_XPA_B_EN\t0x00000008\t \n\n \n#define AR5K_PHY_SETTLING\t\t0x9844\t\t\t \n#define\tAR5K_PHY_SETTLING_AGC\t\t0x0000007f\t \n#define\tAR5K_PHY_SETTLING_AGC_S\t\t0\n#define\tAR5K_PHY_SETTLING_SWITCH\t0x00003f80\t \n#define\tAR5K_PHY_SETTLING_SWITCH_S\t7\n\n \n#define AR5K_PHY_GAIN\t\t\t0x9848\t\t\t \n#define\tAR5K_PHY_GAIN_TXRX_ATTEN\t0x0003f000\t \n#define\tAR5K_PHY_GAIN_TXRX_ATTEN_S\t12\n#define\tAR5K_PHY_GAIN_TXRX_RF_MAX\t0x007c0000\n#define\tAR5K_PHY_GAIN_TXRX_RF_MAX_S\t18\n\n#define\tAR5K_PHY_GAIN_OFFSET\t\t0x984c\t\t\t \n#define\tAR5K_PHY_GAIN_OFFSET_RXTX_FLAG\t0x00020000\t \n\n \n#define AR5K_PHY_DESIRED_SIZE\t\t0x9850\t\t\t \n#define\tAR5K_PHY_DESIRED_SIZE_ADC\t0x000000ff\t \n#define\tAR5K_PHY_DESIRED_SIZE_ADC_S\t0\n#define\tAR5K_PHY_DESIRED_SIZE_PGA\t0x0000ff00\t \n#define\tAR5K_PHY_DESIRED_SIZE_PGA_S\t8\n#define\tAR5K_PHY_DESIRED_SIZE_TOT\t0x0ff00000\t \n#define\tAR5K_PHY_DESIRED_SIZE_TOT_S\t20\n\n \n#define\tAR5K_PHY_SIG\t\t\t0x9858\t\t\t \n#define\tAR5K_PHY_SIG_FIRSTEP\t\t0x0003f000\t \n#define\tAR5K_PHY_SIG_FIRSTEP_S\t\t12\n#define\tAR5K_PHY_SIG_FIRPWR\t\t0x03fc0000\t \n#define\tAR5K_PHY_SIG_FIRPWR_S\t\t18\n\n \n#define\tAR5K_PHY_AGCCOARSE\t\t0x985c\t\t\t \n#define\tAR5K_PHY_AGCCOARSE_LO\t\t0x00007f80\t \n#define\tAR5K_PHY_AGCCOARSE_LO_S\t\t7\n#define\tAR5K_PHY_AGCCOARSE_HI\t\t0x003f8000\t \n#define\tAR5K_PHY_AGCCOARSE_HI_S\t\t15\n\n \n#define\tAR5K_PHY_AGCCTL\t\t\t0x9860\t\t\t \n#define\tAR5K_PHY_AGCCTL_CAL\t\t0x00000001\t \n#define\tAR5K_PHY_AGCCTL_NF\t\t0x00000002\t \n#define\tAR5K_PHY_AGCCTL_OFDM_DIV_DIS\t0x00000008\t \n#define\tAR5K_PHY_AGCCTL_NF_EN\t\t0x00008000\t \n#define\tAR5K_PHY_AGCTL_FLTR_CAL\t\t0x00010000\t \n#define\tAR5K_PHY_AGCCTL_NF_NOUPDATE\t0x00020000\t \n\n \n#define AR5K_PHY_NF\t\t\t0x9864\t\t\t \n#define AR5K_PHY_NF_M\t\t\t0x000001ff\t \n#define AR5K_PHY_NF_SVAL(_n)           (((_n) & AR5K_PHY_NF_M) | (1 << 9))\n#define\tAR5K_PHY_NF_THRESH62\t\t0x0007f000\t \n#define\tAR5K_PHY_NF_THRESH62_S\t\t12\n#define\tAR5K_PHY_NF_MINCCA_PWR\t\t0x0ff80000\t \n#define\tAR5K_PHY_NF_MINCCA_PWR_S\t19\n\n \n#define\tAR5K_PHY_ADCSAT\t\t\t0x9868\n#define\tAR5K_PHY_ADCSAT_ICNT\t\t0x0001f800\n#define\tAR5K_PHY_ADCSAT_ICNT_S\t\t11\n#define\tAR5K_PHY_ADCSAT_THR\t\t0x000007e0\n#define\tAR5K_PHY_ADCSAT_THR_S\t\t5\n\n \n\n \n#define AR5K_PHY_WEAK_OFDM_HIGH_THR\t\t0x9868\n#define AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_COUNT\t0x0000001f\n#define AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_COUNT_S\t0\n#define AR5K_PHY_WEAK_OFDM_HIGH_THR_M1\t\t0x00fe0000\n#define AR5K_PHY_WEAK_OFDM_HIGH_THR_M1_S\t17\n#define AR5K_PHY_WEAK_OFDM_HIGH_THR_M2\t\t0x7f000000\n#define AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_S\t24\n\n \n#define AR5K_PHY_WEAK_OFDM_LOW_THR\t\t0x986c\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_SELFCOR_EN\t0x00000001\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_M2_COUNT\t0x00003f00\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_M2_COUNT_S\t8\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_M1\t\t0x001fc000\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_M1_S\t\t14\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_M2\t\t0x0fe00000\n#define AR5K_PHY_WEAK_OFDM_LOW_THR_M2_S\t\t21\n\n\n \n#define AR5K_PHY_SCR\t\t\t0x9870\n\n#define AR5K_PHY_SLMT\t\t\t0x9874\n#define AR5K_PHY_SLMT_32MHZ\t\t0x0000007f\n\n#define AR5K_PHY_SCAL\t\t\t0x9878\n#define AR5K_PHY_SCAL_32MHZ\t\t0x0000000e\n#define\tAR5K_PHY_SCAL_32MHZ_5311\t0x00000008\n#define\tAR5K_PHY_SCAL_32MHZ_2417\t0x0000000a\n#define\tAR5K_PHY_SCAL_32MHZ_HB63\t0x00000032\n\n \n#define\tAR5K_PHY_PLL\t\t\t0x987c\n#define\tAR5K_PHY_PLL_20MHZ\t\t0x00000013\t \n \n#define\tAR5K_PHY_PLL_40MHZ_5211\t\t0x00000018\n#define\tAR5K_PHY_PLL_40MHZ_5212\t\t0x000000aa\n#define\tAR5K_PHY_PLL_40MHZ_5413\t\t0x00000004\n#define\tAR5K_PHY_PLL_40MHZ\t\t(ah->ah_version == AR5K_AR5211 ? \\\n\t\t\t\t\tAR5K_PHY_PLL_40MHZ_5211 : AR5K_PHY_PLL_40MHZ_5212)\n \n#define\tAR5K_PHY_PLL_44MHZ_5211\t\t0x00000019\n#define\tAR5K_PHY_PLL_44MHZ_5212\t\t0x000000ab\n#define\tAR5K_PHY_PLL_44MHZ\t\t(ah->ah_version == AR5K_AR5211 ? \\\n\t\t\t\t\tAR5K_PHY_PLL_44MHZ_5211 : AR5K_PHY_PLL_44MHZ_5212)\n\n#define AR5K_PHY_PLL_RF5111\t\t0x00000000\n#define AR5K_PHY_PLL_RF5112\t\t0x00000040\n#define\tAR5K_PHY_PLL_HALF_RATE\t\t0x00000100\n#define\tAR5K_PHY_PLL_QUARTER_RATE\t0x00000200\n\n \n\n#define AR5K_RF_BUFFER\t\t\t0x989c\n#define AR5K_RF_BUFFER_CONTROL_0\t0x98c0\t \n#define AR5K_RF_BUFFER_CONTROL_1\t0x98c4\t \n#define AR5K_RF_BUFFER_CONTROL_2\t0x98cc\t \n\n#define AR5K_RF_BUFFER_CONTROL_3\t0x98d0\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define AR5K_RF_BUFFER_CONTROL_4\t0x98d4   \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define AR5K_RF_BUFFER_CONTROL_5\t0x98d8\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define AR5K_RF_BUFFER_CONTROL_6\t0x98dc\t \n\n \n#define AR5K_PHY_RFSTG\t\t\t0x98d4\n#define AR5K_PHY_RFSTG_DISABLE\t\t0x00000021\n\n \n#define\tAR5K_PHY_BIN_MASK_1\t0x9900\n#define\tAR5K_PHY_BIN_MASK_2\t0x9904\n#define\tAR5K_PHY_BIN_MASK_3\t0x9908\n\n#define\tAR5K_PHY_BIN_MASK_CTL\t\t0x990c\n#define\tAR5K_PHY_BIN_MASK_CTL_MASK_4\t0x00003fff\n#define\tAR5K_PHY_BIN_MASK_CTL_MASK_4_S\t0\n#define\tAR5K_PHY_BIN_MASK_CTL_RATE\t0xff000000\n#define\tAR5K_PHY_BIN_MASK_CTL_RATE_S\t24\n\n \n#define AR5K_PHY_ANT_CTL\t\t0x9910\t\t\t \n#define\tAR5K_PHY_ANT_CTL_TXRX_EN\t0x00000001\t \n#define\tAR5K_PHY_ANT_CTL_SECTORED_ANT\t0x00000004\t \n#define\tAR5K_PHY_ANT_CTL_HITUNE5\t0x00000008\t \n#define\tAR5K_PHY_ANT_CTL_SWTABLE_IDLE\t0x000003f0\t \n#define\tAR5K_PHY_ANT_CTL_SWTABLE_IDLE_S\t4\n\n \n#define\tAR5K_PHY_RX_DELAY\t\t0x9914\t\t\t \n#define\tAR5K_PHY_RX_DELAY_M\t\t0x00003fff\t \n\n \n#define\tAR5K_PHY_MAX_RX_LEN\t\t0x991c\n\n \n#define\tAR5K_PHY_IQ\t\t\t0x9920\t\t\t \n#define\tAR5K_PHY_IQ_CORR_Q_Q_COFF\t0x0000001f\t \n#define\tAR5K_PHY_IQ_CORR_Q_Q_COFF_S\t0\n#define\tAR5K_PHY_IQ_CORR_Q_I_COFF\t0x000007e0\t \n#define\tAR5K_PHY_IQ_CORR_Q_I_COFF_S\t5\n#define\tAR5K_PHY_IQ_CORR_ENABLE\t\t0x00000800\t \n#define\tAR5K_PHY_IQ_CAL_NUM_LOG_MAX\t0x0000f000\t \n#define\tAR5K_PHY_IQ_CAL_NUM_LOG_MAX_S\t12\n#define\tAR5K_PHY_IQ_RUN\t\t\t0x00010000\t \n#define\tAR5K_PHY_IQ_USE_PT_DF\t\t0x00020000\t \n#define\tAR5K_PHY_IQ_EARLY_TRIG_THR\t0x00200000\t \n#define\tAR5K_PHY_IQ_PILOT_MASK_EN\t0x10000000\t \n#define\tAR5K_PHY_IQ_CHAN_MASK_EN\t0x20000000\t \n#define\tAR5K_PHY_IQ_SPUR_FILT_EN\t0x40000000\t \n#define\tAR5K_PHY_IQ_SPUR_RSSI_EN\t0x80000000\t \n\n \n#define\tAR5K_PHY_OFDM_SELFCORR\t\t\t0x9924\t\t\t \n#define\tAR5K_PHY_OFDM_SELFCORR_CYPWR_THR1_EN\t0x00000001\t \n#define\tAR5K_PHY_OFDM_SELFCORR_CYPWR_THR1\t0x000000fe\t \n#define\tAR5K_PHY_OFDM_SELFCORR_CYPWR_THR1_S\t1\n#define\tAR5K_PHY_OFDM_SELFCORR_CYPWR_THR3\t0x00000100\t \n#define\tAR5K_PHY_OFDM_SELFCORR_RSSI_1ATHR_EN\t0x00008000\t \n#define\tAR5K_PHY_OFDM_SELFCORR_RSSI_1ATHR\t0x00010000\t \n#define\tAR5K_PHY_OFDM_SELFCORR_LSCTHR_HIRSSI\t0x00800000\t \n\n \n#define\tAR5K_PHY_WARM_RESET\t\t0x9928\n\n \n#define AR5K_PHY_CTL\t\t\t0x992c\t\t\t \n#define\tAR5K_PHY_CTL_RX_DRAIN_RATE\t0x00000001\t \n#define\tAR5K_PHY_CTL_LATE_TX_SIG_SYM\t0x00000002\t \n#define\tAR5K_PHY_CTL_GEN_SCRAMBLER\t0x00000004\t \n#define\tAR5K_PHY_CTL_TX_ANT_SEL\t\t0x00000008\t \n#define\tAR5K_PHY_CTL_TX_ANT_STATIC\t0x00000010\t \n#define\tAR5K_PHY_CTL_RX_ANT_SEL\t\t0x00000020\t \n#define\tAR5K_PHY_CTL_RX_ANT_STATIC\t0x00000040\t \n#define\tAR5K_PHY_CTL_LOW_FREQ_SLE_EN\t0x00000080\t \n\n \n#define\tAR5K_PHY_PAPD_PROBE\t\t0x9930\n#define\tAR5K_PHY_PAPD_PROBE_SH_HI_PAR\t0x00000001\n#define\tAR5K_PHY_PAPD_PROBE_PCDAC_BIAS\t0x00000002\n#define\tAR5K_PHY_PAPD_PROBE_COMP_GAIN\t0x00000040\n#define\tAR5K_PHY_PAPD_PROBE_TXPOWER\t0x00007e00\n#define\tAR5K_PHY_PAPD_PROBE_TXPOWER_S\t9\n#define\tAR5K_PHY_PAPD_PROBE_TX_NEXT\t0x00008000\n#define\tAR5K_PHY_PAPD_PROBE_PREDIST_EN\t0x00010000\n#define\tAR5K_PHY_PAPD_PROBE_TYPE\t0x01800000\t \n#define\tAR5K_PHY_PAPD_PROBE_TYPE_S\t23\n#define\tAR5K_PHY_PAPD_PROBE_TYPE_OFDM\t0\n#define\tAR5K_PHY_PAPD_PROBE_TYPE_XR\t1\n#define\tAR5K_PHY_PAPD_PROBE_TYPE_CCK\t2\n#define\tAR5K_PHY_PAPD_PROBE_GAINF\t0xfe000000\n#define\tAR5K_PHY_PAPD_PROBE_GAINF_S\t25\n#define\tAR5K_PHY_PAPD_PROBE_INI_5111\t0x00004883\t \n#define\tAR5K_PHY_PAPD_PROBE_INI_5112\t0x00004882\t \n\n \n#define\tAR5K_PHY_TXPOWER_RATE1\t\t\t0x9934\n#define\tAR5K_PHY_TXPOWER_RATE2\t\t\t0x9938\n#define\tAR5K_PHY_TXPOWER_RATE_MAX\t\t0x993c\n#define\tAR5K_PHY_TXPOWER_RATE_MAX_TPC_ENABLE\t0x00000040\n#define\tAR5K_PHY_TXPOWER_RATE3\t\t\t0xa234\n#define\tAR5K_PHY_TXPOWER_RATE4\t\t\t0xa238\n\n \n#define\tAR5K_PHY_FRAME_CTL_5210\t\t0x9804\n#define\tAR5K_PHY_FRAME_CTL_5211\t\t0x9944\n#define\tAR5K_PHY_FRAME_CTL\t\t(ah->ah_version == AR5K_AR5210 ? \\\n\t\t\t\t\tAR5K_PHY_FRAME_CTL_5210 : AR5K_PHY_FRAME_CTL_5211)\n \n#define\tAR5K_PHY_FRAME_CTL_WIN_LEN\t0x00000003\t \n#define\tAR5K_PHY_FRAME_CTL_WIN_LEN_S\t0\n#define\tAR5K_PHY_FRAME_CTL_TX_CLIP\t0x00000038\t \n#define\tAR5K_PHY_FRAME_CTL_TX_CLIP_S\t3\n#define\tAR5K_PHY_FRAME_CTL_PREP_CHINFO\t0x00010000\t \n#define\tAR5K_PHY_FRAME_CTL_EMU\t\t0x80000000\n#define\tAR5K_PHY_FRAME_CTL_EMU_S\t31\n \n#define\tAR5K_PHY_FRAME_CTL_TIMING_ERR\t0x01000000\t \n#define\tAR5K_PHY_FRAME_CTL_PARITY_ERR\t0x02000000\t \n#define\tAR5K_PHY_FRAME_CTL_ILLRATE_ERR\t0x04000000\t \n#define\tAR5K_PHY_FRAME_CTL_ILLLEN_ERR\t0x08000000\t \n#define\tAR5K_PHY_FRAME_CTL_SERVICE_ERR\t0x20000000\n#define\tAR5K_PHY_FRAME_CTL_TXURN_ERR\t0x40000000\t \n#define AR5K_PHY_FRAME_CTL_INI\t\\\n\t\t\t(AR5K_PHY_FRAME_CTL_SERVICE_ERR | \\\n\t\t\t AR5K_PHY_FRAME_CTL_TXURN_ERR | \\\n\t\t\t AR5K_PHY_FRAME_CTL_ILLLEN_ERR | \\\n\t\t\t AR5K_PHY_FRAME_CTL_ILLRATE_ERR | \\\n\t\t\t AR5K_PHY_FRAME_CTL_PARITY_ERR | \\\n\t\t\t AR5K_PHY_FRAME_CTL_TIMING_ERR)\n\n \n#define\tAR5K_PHY_TX_PWR_ADJ\t\t\t0x994c\n#define\tAR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA\t0x00000fc0\n#define\tAR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA_S\t6\n#define\tAR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX\t0x00fc0000\n#define\tAR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX_S\t18\n\n \n#define\tAR5K_PHY_RADAR\t\t\t0x9954\n#define\tAR5K_PHY_RADAR_ENABLE\t\t0x00000001\n#define\tAR5K_PHY_RADAR_DISABLE\t\t0x00000000\n#define AR5K_PHY_RADAR_INBANDTHR\t0x0000003e\t \n#define AR5K_PHY_RADAR_INBANDTHR_S\t1\n\n#define AR5K_PHY_RADAR_PRSSI_THR\t0x00000fc0\t \n#define AR5K_PHY_RADAR_PRSSI_THR_S\t6\n\n#define AR5K_PHY_RADAR_PHEIGHT_THR\t0x0003f000\t \n#define AR5K_PHY_RADAR_PHEIGHT_THR_S\t12\n\n#define AR5K_PHY_RADAR_RSSI_THR\t\t0x00fc0000\t \n#define AR5K_PHY_RADAR_RSSI_THR_S\t18\n\n#define AR5K_PHY_RADAR_FIRPWR_THR\t0x7f000000\t \n#define AR5K_PHY_RADAR_FIRPWR_THRS\t24\n\n \n#define AR5K_PHY_ANT_SWITCH_TABLE_0\t0x9960\n#define AR5K_PHY_ANT_SWITCH_TABLE_1\t0x9964\n\n \n#define AR5K_PHY_NFTHRES\t\t0x9968\n\n \n#define AR5K_PHY_SIGMA_DELTA\t\t0x996C\n#define AR5K_PHY_SIGMA_DELTA_ADC_SEL\t0x00000003\n#define AR5K_PHY_SIGMA_DELTA_ADC_SEL_S\t0\n#define AR5K_PHY_SIGMA_DELTA_FILT2\t0x000000f8\n#define AR5K_PHY_SIGMA_DELTA_FILT2_S\t3\n#define AR5K_PHY_SIGMA_DELTA_FILT1\t0x00001f00\n#define AR5K_PHY_SIGMA_DELTA_FILT1_S\t8\n#define AR5K_PHY_SIGMA_DELTA_ADC_CLIP\t0x01ffe000\n#define AR5K_PHY_SIGMA_DELTA_ADC_CLIP_S\t13\n\n \n#define AR5K_PHY_RESTART\t\t0x9970\t\t \n#define AR5K_PHY_RESTART_DIV_GC\t\t0x001c0000\t \n#define AR5K_PHY_RESTART_DIV_GC_S\t18\n\n \n#define AR5K_PHY_RFBUS_REQ\t\t0x997C\n#define AR5K_PHY_RFBUS_REQ_REQUEST\t0x00000001\n\n \n#define AR5K_PHY_TIMING_7\t\t0x9980\n#define AR5K_PHY_TIMING_8\t\t0x9984\n#define AR5K_PHY_TIMING_8_PILOT_MASK_2\t\t0x000fffff\n#define AR5K_PHY_TIMING_8_PILOT_MASK_2_S\t0\n\n#define AR5K_PHY_BIN_MASK2_1\t\t0x9988\n#define AR5K_PHY_BIN_MASK2_2\t\t0x998c\n#define AR5K_PHY_BIN_MASK2_3\t\t0x9990\n\n#define AR5K_PHY_BIN_MASK2_4\t\t0x9994\n#define AR5K_PHY_BIN_MASK2_4_MASK_4\t0x00003fff\n#define AR5K_PHY_BIN_MASK2_4_MASK_4_S\t0\n\n#define AR5K_PHY_TIMING_9\t\t\t0x9998\n#define AR5K_PHY_TIMING_10\t\t\t0x999c\n#define AR5K_PHY_TIMING_10_PILOT_MASK_2\t\t0x000fffff\n#define AR5K_PHY_TIMING_10_PILOT_MASK_2_S\t0\n\n \n#define AR5K_PHY_TIMING_11\t\t\t0x99a0\t\t \n#define AR5K_PHY_TIMING_11_SPUR_DELTA_PHASE\t0x000fffff\t \n#define AR5K_PHY_TIMING_11_SPUR_DELTA_PHASE_S\t0\n#define AR5K_PHY_TIMING_11_SPUR_FREQ_SD\t\t0x3ff00000\t \n#define AR5K_PHY_TIMING_11_SPUR_FREQ_SD_S\t20\n#define AR5K_PHY_TIMING_11_USE_SPUR_IN_AGC\t0x40000000\t \n#define AR5K_PHY_TIMING_11_USE_SPUR_IN_SELFCOR\t0x80000000\t \n\n \n#define\tAR5K_BB_GAIN_BASE\t\t0x9b00\t \n#define AR5K_BB_GAIN(_n)\t\t(AR5K_BB_GAIN_BASE + ((_n) << 2))\n#define\tAR5K_RF_GAIN_BASE\t\t0x9a00\t \n#define AR5K_RF_GAIN(_n)\t\t(AR5K_RF_GAIN_BASE + ((_n) << 2))\n\n \n#define\tAR5K_PHY_IQRES_CAL_PWR_I\t0x9c10\t \n#define\tAR5K_PHY_IQRES_CAL_PWR_Q\t0x9c14\t \n#define\tAR5K_PHY_IQRES_CAL_CORR\t\t0x9c18\t \n\n \n#define\tAR5K_PHY_CURRENT_RSSI\t0x9c1c\n\n \n#define\tAR5K_PHY_RFBUS_GRANT\t0x9c20\n#define\tAR5K_PHY_RFBUS_GRANT_OK\t0x00000001\n\n \n#define\tAR5K_PHY_ADC_TEST\t0x9c24\n#define\tAR5K_PHY_ADC_TEST_I\t0x00000001\n#define\tAR5K_PHY_ADC_TEST_Q\t0x00000200\n\n \n#define\tAR5K_PHY_DAC_TEST\t0x9c28\n#define\tAR5K_PHY_DAC_TEST_I\t0x00000001\n#define\tAR5K_PHY_DAC_TEST_Q\t0x00000200\n\n \n#define\tAR5K_PHY_PTAT\t\t0x9c2c\n\n \n#define\tAR5K_PHY_BAD_TX_RATE\t0x9c30\n\n \n#define\tAR5K_PHY_SPUR_PWR\t0x9c34\t\t\t \n#define\tAR5K_PHY_SPUR_PWR_I\t0x00000001\t \n#define\tAR5K_PHY_SPUR_PWR_Q\t0x00000100\t \n#define\tAR5K_PHY_SPUR_PWR_FILT\t0x00010000\t \n\n \n#define\tAR5K_PHY_CHAN_STATUS\t\t0x9c38\n#define\tAR5K_PHY_CHAN_STATUS_BT_ACT\t0x00000001\n#define\tAR5K_PHY_CHAN_STATUS_RX_CLR_RAW\t0x00000002\n#define\tAR5K_PHY_CHAN_STATUS_RX_CLR_MAC\t0x00000004\n#define\tAR5K_PHY_CHAN_STATUS_RX_CLR_PAP\t0x00000008\n\n \n#define\tAR5K_PHY_HEAVY_CLIP_ENABLE\t0x99e0\n\n \n#define AR5K_PHY_SCLOCK\t\t\t0x99f0\n#define AR5K_PHY_SCLOCK_32MHZ\t\t0x0000000c\n#define AR5K_PHY_SDELAY\t\t\t0x99f4\n#define AR5K_PHY_SDELAY_32MHZ\t\t0x000000ff\n#define AR5K_PHY_SPENDING\t\t0x99f8\n\n\n \n#define\tAR5K_PHY_PAPD_I_BASE\t0xa000\n#define\tAR5K_PHY_PAPD_I(_n)\t(AR5K_PHY_PAPD_I_BASE + ((_n) << 2))\n\n \n#define\tAR5K_PHY_PCDAC_TXPOWER_BASE\t0xa180\n#define\tAR5K_PHY_PCDAC_TXPOWER(_n)\t(AR5K_PHY_PCDAC_TXPOWER_BASE + ((_n) << 2))\n\n \n#define\tAR5K_PHY_MODE\t\t\t0x0a200\t\t\t \n#define\tAR5K_PHY_MODE_MOD\t\t0x00000001\t \n#define AR5K_PHY_MODE_MOD_OFDM\t\t0\n#define AR5K_PHY_MODE_MOD_CCK\t\t1\n#define AR5K_PHY_MODE_FREQ\t\t0x00000002\t \n#define\tAR5K_PHY_MODE_FREQ_5GHZ\t\t0\n#define\tAR5K_PHY_MODE_FREQ_2GHZ\t\t2\n#define AR5K_PHY_MODE_MOD_DYN\t\t0x00000004\t \n#define AR5K_PHY_MODE_RAD\t\t0x00000008\t \n#define AR5K_PHY_MODE_RAD_RF5111\t0\n#define AR5K_PHY_MODE_RAD_RF5112\t8\n#define AR5K_PHY_MODE_XR\t\t0x00000010\t \n#define\tAR5K_PHY_MODE_HALF_RATE\t\t0x00000020\t \n#define\tAR5K_PHY_MODE_QUARTER_RATE\t0x00000040\t \n\n \n#define AR5K_PHY_CCKTXCTL\t\t0xa204\n#define AR5K_PHY_CCKTXCTL_WORLD\t\t0x00000000\n#define AR5K_PHY_CCKTXCTL_JAPAN\t\t0x00000010\n#define\tAR5K_PHY_CCKTXCTL_SCRAMBLER_DIS\t0x00000001\n#define\tAR5K_PHY_CCKTXCTK_DAC_SCALE\t0x00000004\n\n \n#define AR5K_PHY_CCK_CROSSCORR\t\t\t0xa208\n#define AR5K_PHY_CCK_CROSSCORR_WEAK_SIG_THR\t0x0000003f\n#define AR5K_PHY_CCK_CROSSCORR_WEAK_SIG_THR_S\t0\n\n \n#define\tAR5K_PHY_FAST_ANT_DIV\t\t0xa208\n#define\tAR5K_PHY_FAST_ANT_DIV_EN\t0x00002000\n\n \n#define\tAR5K_PHY_GAIN_2GHZ\t\t\t0xa20c\n#define\tAR5K_PHY_GAIN_2GHZ_MARGIN_TXRX\t\t0x00fc0000\n#define\tAR5K_PHY_GAIN_2GHZ_MARGIN_TXRX_S\t18\n#define\tAR5K_PHY_GAIN_2GHZ_INI_5111\t\t0x6480416c\n\n#define\tAR5K_PHY_CCK_RX_CTL_4\t\t\t0xa21c\n#define\tAR5K_PHY_CCK_RX_CTL_4_FREQ_EST_SHORT\t0x01f80000\n#define\tAR5K_PHY_CCK_RX_CTL_4_FREQ_EST_SHORT_S\t19\n\n#define\tAR5K_PHY_DAG_CCK_CTL\t\t\t0xa228\n#define\tAR5K_PHY_DAG_CCK_CTL_EN_RSSI_THR\t0x00000200\n#define\tAR5K_PHY_DAG_CCK_CTL_RSSI_THR\t\t0x0001fc00\n#define\tAR5K_PHY_DAG_CCK_CTL_RSSI_THR_S\t\t10\n\n#define\tAR5K_PHY_FAST_ADC\t0xa24c\n\n#define\tAR5K_PHY_BLUETOOTH\t0xa254\n\n \n#define\tAR5K_PHY_TPC_RG1\t\t0xa258\n#define\tAR5K_PHY_TPC_RG1_NUM_PD_GAIN\t0x0000c000\n#define\tAR5K_PHY_TPC_RG1_NUM_PD_GAIN_S\t14\n#define AR5K_PHY_TPC_RG1_PDGAIN_1\t0x00030000\n#define AR5K_PHY_TPC_RG1_PDGAIN_1_S\t16\n#define AR5K_PHY_TPC_RG1_PDGAIN_2\t0x000c0000\n#define AR5K_PHY_TPC_RG1_PDGAIN_2_S\t18\n#define AR5K_PHY_TPC_RG1_PDGAIN_3\t0x00300000\n#define AR5K_PHY_TPC_RG1_PDGAIN_3_S\t20\n\n#define\tAR5K_PHY_TPC_RG5\t\t\t0xa26C\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP\t0x0000000F\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP_S\t0\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_1\t0x000003F0\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_1_S\t4\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_2\t0x0000FC00\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_2_S\t10\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_3\t0x003F0000\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_3_S\t16\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_4\t0x0FC00000\n#define\tAR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_4_S\t22\n\n \n#define AR5K_PHY_PDADC_TXPOWER_BASE\t0xa280\n#define\tAR5K_PHY_PDADC_TXPOWER(_n)\t(AR5K_PHY_PDADC_TXPOWER_BASE + ((_n) << 2))\n\n \n#define AR5K_AR5312_RESET\t\t0xbc003020\n#define AR5K_AR5312_RESET_BB0_COLD\t0x00000004\n#define AR5K_AR5312_RESET_BB1_COLD\t0x00000200\n#define AR5K_AR5312_RESET_WMAC0\t\t0x00002000\n#define AR5K_AR5312_RESET_BB0_WARM\t0x00004000\n#define AR5K_AR5312_RESET_WMAC1\t\t0x00020000\n#define AR5K_AR5312_RESET_BB1_WARM\t0x00040000\n\n#define AR5K_AR5312_ENABLE\t\t0xbc003080\n#define AR5K_AR5312_ENABLE_WLAN0    0x00000001\n#define AR5K_AR5312_ENABLE_WLAN1    0x00000008\n\n#define AR5K_AR2315_RESET\t\t0xb1000004\n#define AR5K_AR2315_RESET_WMAC\t\t0x00000001\n#define AR5K_AR2315_RESET_BB_WARM\t0x00000002\n\n#define AR5K_AR2315_AHB_ARB_CTL\t\t0xb1000008\n#define AR5K_AR2315_AHB_ARB_CTL_WLAN\t0x00000002\n\n#define AR5K_AR2315_BYTESWAP\t0xb100000c\n#define AR5K_AR2315_BYTESWAP_WMAC\t0x00000002\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}