Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 04:27:41 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_21_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.085ns (33.780%)  route 2.127ns (66.220%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 5.690 - 4.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.275ns (routing 0.170ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.155ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12219, routed)       1.275     2.226    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X116Y428       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y428       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.305 r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/Q
                         net (fo=1, routed)           0.421     2.726    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/shiftedFracY_d1_reg[21]
    SLICE_X117Y433       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.823 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1/O
                         net (fo=1, routed)           0.133     2.956    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1_n_0
    SLICE_X117Y432       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     3.006 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1/O
                         net (fo=1, routed)           0.135     3.141    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1_n_0
    SLICE_X117Y427       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090     3.231 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1/O
                         net (fo=1, routed)           0.090     3.321    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1_n_0
    SLICE_X118Y427       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     3.359 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__1/O
                         net (fo=4, routed)           0.209     3.568    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X121Y427       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     3.658 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__1/O
                         net (fo=1, routed)           0.013     3.671    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X121Y427       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.863 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.889    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X121Y428       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.904 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.930    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X121Y429       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.945 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.971    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X121Y430       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.027 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[0]
                         net (fo=6, routed)           0.336     4.363    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level5[25]
    SLICE_X118Y429       LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     4.524 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1/O
                         net (fo=1, routed)           0.161     4.685    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1_n_0
    SLICE_X118Y429       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.738 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1/O
                         net (fo=6, routed)           0.122     4.860    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1_n_0
    SLICE_X119Y429       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.009 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__1/O
                         net (fo=13, routed)          0.429     5.438    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X121Y427       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12219, routed)       1.030     5.690    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X121Y427       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.362     6.051    
                         clock uncertainty           -0.035     6.016    
    SLICE_X121Y427       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     5.942    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.942    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  0.504    




