============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 09 2021  11:17:04 pm
  Module:                 Simpler_Cipher_Decryption
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)             launch                                  0 R 
CT
  q_reg[3]/CLK                                    0             0 R 
  q_reg[3]/Q            DFFSNQ_X1       4  4.1    7   +16      16 F 
CT/q[3] 
g16409/A1                                              +0      16   
g16409/ZN               NAND2_X1        2  2.1    5    +5      21 R 
g16381/A1                                              +0      21   
g16381/ZN               NAND2_X1        1  0.8    4    +3      25 F 
g16364/A2                                              +0      25   
g16364/ZN               AOI21_X1        1  2.0    8    +6      31 R 
g16352/B                                               +0      31   
g16352/ZN               OAI21_X2        3  2.5    5    +6      36 F 
g16351/I                                               +0      36   
g16351/ZN               INV_X1          2  2.6    5    +5      41 R 
g19298/A1                                              +0      41   
g19298/ZN               XNOR2_X1        2  1.6    4   +10      51 F 
g16314/A1                                              +0      51   
g16314/Z                AND2_X2         3  2.5    3    +6      57 F 
g18813_dup/A1                                          +0      57   
g18813_dup/Z            AND2_X1         1  1.6    3    +5      62 F 
g18782/A1                                              +0      62   
g18782/ZN               OAI21_X2        2  3.1    6    +5      66 R 
g18766/A1                                              +0      66   
g18766/ZN               NAND2_X2        2  2.2    4    +4      70 F 
g18719/A1                                              +0      70   
g18719/Z                XOR2_X1         2  2.4    7    +8      78 F 
g18703/A1                                              +0      78   
g18703/ZN               NOR2_X2         3  3.1    6    +5      83 R 
g18682_dup/A1                                          +0      83   
g18682_dup/ZN           NAND2_X1        1  0.8    4    +4      87 F 
g18641_dup/A1                                          +0      87   
g18641_dup/ZN           NOR2_X1         1  1.0    4    +4      90 R 
g18602_dup/A1                                          +0      90   
g18602_dup/ZN           NAND2_X1        1  0.8    3    +3      94 F 
g18568_dup/A1                                          +0      94   
g18568_dup/ZN           NOR2_X1         1  0.9    4    +3      97 R 
g18541/A1                                              +0      97   
g18541/Z                AND2_X2         2  2.8    4    +7     104 R 
g18481/A2                                              +0     104   
g18481/Z                XOR2_X1         1  1.0    5    +7     111 R 
g18447/A1                                              +0     111   
g18447/ZN               NAND2_X1        1  0.8    7    +3     114 F 
g18441/A2                                              +0     114   
g18441/ZN               NAND3_X1        1  0.6    6    +4     118 R 
PT_data_in_reg[6]/D     DFFSNQ_X1                      +0     118   
PT_data_in_reg[6]/CLK   setup                     0    +9     127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                               100 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -27ps (TIMING VIOLATION)
Start-point  : CT/q_reg[3]/CLK
End-point    : PT_data_in_reg[6]/D
