-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sun Jan 23 14:55:07 EST 2022                        

Solution Settings: axi_test.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/axi_test.cpp
      $PROJECT_HOME/include/axi_test.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/axI_test_tb.cpp
      $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/include/axi_test.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /axi_test/core                       8      32         36            1  0          
    Design Total:                        8      32         36            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                                 Area Score Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------- ---------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)      0.000      0.000            0.000 2.040          1           0 
    [Lib: ccs_ioport]                                                                                                  
    ccs_out(3,32)                                       0.000      0.000            0.000 0.000          1           1 
    ccs_sync_in_wait(1)                                 0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(4)                                0.000      0.000            0.000 0.000          1           1 
    [Lib: mgc_Xilinx-KINTEX-u-2_beh]                                                                                   
    mgc_add(32,0,32,0,32)                              32.000     32.000           31.000 0.869          1           1 
    mgc_add(4,0,2,1,5)                                  4.000      4.000            3.000 0.250          1           1 
    mgc_and(1,2)                                        1.000      1.000            0.000 0.266          0          13 
    mgc_and(1,3)                                        1.000      1.000            0.000 0.266          0           2 
    mgc_and(32,2)                                      32.000     32.000            0.000 0.266          0           1 
    mgc_and(4,2)                                        4.000      4.000            0.000 0.266          0           1 
    mgc_mux(1,1,2)                                      1.000      1.000            0.000 0.266          0           1 
    mgc_mux(32,1,2)                                    32.000     32.000            0.000 0.266          0           1 
    mgc_nor(1,2)                                        1.000      1.000            0.000 0.266          0           6 
    mgc_not(1)                                          0.000      0.000            0.000 0.000          0          10 
    mgc_or(1,2)                                         1.000      1.000            0.000 0.266          0           2 
    mgc_or(1,3)                                         1.000      1.000            0.000 0.266          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                          0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                          0.000      0.000            0.000 0.103          0           4 
    mgc_reg_pos(1,0,0,1,1,1,1)                          0.000      0.000            0.000 0.103          0           6 
    mgc_reg_pos(32,0,0,0,0,1,1)                         0.000      0.000            0.000 0.103          0           3 
    mgc_reg_pos(4,0,0,0,0,1,1)                          0.000      0.000            0.000 0.103          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)                          0.000      0.000            0.000 0.103          0           1 
    [Lib: mgc_ioport]                                                                                                  
    mgc_io_sync(0)                                      0.000      0.000            0.000 0.000          2           2 
                                                                                                                       
    TOTAL AREA (After Assignment):                    129.000    129.000           34.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:     36.0          180.8           132.0        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:             36.0 (100%)   177.8  (98%)    129.0  (98%) 
      MUX:                 0.0          117.8  (66%)     33.0  (26%) 
      FUNC:               36.0 (100%)    36.0  (20%)     36.0  (28%) 
      LOGIC:               0.0           24.0  (13%)     60.0  (47%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            3.0   (2%)      3.0   (2%) 
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            3.0 (100%)      3.0 (100%) 
                                                                     
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    a:rsci.qa_d.bfwt(31:0)                  32         Y           Y      a:rsci.qa_d.bfwt(31:0)                                
    arrsum:rsci.idat                        32         Y           Y      arrsum:rsci.idat                                      
    sum.sva                                 32         Y           Y      sum.sva                                               
    ADD_LOOP:i(4:0).sva#1                    5         Y                  ADD_LOOP:i(4:0).sva#1                                 
    ADD_LOOP:i(4:0).sva(3:0)                 4         Y                  ADD_LOOP:i(4:0).sva(3:0)                              
    a:rsci.bcwt                              1                            a:rsci.bcwt                                           
    complete:rsci.bcwt                       1                            complete:rsci.bcwt                                    
    core.wten.reg                            1                            core.wten.reg                                         
    reg(a:rsc.triosy:obj.iswt0).cse          1         Y                  reg(a:rsc.triosy:obj.iswt0).cse                       
    reg(a:rsci.oswt).cse                     1         Y                  reg(a:rsci.oswt).cse                                  
    reg(complete:rsci.oswt).cse              1         Y                  reg(complete:rsci.oswt).cse                           
    reg(run:rsci.oswt).cse                   1         Y                  reg(run:rsci.oswt).cse                                
    run:rsci.bcwt                            1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                       1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                 1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    run_ac_sync_tmp_dobj.sva.st              1         Y           Y      run_ac_sync_tmp_dobj.sva.st                           
                                                                                                                                
    Total:                                 116            112          99 (Total Gating Ratio: 0.97, CG Opt Gating Ratio: 0.85) 
    
  Timing Report
    Critical Path
      Max Delay:  3.44109
      Slack:      6.55891
      
      Path                                                                                               Startpoint                                                           Endpoint                                                                    Delay  Slack  
      -------------------------------------------------------------------------------------------------- -------------------------------------------------------------------- --------------------------------------------------------------------------- ------ ------
      1                                                                                                  axi_test/a:rsc.qb                                                    axi_test:core/reg(sum)                                                      3.4411 6.5589 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qb                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qb                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(63-32)                                                                                                                                                  0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
        axi_test/a:rsci.qa_d                                                                                                                                                                                                                              0.0000 2.0400 
        axi_test:core/a:rsci.qa_d                                                                                                                                                                                                                         0.0000 2.0400 
        axi_test:core:a:rsci#1/a:rsci.qa_d                                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1                                                                                                                                                                          0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm                                                                                                                                                                      0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:mux#3                                            mgc_mux_32_1_2                                                                                                                                   0.2660 2.3060 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core:a:rsci#1/ADD_LOOP:asn(a:rsci.qa_d.mxwt)                                                                                                                                                                                             0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt                                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core/a:rsci.qa_d.mxwt                                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core/ADD_LOOP:acc#1                                                                     mgc_addc_32_0_32_0_32                                                                                                                            0.8690 3.1751 
        axi_test:core/sum.sva#1:mx0w0                                                                                                                                                                                                                     0.0000 3.1751 
        axi_test:core/sum:sum:sum:and                                                                    mgc_and_32_2                                                                                                                                     0.2660 3.4411 
        axi_test:core/sum:sum:sum:and.itm                                                                                                                                                                                                                 0.0000 3.4411 
        axi_test:core/reg(sum)                                                                           mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                       0.0000 3.4411 
                                                                                                                                                                                                                                                                        
      2                                                                                                  axi_test/a:rsc.qa                                                    axi_test:core/reg(sum)                                                      3.4411 6.5589 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qa                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(31-0)                                                                                                                                                   0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
        axi_test/a:rsci.qa_d                                                                                                                                                                                                                              0.0000 2.0400 
        axi_test:core/a:rsci.qa_d                                                                                                                                                                                                                         0.0000 2.0400 
        axi_test:core:a:rsci#1/a:rsci.qa_d                                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1                                                                                                                                                                          0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm                                                                                                                                                                      0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:mux#3                                            mgc_mux_32_1_2                                                                                                                                   0.2660 2.3060 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core:a:rsci#1/ADD_LOOP:asn(a:rsci.qa_d.mxwt)                                                                                                                                                                                             0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt                                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core/a:rsci.qa_d.mxwt                                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core/ADD_LOOP:acc#1                                                                     mgc_addc_32_0_32_0_32                                                                                                                            0.8690 3.1751 
        axi_test:core/sum.sva#1:mx0w0                                                                                                                                                                                                                     0.0000 3.1751 
        axi_test:core/sum:sum:sum:and                                                                    mgc_and_32_2                                                                                                                                     0.2660 3.4411 
        axi_test:core/sum:sum:sum:and.itm                                                                                                                                                                                                                 0.0000 3.4411 
        axi_test:core/reg(sum)                                                                           mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                       0.0000 3.4411 
                                                                                                                                                                                                                                                                        
      3                                                                                                  axi_test/a:rsc.qb                                                    axi_test:core/reg(arrsum:rsci.idat)                                         3.1751 6.8249 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qb                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qb                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(63-32)                                                                                                                                                  0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
        axi_test/a:rsci.qa_d                                                                                                                                                                                                                              0.0000 2.0400 
        axi_test:core/a:rsci.qa_d                                                                                                                                                                                                                         0.0000 2.0400 
        axi_test:core:a:rsci#1/a:rsci.qa_d                                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1                                                                                                                                                                          0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm                                                                                                                                                                      0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:mux#3                                            mgc_mux_32_1_2                                                                                                                                   0.2660 2.3060 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core:a:rsci#1/ADD_LOOP:asn(a:rsci.qa_d.mxwt)                                                                                                                                                                                             0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt                                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core/a:rsci.qa_d.mxwt                                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core/ADD_LOOP:acc#1                                                                     mgc_addc_32_0_32_0_32                                                                                                                            0.8690 3.1751 
        axi_test:core/sum.sva#1:mx0w0                                                                                                                                                                                                                     0.0000 3.1751 
        axi_test:core/reg(arrsum:rsci.idat)                                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                       0.0000 3.1751 
                                                                                                                                                                                                                                                                        
      4                                                                                                  axi_test/a:rsc.qa                                                    axi_test:core/reg(arrsum:rsci.idat)                                         3.1751 6.8249 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qa                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(31-0)                                                                                                                                                   0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
        axi_test/a:rsci.qa_d                                                                                                                                                                                                                              0.0000 2.0400 
        axi_test:core/a:rsci.qa_d                                                                                                                                                                                                                         0.0000 2.0400 
        axi_test:core:a:rsci#1/a:rsci.qa_d                                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1                                                                                                                                                                          0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)#1.itm                                                                                                                                                                      0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:mux#3                                            mgc_mux_32_1_2                                                                                                                                   0.2660 2.3060 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d.mxwt                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt:pconst                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core:a:rsci#1/ADD_LOOP:asn(a:rsci.qa_d.mxwt)                                                                                                                                                                                             0.0000 2.3060 
        axi_test:core:a:rsci#1/a:rsci.qa_d.mxwt                                                                                                                                                                                                           0.0000 2.3060 
        axi_test:core/a:rsci.qa_d.mxwt                                                                                                                                                                                                                    0.0000 2.3060 
        axi_test:core/ADD_LOOP:acc#1                                                                     mgc_addc_32_0_32_0_32                                                                                                                            0.8690 3.1751 
        axi_test:core/sum.sva#1:mx0w0                                                                                                                                                                                                                     0.0000 3.1751 
        axi_test:core/reg(arrsum:rsci.idat)                                                              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                       0.0000 3.1751 
                                                                                                                                                                                                                                                                        
      5                                                                                                  axi_test/a:rsc.qb                                                    axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.qa_d.bfwt)#1              2.0400 7.9600 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qb                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qb                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(63-32)                                                                                                                                                  0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
        axi_test/a:rsci.qa_d                                                                                                                                                                                                                              0.0000 2.0400 
        axi_test:core/a:rsci.qa_d                                                                                                                                                                                                                         0.0000 2.0400 
        axi_test:core:a:rsci#1/a:rsci.qa_d                                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.qa_d                                                                                                                                                                                                0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0)                                                                                                                                                                            0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm                                                                                                                                                                        0.0000 2.0400 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.qa_d.bfwt)#1                                   mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                       0.0000 2.0400 
                                                                                                                                                                                                                                                                        
      6                                                                                                  axi_test/a:rsc.qb                                                    axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d 2.0400 7.9600 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qb                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qb                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(63-32)                                                                                                                                                  0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
                                                                                                                                                                                                                                                                        
      7                                                                                                  axi_test/a:rsc.qa                                                    axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d 2.0400 7.9600 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test/a:rsc.qa                                                                                                                                                                                                                                 2.0400 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa                                                                                                                                                                         0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/ADD_LOOP:wrs(qa_d)(31-0)                                                                                                                                                   0.0000 2.0400 
        axi_test:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1)gen/qa_d                                                                                                                                                                       0.0000 2.0400 
                                                                                                                                                                                                                                                                        
      8                                                                                                  axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)                     1.4327 8.5673 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                             mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                        0.1026 0.1026 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                   0.0000 0.1026 
        axi_test:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                    0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                 0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2                                          mgc_not_1                                                                                                                                        0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                       0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#7                                          mgc_and_1_2                                                                                                                                      0.2660 0.3686 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                 0.0000 0.3686 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#5                                          mgc_and_1_2                                                                                                                                      0.2660 0.6346 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                 0.0000 0.6346 
        axi_test:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                    0.0000 0.6346 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                   0.0000 0.6346 
        axi_test:core:complete:rsci:complete:wait_dp/if:or#2                                             mgc_or_1_3                                                                                                                                       0.2660 0.9006 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                               0.0000 0.9006 
        axi_test:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                0.0000 0.9006 
        axi_test:core/complete:rsci.wen_comp                                                                                                                                                                                                              0.0000 0.9006 
        axi_test:core:a:rsci#1/core.wen                                                                                                                                                                                                                   0.0000 0.9006 
        axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wen                                                                                                                                                                                                 0.0000 0.9006 
        axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/ADD_LOOP:and                                            mgc_and_1_2                                                                                                                                      0.2660 1.1667 
        axi_test:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt                                                                                                                                                                                              0.0000 1.1667 
        axi_test:core:a:rsci#1/a:rsci.bdwt                                                                                                                                                                                                                0.0000 1.1667 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bdwt                                                                                                                                                                                                0.0000 1.1667 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor                                              mgc_nor_1_2                                                                                                                                      0.2660 1.4327 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/ADD_LOOP:nor.itm                                                                                                                                                                                           0.0000 1.4327 
        axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)                                          mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                        0.0000 1.4327 
                                                                                                                                                                                                                                                                        
      9                                                                                                  axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                       1.4327 8.5673 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                             mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                        0.1026 0.1026 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                   0.0000 0.1026 
        axi_test:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                    0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                 0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2                                          mgc_not_1                                                                                                                                        0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                       0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#7                                          mgc_and_1_2                                                                                                                                      0.2660 0.3686 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                 0.0000 0.3686 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#5                                          mgc_and_1_2                                                                                                                                      0.2660 0.6346 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                 0.0000 0.6346 
        axi_test:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                    0.0000 0.6346 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                   0.0000 0.6346 
        axi_test:core:complete:rsci:complete:wait_dp/if:or#2                                             mgc_or_1_3                                                                                                                                       0.2660 0.9006 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                               0.0000 0.9006 
        axi_test:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                0.0000 0.9006 
        axi_test:core/complete:rsci.wen_comp                                                                                                                                                                                                              0.0000 0.9006 
        axi_test:core:run:rsci/core.wen                                                                                                                                                                                                                   0.0000 0.9006 
        axi_test:core:run:rsci:run:wait_ctrl/core.wen                                                                                                                                                                                                     0.0000 0.9006 
        axi_test:core:run:rsci:run:wait_ctrl/if:and                                                      mgc_and_1_2                                                                                                                                      0.2660 1.1667 
        axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt                                                                                                                                                                                                0.0000 1.1667 
        axi_test:core:run:rsci/run:rsci.bdwt                                                                                                                                                                                                              0.0000 1.1667 
        axi_test:core:run:rsci:run:wait_dp/run:rsci.bdwt                                                                                                                                                                                                  0.0000 1.1667 
        axi_test:core:run:rsci:run:wait_dp/if:nor                                                        mgc_nor_1_2                                                                                                                                      0.2660 1.4327 
        axi_test:core:run:rsci:run:wait_dp/if:nor.itm                                                                                                                                                                                                     0.0000 1.4327 
        axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                            mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                        0.0000 1.4327 
                                                                                                                                                                                                                                                                        
      10                                                                                                 axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) axi_test:core:complete:rsci:complete:wait_dp/if:nor#3.itm                   1.4327 8.5673 
                                                                                                                                                                                                                                                                        
        Instance                                                                                         Component                                                                                                                                        Delta  Delay  
        --------                                                                                         ---------                                                                                                                                        -----  -----  
        axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                             mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                        0.1026 0.1026 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                   0.0000 0.1026 
        axi_test:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                    0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                 0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2                                          mgc_not_1                                                                                                                                        0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                       0.0000 0.1026 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#7                                          mgc_and_1_2                                                                                                                                      0.2660 0.3686 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                 0.0000 0.3686 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#5                                          mgc_and_1_2                                                                                                                                      0.2660 0.6346 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                 0.0000 0.6346 
        axi_test:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                    0.0000 0.6346 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                   0.0000 0.6346 
        axi_test:core:complete:rsci:complete:wait_dp/if:or#2                                             mgc_or_1_3                                                                                                                                       0.2660 0.9006 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                               0.0000 0.9006 
        axi_test:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                0.0000 0.9006 
        axi_test:core/complete:rsci.wen_comp                                                                                                                                                                                                              0.0000 0.9006 
        axi_test:core:complete:rsci/core.wen                                                                                                                                                                                                              0.0000 0.9006 
        axi_test:core:complete:rsci:complete:wait_ctrl/core.wen                                                                                                                                                                                           0.0000 0.9006 
        axi_test:core:complete:rsci:complete:wait_ctrl/if:and#4                                          mgc_and_1_2                                                                                                                                      0.2660 1.1667 
        axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt                                                                                                                                                                                 0.0000 1.1667 
        axi_test:core:complete:rsci/complete:rsci.bdwt                                                                                                                                                                                                    0.0000 1.1667 
        axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt                                                                                                                                                                                   0.0000 1.1667 
        axi_test:core:complete:rsci:complete:wait_dp/if:nor#3                                            mgc_nor_1_2                                                                                                                                      0.2660 1.4327 
        axi_test:core:complete:rsci:complete:wait_dp/if:nor#3.itm                                                                                                                                                                                         0.0000 1.4327 
                                                                                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                             Port                                  Slack (Delay) Messages 
      -------------------------------------------------------------------- ----------------------------------- ------- ------- --------
      axi_test:core/reg(run:rsci.oswt)                                     if:or.itm                            9.7340  0.2660          
      axi_test:core/reg(a:rsci.oswt)                                       slc(fsm_output)(2)#1.itm            10.0000  0.0000          
      axi_test:core/reg(complete:rsci.oswt)                                and#9.itm                            9.6314  0.3686          
      axi_test:core/reg(a:rsc.triosy:obj.iswt0)                            slc(fsm_output)(5).itm              10.0000  0.0000          
      axi_test:core/reg(arrsum:rsci.idat)                                  sum.sva#1:mx0w0                      6.5589  3.4411          
      axi_test:core/reg(run_ac_sync_tmp_dobj.sva.st)                       run_ac_sync_tmp_dobj.sva             9.8974  0.1026          
      axi_test:core/reg(run_ac_sync_tmp_dobj)                              run:rsci.ivld.mxwt                   9.6314  0.3686          
      axi_test:core/reg(sum)                                               sum:sum:sum:and.itm                  6.5589  3.4411          
      axi_test:core/reg(ADD_LOOP:i(4:0).sva(3:0))                          ADD_LOOP:i:ADD_LOOP:i:and.itm        9.6314  0.3686          
      axi_test:core/reg(ADD_LOOP:i(4:0))                                   ADD_LOOP:acc#2.itm                   9.6474  0.3526          
      axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                if:nor.itm                           8.5673  1.4327          
      axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)           run:rsci.ivld                        9.7340  0.2660          
      axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)              ADD_LOOP:nor.itm                     8.5673  1.4327          
      axi_test:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.qa_d.bfwt)#1       ADD_LOOP:slc(a:rsci.qa_d)(31-0).itm  7.9600  2.0400          
      axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) if:nor#3.itm                         8.5673  1.4327          
      axi_test:core:staller/reg(core.wten)                                 not#1.itm                            9.0994  0.9006          
      axi_test                                                             run:rsc.rdy                          9.6314  0.3686          
      axi_test                                                             a:rsc.adra                           8.6624  1.3376          
      axi_test                                                             a:rsc.da                             8.7650  1.2350          
      axi_test                                                             a:rsc.wea                            8.7650  1.2350          
      axi_test                                                             a:rsc.adrb                           8.6624  1.3376          
      axi_test                                                             a:rsc.db                             8.7650  1.2350          
      axi_test                                                             a:rsc.web                            8.7650  1.2350          
      axi_test                                                             a:rsc.triosy.lz                      9.6314  0.3686          
      axi_test                                                             arrsum:rsc.dat                       9.8974  0.1026          
      axi_test                                                             arrsum:rsc.triosy.lz                 9.6314  0.3686          
      axi_test                                                             complete:rsc.vld                     9.6314  0.3686          
      
  Operator Bitwidth Summary
    Operation    Size (bits) Count 
    ------------ ----------- -----
    add                            
    -                      5     1 
    -                     32     1 
    and                            
    -                      4     1 
    -                     32     1 
    -                      1    15 
    chread_sync                    
    -                      0     1 
    chwrite_sync                   
    -                      0     1 
    mux                            
    -                     32     1 
    -                      1     1 
    nor                            
    -                      1     6 
    not                            
    -                      1    10 
    or                             
    -                      1     3 
    read_sync                      
    -                      0     2 
    reg                            
    -                      5     1 
    -                      4     1 
    -                     32     3 
    -                      1    11 
    write_port                     
    -                      0     1 
    
  End of Report
