Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 19:48:30 2019
| Host         : DESKTOP-8A03NFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file D_Clock_timing_summary_routed.rpt -pb D_Clock_timing_summary_routed.pb -rpx D_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : D_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.686        0.000                      0                   89        0.139        0.000                      0                   89        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.686        0.000                      0                   85        0.139        0.000                      0                   85        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.423        0.000                      0                    4        0.639        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.056ns (25.206%)  route 3.133ns (74.794%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  f_cnt_2_reg[2]/Q
                         net (fo=12, routed)          1.101     6.695    f_cnt_2_reg_n_0_[2]
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.819 f  f_cnt_2[9]_i_4/O
                         net (fo=4, routed)           1.142     7.961    f_cnt_2[9]_i_4_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.150     8.111 r  f_cnt_2[8]_i_2/O
                         net (fo=5, routed)           0.468     8.579    f_cnt_2[8]_i_2_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.326     8.905 r  f_cnt_2[7]_i_1/O
                         net (fo=1, routed)           0.423     9.328    f_cnt_2[7]_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  f_cnt_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    Clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  f_cnt_2_reg[7]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)       -0.067    15.014    f_cnt_2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.021ns (26.689%)  route 2.805ns (73.311%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  f_cnt_2_reg[6]/Q
                         net (fo=9, routed)           0.854     6.470    f_cnt_2_reg_n_0_[6]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.765 f  f_cnt_100[6]_i_4/O
                         net (fo=2, routed)           0.998     7.763    f_cnt_100[6]_i_4_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.887 r  f_cnt_9[3]_i_1/O
                         net (fo=5, routed)           0.621     8.508    f_cnt_9[3]_i_1_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  f_cnt_5[3]_i_1/O
                         net (fo=4, routed)           0.332     8.964    f_cnt_50
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.866    f_cnt_5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.021ns (26.689%)  route 2.805ns (73.311%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  f_cnt_2_reg[6]/Q
                         net (fo=9, routed)           0.854     6.470    f_cnt_2_reg_n_0_[6]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.765 f  f_cnt_100[6]_i_4/O
                         net (fo=2, routed)           0.998     7.763    f_cnt_100[6]_i_4_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.887 r  f_cnt_9[3]_i_1/O
                         net (fo=5, routed)           0.621     8.508    f_cnt_9[3]_i_1_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  f_cnt_5[3]_i_1/O
                         net (fo=4, routed)           0.332     8.964    f_cnt_50
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.866    f_cnt_5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.021ns (26.689%)  route 2.805ns (73.311%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  f_cnt_2_reg[6]/Q
                         net (fo=9, routed)           0.854     6.470    f_cnt_2_reg_n_0_[6]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.765 f  f_cnt_100[6]_i_4/O
                         net (fo=2, routed)           0.998     7.763    f_cnt_100[6]_i_4_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.887 r  f_cnt_9[3]_i_1/O
                         net (fo=5, routed)           0.621     8.508    f_cnt_9[3]_i_1_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  f_cnt_5[3]_i_1/O
                         net (fo=4, routed)           0.332     8.964    f_cnt_50
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.866    f_cnt_5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.021ns (26.689%)  route 2.805ns (73.311%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  f_cnt_2_reg[6]/Q
                         net (fo=9, routed)           0.854     6.470    f_cnt_2_reg_n_0_[6]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.765 f  f_cnt_100[6]_i_4/O
                         net (fo=2, routed)           0.998     7.763    f_cnt_100[6]_i_4_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.887 r  f_cnt_9[3]_i_1/O
                         net (fo=5, routed)           0.621     8.508    f_cnt_9[3]_i_1_n_0
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.632 r  f_cnt_5[3]_i_1/O
                         net (fo=4, routed)           0.332     8.964    f_cnt_50
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.866    f_cnt_5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.082ns (26.904%)  route 2.940ns (73.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  f_cnt_2_reg[2]/Q
                         net (fo=12, routed)          1.101     6.695    f_cnt_2_reg_n_0_[2]
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.819 f  f_cnt_2[9]_i_4/O
                         net (fo=4, routed)           1.142     7.961    f_cnt_2[9]_i_4_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.150     8.111 r  f_cnt_2[8]_i_2/O
                         net (fo=5, routed)           0.697     8.808    f_cnt_2[8]_i_2_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.352     9.160 r  f_cnt_2[3]_i_1/O
                         net (fo=1, routed)           0.000     9.160    f_cnt_2[3]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    Clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[3]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.075    15.178    f_cnt_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.056ns (26.938%)  route 2.864ns (73.062%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  f_cnt_2_reg[2]/Q
                         net (fo=12, routed)          1.101     6.695    f_cnt_2_reg_n_0_[2]
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.819 f  f_cnt_2[9]_i_4/O
                         net (fo=4, routed)           1.142     7.961    f_cnt_2[9]_i_4_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.150     8.111 r  f_cnt_2[8]_i_2/O
                         net (fo=5, routed)           0.621     8.732    f_cnt_2[8]_i_2_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.326     9.058 r  f_cnt_2[5]_i_1/O
                         net (fo=1, routed)           0.000     9.058    f_cnt_2[5]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.077    15.144    f_cnt_2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.082ns (27.420%)  route 2.864ns (72.580%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  f_cnt_2_reg[2]/Q
                         net (fo=12, routed)          1.101     6.695    f_cnt_2_reg_n_0_[2]
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.819 f  f_cnt_2[9]_i_4/O
                         net (fo=4, routed)           1.142     7.961    f_cnt_2[9]_i_4_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.150     8.111 r  f_cnt_2[8]_i_2/O
                         net (fo=5, routed)           0.621     8.732    f_cnt_2[8]_i_2_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.352     9.084 r  f_cnt_2[6]_i_1/O
                         net (fo=1, routed)           0.000     9.084    f_cnt_2[6]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.118    15.185    f_cnt_2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputSegment_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 1.257ns (33.051%)  route 2.546ns (66.949%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  f_cnt_2_reg[6]/Q
                         net (fo=9, routed)           0.910     6.526    f_cnt_2_reg_n_0_[6]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.323     6.849 r  an1_i_3/O
                         net (fo=3, routed)           0.609     7.459    an1_i_3_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.332     7.791 r  OutputSegment[6]_i_2/O
                         net (fo=8, routed)           1.027     8.818    an0_i_1_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.942 r  OutputSegment[5]_i_1/O
                         net (fo=1, routed)           0.000     8.942    OutputSegment[5]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  OutputSegment_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.504    14.845    Clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  OutputSegment_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.031    15.101    OutputSegment_reg[5]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 f_cnt_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.056ns (27.923%)  route 2.726ns (72.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.617     5.138    Clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  f_cnt_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  f_cnt_2_reg[2]/Q
                         net (fo=12, routed)          1.101     6.695    f_cnt_2_reg_n_0_[2]
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.819 f  f_cnt_2[9]_i_4/O
                         net (fo=4, routed)           1.142     7.961    f_cnt_2[9]_i_4_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.150     8.111 r  f_cnt_2[8]_i_2/O
                         net (fo=5, routed)           0.483     8.594    f_cnt_2[8]_i_2_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.920 r  f_cnt_2[8]_i_1/O
                         net (fo=1, routed)           0.000     8.920    f_cnt_2[8]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    Clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  f_cnt_2_reg[8]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.079    15.146    f_cnt_2_reg[8]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  6.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 f_segment0_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputSegment_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  f_segment0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  f_segment0_reg[4]/Q
                         net (fo=1, routed)           0.058     1.664    f_segment0_reg_n_0_[4]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.709 r  OutputSegment[4]_i_1/O
                         net (fo=1, routed)           0.000     1.709    OutputSegment[4]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  OutputSegment_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  OutputSegment_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.570    OutputSegment_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 f_cnt_5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_segment1_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.765%)  route 0.093ns (33.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  f_cnt_5_reg[2]/Q
                         net (fo=10, routed)          0.093     1.702    f_cnt_5_reg_n_0_[2]
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.747 r  f_segment1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.747    f_segment1[6]
    SLICE_X62Y27         FDPE                                         r  f_segment1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  f_segment1_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y27         FDPE (Hold_fdpe_C_D)         0.092     1.573    f_segment1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 f_cnt_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  f_cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  f_cnt_1_reg[1]/Q
                         net (fo=7, routed)           0.133     1.739    f_cnt_1_reg_n_0_[1]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.048     1.787 r  f_cnt_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    f_cnt_1[3]
    SLICE_X60Y23         FDCE                                         r  f_cnt_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    Clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  f_cnt_1_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.131     1.609    f_cnt_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_9_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  f_cnt_9_reg[1]/Q
                         net (fo=12, routed)          0.109     1.715    f_cnt_9_reg_n_0_[1]
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.048     1.763 r  f_cnt_9[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    f_cnt_9[2]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.107     1.585    f_cnt_9_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 f_segment0_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputSegment_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.583     1.466    Clk_IBUF_BUFG
    SLICE_X63Y26         FDPE                                         r  f_segment0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  f_segment0_reg[0]/Q
                         net (fo=1, routed)           0.097     1.704    f_segment0_reg_n_0_[0]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.749 r  OutputSegment[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    OutputSegment[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  OutputSegment_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.851     1.978    Clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  OutputSegment_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.091     1.570    OutputSegment_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 f_segment0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputSegment_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  f_segment0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  f_segment0_reg[1]/Q
                         net (fo=1, routed)           0.097     1.703    f_segment0_reg_n_0_[1]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.748 r  OutputSegment[1]_i_1/O
                         net (fo=1, routed)           0.000     1.748    OutputSegment[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  OutputSegment_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  OutputSegment_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.569    OutputSegment_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_9_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  f_cnt_9_reg[0]/Q
                         net (fo=13, routed)          0.110     1.716    f_cnt_9_reg_n_0_[0]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.048     1.764 r  f_cnt_9[3]_i_2/O
                         net (fo=1, routed)           0.000     1.764    f_cnt_9[3]_i_2_n_0
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.107     1.585    f_cnt_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 f_cnt_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  f_cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  f_cnt_1_reg[1]/Q
                         net (fo=7, routed)           0.133     1.739    f_cnt_1_reg_n_0_[1]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.784 r  f_cnt_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    f_cnt_1[2]
    SLICE_X60Y23         FDCE                                         r  f_cnt_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    Clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  f_cnt_1_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120     1.598    f_cnt_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 f_cnt_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    Clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  f_cnt_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  f_cnt_1_reg[7]/Q
                         net (fo=7, routed)           0.109     1.714    f_cnt_1_reg_n_0_[7]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  f_cnt_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    f_cnt_1[0]
    SLICE_X59Y24         FDCE                                         r  f_cnt_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.848     1.975    Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  f_cnt_1_reg[0]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.092     1.569    f_cnt_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_9_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  f_cnt_9_reg[0]/Q
                         net (fo=13, routed)          0.110     1.716    f_cnt_9_reg_n_0_[0]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.761 r  f_cnt_9[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    f_cnt_9[1]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.091     1.569    f_cnt_9_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   OutputSegment_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   OutputSegment_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   OutputSegment_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   OutputSegment_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   OutputSegment_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   OutputSegment_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   OutputSegment_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   an0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   an1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   OutputSegment_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   OutputSegment_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   OutputSegment_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   an0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   an1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   f_cnt_100_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   OutputSegment_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   OutputSegment_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   OutputSegment_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   OutputSegment_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   an0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   an1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   an2_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 f_cnt_9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.569%)  route 1.524ns (72.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.139    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  f_cnt_9_reg[1]/Q
                         net (fo=12, routed)          1.184     6.779    f_cnt_9_reg_n_0_[1]
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.903 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.340     7.243    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    f_cnt_5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 f_cnt_9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.569%)  route 1.524ns (72.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.139    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  f_cnt_9_reg[1]/Q
                         net (fo=12, routed)          1.184     6.779    f_cnt_9_reg_n_0_[1]
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.903 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.340     7.243    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    f_cnt_5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 f_cnt_9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.569%)  route 1.524ns (72.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.139    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  f_cnt_9_reg[1]/Q
                         net (fo=12, routed)          1.184     6.779    f_cnt_9_reg_n_0_[1]
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.903 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.340     7.243    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    f_cnt_5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 f_cnt_9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.580ns (27.569%)  route 1.524ns (72.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.139    Clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  f_cnt_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  f_cnt_9_reg[1]/Q
                         net (fo=12, routed)          1.184     6.779    f_cnt_9_reg_n_0_[1]
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.903 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.340     7.243    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.505    14.846    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    f_cnt_5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.868%)  route 0.398ns (68.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  f_cnt_9_reg[0]/Q
                         net (fo=13, routed)          0.282     1.888    f_cnt_9_reg_n_0_[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.933 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.116     2.049    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[0]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    f_cnt_5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.868%)  route 0.398ns (68.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  f_cnt_9_reg[0]/Q
                         net (fo=13, routed)          0.282     1.888    f_cnt_9_reg_n_0_[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.933 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.116     2.049    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    f_cnt_5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.868%)  route 0.398ns (68.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  f_cnt_9_reg[0]/Q
                         net (fo=13, routed)          0.282     1.888    f_cnt_9_reg_n_0_[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.933 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.116     2.049    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[2]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    f_cnt_5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 f_cnt_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_cnt_5_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.868%)  route 0.398ns (68.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  f_cnt_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  f_cnt_9_reg[0]/Q
                         net (fo=13, routed)          0.282     1.888    f_cnt_9_reg_n_0_[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.933 f  f_cnt_5[3]_i_3/O
                         net (fo=4, routed)           0.116     2.049    f_cnt_5[3]_i_3_n_0
    SLICE_X63Y27         FDCE                                         f  f_cnt_5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  f_cnt_5_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    f_cnt_5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.639    





