\hypertarget{struct_u_s_b_h_s___mem_map}{}\section{U\+S\+B\+H\+S\+\_\+\+Mem\+Map Struct Reference}
\label{struct_u_s_b_h_s___mem_map}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a3358adaf9078bf47a19ac176de27fb3d}{I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_abf62294144221450dac968fe1598f745}{H\+W\+G\+E\+N\+E\+R\+A\+L}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a23b580e1655533bb112fd6e4d2a60e71}{H\+W\+H\+O\+S\+T}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a107edcad73cd5c798c766e09940f3d7d}{H\+W\+D\+E\+V\+I\+C\+E}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a2ea6ab8550283d6c27c79416fd767954}{H\+W\+T\+X\+B\+U\+F}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a6d3e0350ab617222d58e51b9748a25df}{H\+W\+R\+X\+B\+U\+F}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_aac3ba0b77e0d2aa35b3505a67828ce4d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}104\mbox{]}\label{struct_u_s_b_h_s___mem_map_aac3ba0b77e0d2aa35b3505a67828ce4d}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a163a112733db4f36b2efceb85179a846}{G\+P\+T\+I\+M\+E\+R0\+L\+D}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a60b5ac2618429761b81716b5839c960a}{G\+P\+T\+I\+M\+E\+R0\+C\+T\+L}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a1243aa3b80b401c703ae05fb205957e2}{G\+P\+T\+I\+M\+E\+R1\+L\+D}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a53cb9dae742446a00ef3a3024f8274bb}{G\+P\+T\+I\+M\+E\+R1\+C\+T\+L}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a17e03138a07af56c6f742f0140fff491}{U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_ac441d48add397014fe4d460822904057}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}108\mbox{]}\label{struct_u_s_b_h_s___mem_map_ac441d48add397014fe4d460822904057}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a619bd669ea184df3bc0fefa28b266c9f}{H\+C\+I\+V\+E\+R\+S\+I\+O\+N}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ad570cfba844f3beb44fb4f16d996b31a}{H\+C\+S\+P\+A\+R\+A\+M\+S}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a2f51d62adad266eff6d3e0fdd7c54d28}{H\+C\+C\+P\+A\+R\+A\+M\+S}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a541e8ddb58dc51fe1b664ede213ad205}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}22\mbox{]}\label{struct_u_s_b_h_s___mem_map_a541e8ddb58dc51fe1b664ede213ad205}

\item 
uint16\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ac033788854eae485a1d9a238c06abcdc}{D\+C\+I\+V\+E\+R\+S\+I\+O\+N}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a0cdb6769bd78be6c996576f92d8d008f}{D\+C\+C\+P\+A\+R\+A\+M\+S}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a4bb0027a974136f1b189df084e619f7a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}24\mbox{]}\label{struct_u_s_b_h_s___mem_map_a4bb0027a974136f1b189df084e619f7a}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_acdfe9bbb777051ac2acb45a518f431ca}{U\+S\+B\+C\+M\+D}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ab651a6e6b81d8e4f97a9637833cc45b2}{U\+S\+B\+S\+T\+S}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a60f0b13c9094057219dc6cbddd5e9f4a}{U\+S\+B\+I\+N\+T\+R}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a1da0dd96308b41481bf16c509d8993dc}{F\+R\+I\+N\+D\+E\+X}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a2777527406b77364c9766e1f193d7655}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}4\mbox{]}\label{struct_u_s_b_h_s___mem_map_a2777527406b77364c9766e1f193d7655}

\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a2633d559ab86b221368e3b3fbc535bdd}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_u_s_b_h_s___mem_map_a1c6faf55365b2399ddb69d8a7d76d63d}{DEVICEADDR}\\
\>uint32\_t \hyperlink{struct_u_s_b_h_s___mem_map_a17104676a5c5f73116d9d0df087f06e4}{PERIODICLISTBASE}\\
\}; \label{struct_u_s_b_h_s___mem_map_a2633d559ab86b221368e3b3fbc535bdd}
\\

\end{tabbing}\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a9c3bdddde650b85642c00b3e77058a3c}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_u_s_b_h_s___mem_map_a23476132035d540710e6723105472ad2}{ASYNCLISTADDR}\\
\>uint32\_t \hyperlink{struct_u_s_b_h_s___mem_map_a6dcba06cfa08c72f47f505147544a785}{EPLISTADDR}\\
\}; \label{struct_u_s_b_h_s___mem_map_a9c3bdddde650b85642c00b3e77058a3c}
\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ab6b71bd9352f7fd35f0a435d5a7865f5}{T\+T\+C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a9b684ca58668dd09b45347f5c341378a}{B\+U\+R\+S\+T\+S\+I\+Z\+E}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a4ed32f4e5db7b0ebe39bd635b26f0707}{T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_ac73b9a97fe793daa4bbb6d7c6d371b00}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}8\mbox{]}\label{struct_u_s_b_h_s___mem_map_ac73b9a97fe793daa4bbb6d7c6d371b00}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ab75bbe78d1737fdbb0e5aefb2a169acc}{U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a81dbec78c0a2abb2668b41632c350ee0}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}4\mbox{]}\label{struct_u_s_b_h_s___mem_map_a81dbec78c0a2abb2668b41632c350ee0}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_abc277089be0f8b1082f3d4399500c7f9}{E\+N\+D\+P\+T\+N\+A\+K}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_adb6f3f5cdd6d92db2e6342093a6b1217}{E\+N\+D\+P\+T\+N\+A\+K\+E\+N}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a39c994d2356d99a8308d73cb9d89cb78}{C\+O\+N\+F\+I\+G\+F\+L\+A\+G}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ab9d19f0a7d75a0719e21dec6c883577e}{P\+O\+R\+T\+S\+C1}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_a1cb315dc4dd8c7d132e880435f07f5f7}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}28\mbox{]}\label{struct_u_s_b_h_s___mem_map_a1cb315dc4dd8c7d132e880435f07f5f7}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ae9adf962bc23fed9d7a56e8c05431560}{O\+T\+G\+S\+C}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_afe4ec3963906653c83890dea008fac84}{U\+S\+B\+M\+O\+D\+E}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_aaed4061c317598d41086fceed6b848ad}{E\+P\+S\+E\+T\+U\+P\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a15b207ed583494bf9e0ed363c0b974bf}{E\+P\+P\+R\+I\+M\+E}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a3798ba6cc78e9af879cb2364d3a5b7e3}{E\+P\+F\+L\+U\+S\+H}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a23262d41b8f4edae108e4c553c81768e}{E\+P\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a6e662d447a64545a849155847fd1850d}{E\+P\+C\+O\+M\+P\+L\+E\+T\+E}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a869ec293a891b396768ce4ddab734381}{E\+P\+C\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_a529476b6d37196816091e756fb78dc7f}{E\+P\+C\+R} \mbox{[}3\mbox{]}
\item 
\hypertarget{struct_u_s_b_h_s___mem_map_afdf35e4a76a3b816d99610b02dabaab5}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+8} \mbox{[}48\mbox{]}\label{struct_u_s_b_h_s___mem_map_afdf35e4a76a3b816d99610b02dabaab5}

\item 
uint32\+\_\+t \hyperlink{struct_u_s_b_h_s___mem_map_ae42001e4a7aa4fcd7721a0ee4c4fe3f5}{U\+S\+B\+G\+E\+N\+C\+T\+R\+L}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+B\+H\+S -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_u_s_b_h_s___mem_map_a23476132035d540710e6723105472ad2}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!A\+S\+Y\+N\+C\+L\+I\+S\+T\+A\+D\+D\+R@{A\+S\+Y\+N\+C\+L\+I\+S\+T\+A\+D\+D\+R}}
\index{A\+S\+Y\+N\+C\+L\+I\+S\+T\+A\+D\+D\+R@{A\+S\+Y\+N\+C\+L\+I\+S\+T\+A\+D\+D\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{A\+S\+Y\+N\+C\+L\+I\+S\+T\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+A\+S\+Y\+N\+C\+L\+I\+S\+T\+A\+D\+D\+R}\label{struct_u_s_b_h_s___mem_map_a23476132035d540710e6723105472ad2}
Current Asynchronous List Address Register, offset\+: 0x158 \hypertarget{struct_u_s_b_h_s___mem_map_a9b684ca58668dd09b45347f5c341378a}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!B\+U\+R\+S\+T\+S\+I\+Z\+E@{B\+U\+R\+S\+T\+S\+I\+Z\+E}}
\index{B\+U\+R\+S\+T\+S\+I\+Z\+E@{B\+U\+R\+S\+T\+S\+I\+Z\+E}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{B\+U\+R\+S\+T\+S\+I\+Z\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+B\+U\+R\+S\+T\+S\+I\+Z\+E}\label{struct_u_s_b_h_s___mem_map_a9b684ca58668dd09b45347f5c341378a}
Master Interface Data Burst Size Register, offset\+: 0x160 \hypertarget{struct_u_s_b_h_s___mem_map_a39c994d2356d99a8308d73cb9d89cb78}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!C\+O\+N\+F\+I\+G\+F\+L\+A\+G@{C\+O\+N\+F\+I\+G\+F\+L\+A\+G}}
\index{C\+O\+N\+F\+I\+G\+F\+L\+A\+G@{C\+O\+N\+F\+I\+G\+F\+L\+A\+G}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+N\+F\+I\+G\+F\+L\+A\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+C\+O\+N\+F\+I\+G\+F\+L\+A\+G}\label{struct_u_s_b_h_s___mem_map_a39c994d2356d99a8308d73cb9d89cb78}
Configure Flag Register, offset\+: 0x180 \hypertarget{struct_u_s_b_h_s___mem_map_a0cdb6769bd78be6c996576f92d8d008f}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!D\+C\+C\+P\+A\+R\+A\+M\+S@{D\+C\+C\+P\+A\+R\+A\+M\+S}}
\index{D\+C\+C\+P\+A\+R\+A\+M\+S@{D\+C\+C\+P\+A\+R\+A\+M\+S}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{D\+C\+C\+P\+A\+R\+A\+M\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+D\+C\+C\+P\+A\+R\+A\+M\+S}\label{struct_u_s_b_h_s___mem_map_a0cdb6769bd78be6c996576f92d8d008f}
Device Controller Capability Parameters, offset\+: 0x124 \hypertarget{struct_u_s_b_h_s___mem_map_ac033788854eae485a1d9a238c06abcdc}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!D\+C\+I\+V\+E\+R\+S\+I\+O\+N@{D\+C\+I\+V\+E\+R\+S\+I\+O\+N}}
\index{D\+C\+I\+V\+E\+R\+S\+I\+O\+N@{D\+C\+I\+V\+E\+R\+S\+I\+O\+N}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{D\+C\+I\+V\+E\+R\+S\+I\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+D\+C\+I\+V\+E\+R\+S\+I\+O\+N}\label{struct_u_s_b_h_s___mem_map_ac033788854eae485a1d9a238c06abcdc}
Device Controller Interface Version, offset\+: 0x122 \hypertarget{struct_u_s_b_h_s___mem_map_a1c6faf55365b2399ddb69d8a7d76d63d}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+A\+D\+D\+R@{D\+E\+V\+I\+C\+E\+A\+D\+D\+R}}
\index{D\+E\+V\+I\+C\+E\+A\+D\+D\+R@{D\+E\+V\+I\+C\+E\+A\+D\+D\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+C\+E\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+A\+D\+D\+R}\label{struct_u_s_b_h_s___mem_map_a1c6faf55365b2399ddb69d8a7d76d63d}
Device Address Register, offset\+: 0x154 \hypertarget{struct_u_s_b_h_s___mem_map_abc277089be0f8b1082f3d4399500c7f9}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+N\+D\+P\+T\+N\+A\+K@{E\+N\+D\+P\+T\+N\+A\+K}}
\index{E\+N\+D\+P\+T\+N\+A\+K@{E\+N\+D\+P\+T\+N\+A\+K}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+N\+D\+P\+T\+N\+A\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+N\+D\+P\+T\+N\+A\+K}\label{struct_u_s_b_h_s___mem_map_abc277089be0f8b1082f3d4399500c7f9}
Endpoint N\+A\+K Register, offset\+: 0x178 \hypertarget{struct_u_s_b_h_s___mem_map_adb6f3f5cdd6d92db2e6342093a6b1217}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+N\+D\+P\+T\+N\+A\+K\+E\+N@{E\+N\+D\+P\+T\+N\+A\+K\+E\+N}}
\index{E\+N\+D\+P\+T\+N\+A\+K\+E\+N@{E\+N\+D\+P\+T\+N\+A\+K\+E\+N}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+N\+D\+P\+T\+N\+A\+K\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+N\+D\+P\+T\+N\+A\+K\+E\+N}\label{struct_u_s_b_h_s___mem_map_adb6f3f5cdd6d92db2e6342093a6b1217}
Endpoint N\+A\+K Enable Register, offset\+: 0x17\+C \hypertarget{struct_u_s_b_h_s___mem_map_a6e662d447a64545a849155847fd1850d}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+C\+O\+M\+P\+L\+E\+T\+E@{E\+P\+C\+O\+M\+P\+L\+E\+T\+E}}
\index{E\+P\+C\+O\+M\+P\+L\+E\+T\+E@{E\+P\+C\+O\+M\+P\+L\+E\+T\+E}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+C\+O\+M\+P\+L\+E\+T\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+C\+O\+M\+P\+L\+E\+T\+E}\label{struct_u_s_b_h_s___mem_map_a6e662d447a64545a849155847fd1850d}
Endpoint Complete Register, offset\+: 0x1\+B\+C \hypertarget{struct_u_s_b_h_s___mem_map_a529476b6d37196816091e756fb78dc7f}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+C\+R@{E\+P\+C\+R}}
\index{E\+P\+C\+R@{E\+P\+C\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+C\+R\mbox{[}3\mbox{]}}\label{struct_u_s_b_h_s___mem_map_a529476b6d37196816091e756fb78dc7f}
Endpoint Control Register n, array offset\+: 0x1\+C4, array step\+: 0x4 \hypertarget{struct_u_s_b_h_s___mem_map_a869ec293a891b396768ce4ddab734381}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+C\+R0@{E\+P\+C\+R0}}
\index{E\+P\+C\+R0@{E\+P\+C\+R0}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+C\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+C\+R0}\label{struct_u_s_b_h_s___mem_map_a869ec293a891b396768ce4ddab734381}
Endpoint Control Register 0, offset\+: 0x1\+C0 \hypertarget{struct_u_s_b_h_s___mem_map_a3798ba6cc78e9af879cb2364d3a5b7e3}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+F\+L\+U\+S\+H@{E\+P\+F\+L\+U\+S\+H}}
\index{E\+P\+F\+L\+U\+S\+H@{E\+P\+F\+L\+U\+S\+H}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+F\+L\+U\+S\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+F\+L\+U\+S\+H}\label{struct_u_s_b_h_s___mem_map_a3798ba6cc78e9af879cb2364d3a5b7e3}
Endpoint Flush Register, offset\+: 0x1\+B4 \hypertarget{struct_u_s_b_h_s___mem_map_a6dcba06cfa08c72f47f505147544a785}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+L\+I\+S\+T\+A\+D\+D\+R@{E\+P\+L\+I\+S\+T\+A\+D\+D\+R}}
\index{E\+P\+L\+I\+S\+T\+A\+D\+D\+R@{E\+P\+L\+I\+S\+T\+A\+D\+D\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+L\+I\+S\+T\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+L\+I\+S\+T\+A\+D\+D\+R}\label{struct_u_s_b_h_s___mem_map_a6dcba06cfa08c72f47f505147544a785}
Endpoint List Address Register, offset\+: 0x158 \hypertarget{struct_u_s_b_h_s___mem_map_a15b207ed583494bf9e0ed363c0b974bf}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+P\+R\+I\+M\+E@{E\+P\+P\+R\+I\+M\+E}}
\index{E\+P\+P\+R\+I\+M\+E@{E\+P\+P\+R\+I\+M\+E}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+P\+R\+I\+M\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+P\+R\+I\+M\+E}\label{struct_u_s_b_h_s___mem_map_a15b207ed583494bf9e0ed363c0b974bf}
Endpoint Initialization Register, offset\+: 0x1\+B0 \hypertarget{struct_u_s_b_h_s___mem_map_aaed4061c317598d41086fceed6b848ad}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+S\+E\+T\+U\+P\+S\+R@{E\+P\+S\+E\+T\+U\+P\+S\+R}}
\index{E\+P\+S\+E\+T\+U\+P\+S\+R@{E\+P\+S\+E\+T\+U\+P\+S\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+S\+E\+T\+U\+P\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+S\+E\+T\+U\+P\+S\+R}\label{struct_u_s_b_h_s___mem_map_aaed4061c317598d41086fceed6b848ad}
Endpoint Setup Status Register, offset\+: 0x1\+A\+C \hypertarget{struct_u_s_b_h_s___mem_map_a23262d41b8f4edae108e4c553c81768e}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!E\+P\+S\+R@{E\+P\+S\+R}}
\index{E\+P\+S\+R@{E\+P\+S\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{E\+P\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+E\+P\+S\+R}\label{struct_u_s_b_h_s___mem_map_a23262d41b8f4edae108e4c553c81768e}
Endpoint Status Register, offset\+: 0x1\+B8 \hypertarget{struct_u_s_b_h_s___mem_map_a1da0dd96308b41481bf16c509d8993dc}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!F\+R\+I\+N\+D\+E\+X@{F\+R\+I\+N\+D\+E\+X}}
\index{F\+R\+I\+N\+D\+E\+X@{F\+R\+I\+N\+D\+E\+X}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{F\+R\+I\+N\+D\+E\+X}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+F\+R\+I\+N\+D\+E\+X}\label{struct_u_s_b_h_s___mem_map_a1da0dd96308b41481bf16c509d8993dc}
Frame Index Register, offset\+: 0x14\+C \hypertarget{struct_u_s_b_h_s___mem_map_a60b5ac2618429761b81716b5839c960a}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!G\+P\+T\+I\+M\+E\+R0\+C\+T\+L@{G\+P\+T\+I\+M\+E\+R0\+C\+T\+L}}
\index{G\+P\+T\+I\+M\+E\+R0\+C\+T\+L@{G\+P\+T\+I\+M\+E\+R0\+C\+T\+L}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+T\+I\+M\+E\+R0\+C\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+G\+P\+T\+I\+M\+E\+R0\+C\+T\+L}\label{struct_u_s_b_h_s___mem_map_a60b5ac2618429761b81716b5839c960a}
General Purpose Timer n Control Register, offset\+: 0x84 \hypertarget{struct_u_s_b_h_s___mem_map_a163a112733db4f36b2efceb85179a846}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!G\+P\+T\+I\+M\+E\+R0\+L\+D@{G\+P\+T\+I\+M\+E\+R0\+L\+D}}
\index{G\+P\+T\+I\+M\+E\+R0\+L\+D@{G\+P\+T\+I\+M\+E\+R0\+L\+D}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+T\+I\+M\+E\+R0\+L\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+G\+P\+T\+I\+M\+E\+R0\+L\+D}\label{struct_u_s_b_h_s___mem_map_a163a112733db4f36b2efceb85179a846}
General Purpose Timer n Load Register, offset\+: 0x80 \hypertarget{struct_u_s_b_h_s___mem_map_a53cb9dae742446a00ef3a3024f8274bb}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!G\+P\+T\+I\+M\+E\+R1\+C\+T\+L@{G\+P\+T\+I\+M\+E\+R1\+C\+T\+L}}
\index{G\+P\+T\+I\+M\+E\+R1\+C\+T\+L@{G\+P\+T\+I\+M\+E\+R1\+C\+T\+L}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+T\+I\+M\+E\+R1\+C\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+G\+P\+T\+I\+M\+E\+R1\+C\+T\+L}\label{struct_u_s_b_h_s___mem_map_a53cb9dae742446a00ef3a3024f8274bb}
General Purpose Timer n Control Register, offset\+: 0x8\+C \hypertarget{struct_u_s_b_h_s___mem_map_a1243aa3b80b401c703ae05fb205957e2}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!G\+P\+T\+I\+M\+E\+R1\+L\+D@{G\+P\+T\+I\+M\+E\+R1\+L\+D}}
\index{G\+P\+T\+I\+M\+E\+R1\+L\+D@{G\+P\+T\+I\+M\+E\+R1\+L\+D}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+T\+I\+M\+E\+R1\+L\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+G\+P\+T\+I\+M\+E\+R1\+L\+D}\label{struct_u_s_b_h_s___mem_map_a1243aa3b80b401c703ae05fb205957e2}
General Purpose Timer n Load Register, offset\+: 0x88 \hypertarget{struct_u_s_b_h_s___mem_map_a2f51d62adad266eff6d3e0fdd7c54d28}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+C\+C\+P\+A\+R\+A\+M\+S@{H\+C\+C\+P\+A\+R\+A\+M\+S}}
\index{H\+C\+C\+P\+A\+R\+A\+M\+S@{H\+C\+C\+P\+A\+R\+A\+M\+S}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+C\+C\+P\+A\+R\+A\+M\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+C\+C\+P\+A\+R\+A\+M\+S}\label{struct_u_s_b_h_s___mem_map_a2f51d62adad266eff6d3e0fdd7c54d28}
Host Controller Capability Parameters Register, offset\+: 0x108 \hypertarget{struct_u_s_b_h_s___mem_map_a619bd669ea184df3bc0fefa28b266c9f}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+C\+I\+V\+E\+R\+S\+I\+O\+N@{H\+C\+I\+V\+E\+R\+S\+I\+O\+N}}
\index{H\+C\+I\+V\+E\+R\+S\+I\+O\+N@{H\+C\+I\+V\+E\+R\+S\+I\+O\+N}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+C\+I\+V\+E\+R\+S\+I\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+C\+I\+V\+E\+R\+S\+I\+O\+N}\label{struct_u_s_b_h_s___mem_map_a619bd669ea184df3bc0fefa28b266c9f}
Host Controller Interface Version and Capability Registers Length Register, offset\+: 0x100 \hypertarget{struct_u_s_b_h_s___mem_map_ad570cfba844f3beb44fb4f16d996b31a}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+C\+S\+P\+A\+R\+A\+M\+S@{H\+C\+S\+P\+A\+R\+A\+M\+S}}
\index{H\+C\+S\+P\+A\+R\+A\+M\+S@{H\+C\+S\+P\+A\+R\+A\+M\+S}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+C\+S\+P\+A\+R\+A\+M\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+C\+S\+P\+A\+R\+A\+M\+S}\label{struct_u_s_b_h_s___mem_map_ad570cfba844f3beb44fb4f16d996b31a}
Host Controller Structural Parameters Register, offset\+: 0x104 \hypertarget{struct_u_s_b_h_s___mem_map_a107edcad73cd5c798c766e09940f3d7d}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+W\+D\+E\+V\+I\+C\+E@{H\+W\+D\+E\+V\+I\+C\+E}}
\index{H\+W\+D\+E\+V\+I\+C\+E@{H\+W\+D\+E\+V\+I\+C\+E}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+W\+D\+E\+V\+I\+C\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+W\+D\+E\+V\+I\+C\+E}\label{struct_u_s_b_h_s___mem_map_a107edcad73cd5c798c766e09940f3d7d}
Device Hardware Parameters Register, offset\+: 0x\+C \hypertarget{struct_u_s_b_h_s___mem_map_abf62294144221450dac968fe1598f745}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+W\+G\+E\+N\+E\+R\+A\+L@{H\+W\+G\+E\+N\+E\+R\+A\+L}}
\index{H\+W\+G\+E\+N\+E\+R\+A\+L@{H\+W\+G\+E\+N\+E\+R\+A\+L}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+W\+G\+E\+N\+E\+R\+A\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+W\+G\+E\+N\+E\+R\+A\+L}\label{struct_u_s_b_h_s___mem_map_abf62294144221450dac968fe1598f745}
General Hardware Parameters Register, offset\+: 0x4 \hypertarget{struct_u_s_b_h_s___mem_map_a23b580e1655533bb112fd6e4d2a60e71}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+W\+H\+O\+S\+T@{H\+W\+H\+O\+S\+T}}
\index{H\+W\+H\+O\+S\+T@{H\+W\+H\+O\+S\+T}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+W\+H\+O\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+W\+H\+O\+S\+T}\label{struct_u_s_b_h_s___mem_map_a23b580e1655533bb112fd6e4d2a60e71}
Host Hardware Parameters Register, offset\+: 0x8 \hypertarget{struct_u_s_b_h_s___mem_map_a6d3e0350ab617222d58e51b9748a25df}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+W\+R\+X\+B\+U\+F@{H\+W\+R\+X\+B\+U\+F}}
\index{H\+W\+R\+X\+B\+U\+F@{H\+W\+R\+X\+B\+U\+F}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+W\+R\+X\+B\+U\+F}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+W\+R\+X\+B\+U\+F}\label{struct_u_s_b_h_s___mem_map_a6d3e0350ab617222d58e51b9748a25df}
Receive Buffer Hardware Parameters Register, offset\+: 0x14 \hypertarget{struct_u_s_b_h_s___mem_map_a2ea6ab8550283d6c27c79416fd767954}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!H\+W\+T\+X\+B\+U\+F@{H\+W\+T\+X\+B\+U\+F}}
\index{H\+W\+T\+X\+B\+U\+F@{H\+W\+T\+X\+B\+U\+F}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{H\+W\+T\+X\+B\+U\+F}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+H\+W\+T\+X\+B\+U\+F}\label{struct_u_s_b_h_s___mem_map_a2ea6ab8550283d6c27c79416fd767954}
Transmit Buffer Hardware Parameters Register, offset\+: 0x10 \hypertarget{struct_u_s_b_h_s___mem_map_a3358adaf9078bf47a19ac176de27fb3d}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!I\+D@{I\+D}}
\index{I\+D@{I\+D}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+I\+D}\label{struct_u_s_b_h_s___mem_map_a3358adaf9078bf47a19ac176de27fb3d}
Identification Register, offset\+: 0x0 \hypertarget{struct_u_s_b_h_s___mem_map_ae9adf962bc23fed9d7a56e8c05431560}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!O\+T\+G\+S\+C@{O\+T\+G\+S\+C}}
\index{O\+T\+G\+S\+C@{O\+T\+G\+S\+C}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{O\+T\+G\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+O\+T\+G\+S\+C}\label{struct_u_s_b_h_s___mem_map_ae9adf962bc23fed9d7a56e8c05431560}
On-\/the-\/\+Go Status and Control Register, offset\+: 0x1\+A4 \hypertarget{struct_u_s_b_h_s___mem_map_a17104676a5c5f73116d9d0df087f06e4}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!P\+E\+R\+I\+O\+D\+I\+C\+L\+I\+S\+T\+B\+A\+S\+E@{P\+E\+R\+I\+O\+D\+I\+C\+L\+I\+S\+T\+B\+A\+S\+E}}
\index{P\+E\+R\+I\+O\+D\+I\+C\+L\+I\+S\+T\+B\+A\+S\+E@{P\+E\+R\+I\+O\+D\+I\+C\+L\+I\+S\+T\+B\+A\+S\+E}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E\+R\+I\+O\+D\+I\+C\+L\+I\+S\+T\+B\+A\+S\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+P\+E\+R\+I\+O\+D\+I\+C\+L\+I\+S\+T\+B\+A\+S\+E}\label{struct_u_s_b_h_s___mem_map_a17104676a5c5f73116d9d0df087f06e4}
Periodic Frame List Base Address Register, offset\+: 0x154 \hypertarget{struct_u_s_b_h_s___mem_map_ab9d19f0a7d75a0719e21dec6c883577e}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!P\+O\+R\+T\+S\+C1@{P\+O\+R\+T\+S\+C1}}
\index{P\+O\+R\+T\+S\+C1@{P\+O\+R\+T\+S\+C1}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+O\+R\+T\+S\+C1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+P\+O\+R\+T\+S\+C1}\label{struct_u_s_b_h_s___mem_map_ab9d19f0a7d75a0719e21dec6c883577e}
Port Status and Control Registers, offset\+: 0x184 \hypertarget{struct_u_s_b_h_s___mem_map_ab6b71bd9352f7fd35f0a435d5a7865f5}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!T\+T\+C\+T\+R\+L@{T\+T\+C\+T\+R\+L}}
\index{T\+T\+C\+T\+R\+L@{T\+T\+C\+T\+R\+L}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+T\+T\+C\+T\+R\+L}\label{struct_u_s_b_h_s___mem_map_ab6b71bd9352f7fd35f0a435d5a7865f5}
Host T\+T Asynchronous Buffer Control, offset\+: 0x15\+C \hypertarget{struct_u_s_b_h_s___mem_map_a4ed32f4e5db7b0ebe39bd635b26f0707}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G@{T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G}}
\index{T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G@{T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+T\+X\+F\+I\+L\+L\+T\+U\+N\+I\+N\+G}\label{struct_u_s_b_h_s___mem_map_a4ed32f4e5db7b0ebe39bd635b26f0707}
Transmit F\+I\+F\+O Tuning Control Register, offset\+: 0x164 \hypertarget{struct_u_s_b_h_s___mem_map_ab75bbe78d1737fdbb0e5aefb2a169acc}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T@{U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T}}
\index{U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T@{U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+L\+P\+I\+\_\+\+V\+I\+E\+W\+P\+O\+R\+T}\label{struct_u_s_b_h_s___mem_map_ab75bbe78d1737fdbb0e5aefb2a169acc}
U\+L\+P\+I Register Access, offset\+: 0x170 \hypertarget{struct_u_s_b_h_s___mem_map_a17e03138a07af56c6f742f0140fff491}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G@{U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G}}
\index{U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G@{U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+S\+B\+\_\+\+S\+B\+U\+S\+C\+F\+G}\label{struct_u_s_b_h_s___mem_map_a17e03138a07af56c6f742f0140fff491}
System Bus Interface Configuration Register, offset\+: 0x90 \hypertarget{struct_u_s_b_h_s___mem_map_acdfe9bbb777051ac2acb45a518f431ca}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+S\+B\+C\+M\+D@{U\+S\+B\+C\+M\+D}}
\index{U\+S\+B\+C\+M\+D@{U\+S\+B\+C\+M\+D}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+S\+B\+C\+M\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+S\+B\+C\+M\+D}\label{struct_u_s_b_h_s___mem_map_acdfe9bbb777051ac2acb45a518f431ca}
U\+S\+B Command Register, offset\+: 0x140 \hypertarget{struct_u_s_b_h_s___mem_map_ae42001e4a7aa4fcd7721a0ee4c4fe3f5}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+S\+B\+G\+E\+N\+C\+T\+R\+L@{U\+S\+B\+G\+E\+N\+C\+T\+R\+L}}
\index{U\+S\+B\+G\+E\+N\+C\+T\+R\+L@{U\+S\+B\+G\+E\+N\+C\+T\+R\+L}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+S\+B\+G\+E\+N\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+S\+B\+G\+E\+N\+C\+T\+R\+L}\label{struct_u_s_b_h_s___mem_map_ae42001e4a7aa4fcd7721a0ee4c4fe3f5}
U\+S\+B General Control Register, offset\+: 0x200 \hypertarget{struct_u_s_b_h_s___mem_map_a60f0b13c9094057219dc6cbddd5e9f4a}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+S\+B\+I\+N\+T\+R@{U\+S\+B\+I\+N\+T\+R}}
\index{U\+S\+B\+I\+N\+T\+R@{U\+S\+B\+I\+N\+T\+R}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+S\+B\+I\+N\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+S\+B\+I\+N\+T\+R}\label{struct_u_s_b_h_s___mem_map_a60f0b13c9094057219dc6cbddd5e9f4a}
U\+S\+B Interrupt Enable Register, offset\+: 0x148 \hypertarget{struct_u_s_b_h_s___mem_map_afe4ec3963906653c83890dea008fac84}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+S\+B\+M\+O\+D\+E@{U\+S\+B\+M\+O\+D\+E}}
\index{U\+S\+B\+M\+O\+D\+E@{U\+S\+B\+M\+O\+D\+E}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+S\+B\+M\+O\+D\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+S\+B\+M\+O\+D\+E}\label{struct_u_s_b_h_s___mem_map_afe4ec3963906653c83890dea008fac84}
U\+S\+B Mode Register, offset\+: 0x1\+A8 \hypertarget{struct_u_s_b_h_s___mem_map_ab651a6e6b81d8e4f97a9637833cc45b2}{}\index{U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}!U\+S\+B\+S\+T\+S@{U\+S\+B\+S\+T\+S}}
\index{U\+S\+B\+S\+T\+S@{U\+S\+B\+S\+T\+S}!U\+S\+B\+H\+S\+\_\+\+Mem\+Map@{U\+S\+B\+H\+S\+\_\+\+Mem\+Map}}
\subsubsection[{U\+S\+B\+S\+T\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+H\+S\+\_\+\+Mem\+Map\+::\+U\+S\+B\+S\+T\+S}\label{struct_u_s_b_h_s___mem_map_ab651a6e6b81d8e4f97a9637833cc45b2}
U\+S\+B Status Register, offset\+: 0x144 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
