{"vcs1":{"timestamp_begin":1680459868.565414601, "rt":0.86, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680459869.457966527, "rt":0.96, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680459870.435421583, "rt":0.60, "ut":0.05, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680459868.279534606}
{"VCS_COMP_START_TIME": 1680459868.279534606}
{"VCS_COMP_END_TIME": 1680459872.845269621}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339552}}
{"stitch_vcselab": {"peak_mem": 239012}}
