

================================================================
== Vitis HLS Report for 'levmarq_Pipeline_VITIS_LOOP_19_3'
================================================================
* Date:           Sun Jun 23 03:48:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |       17|  2147483664|  85.000 ns|  10.737 sec|   17|  2147483664|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                   |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |     Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_19_3  |       15|  2147483662|        16|          1|          1|  1 ~ 2147483648|       yes|
        +-------------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     114|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      386|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      386|     223|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_156_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln20_1_fu_169_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln20_fu_179_p2    |         +|   0|  0|  21|          14|          14|
    |icmp_ln19_fu_151_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|          85|          56|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |j_fu_58                  |   9|          2|   31|         62|
    |phi_mul_fu_54            |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_299                       |  32|   0|   32|          0|
    |add_ln20_reg_258                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |g_load_reg_263                     |  32|   0|   32|          0|
    |h_addr_reg_278                     |  14|   0|   14|          0|
    |h_load_reg_289                     |  32|   0|   32|          0|
    |j_fu_58                            |  31|   0|   31|          0|
    |mul1_reg_284                       |  32|   0|   32|          0|
    |mul_reg_273                        |  32|   0|   32|          0|
    |phi_mul_fu_54                      |   7|   0|    7|          0|
    |add_ln20_reg_258                   |  64|  32|   14|          0|
    |h_addr_reg_278                     |  64|  32|   14|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 386|  64|  286|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_222_p_din0    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_222_p_din1    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_222_p_opcode  |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_222_p_dout0   |   in|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_222_p_ce      |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_253_p_din0    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_253_p_din1    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_253_p_dout0   |   in|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_253_p_ce      |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_258_p_din0    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_258_p_din1    |  out|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_258_p_dout0   |   in|   32|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|grp_fu_258_p_ce      |  out|    1|  ap_ctrl_hs|  levmarq_Pipeline_VITIS_LOOP_19_3|  return value|
|indvars_iv10         |   in|   32|     ap_none|                      indvars_iv10|        scalar|
|empty                |   in|    7|     ap_none|                             empty|        scalar|
|g_address0           |  out|    7|   ap_memory|                                 g|         array|
|g_ce0                |  out|    1|   ap_memory|                                 g|         array|
|g_q0                 |   in|   32|   ap_memory|                                 g|         array|
|x_s                  |   in|   32|     ap_none|                               x_s|        scalar|
|weight               |   in|   32|     ap_none|                            weight|        scalar|
|tmp_1                |   in|   14|     ap_none|                             tmp_1|        scalar|
|h_address0           |  out|   14|   ap_memory|                                 h|         array|
|h_ce0                |  out|    1|   ap_memory|                                 h|         array|
|h_we0                |  out|    1|   ap_memory|                                 h|         array|
|h_d0                 |  out|   32|   ap_memory|                                 h|         array|
|h_address1           |  out|   14|   ap_memory|                                 h|         array|
|h_ce1                |  out|    1|   ap_memory|                                 h|         array|
|h_q1                 |   in|   32|   ap_memory|                                 h|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 19 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %g, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %tmp_1"   --->   Operation 23 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight"   --->   Operation 24 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_s"   --->   Operation 25 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %empty"   --->   Operation 26 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indvars_iv10"   --->   Operation 27 'read' 'indvars_iv10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln19 = store i31 0, i31 %j" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 28 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %phi_mul"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 31 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i31 %j_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 32 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%icmp_ln19 = icmp_eq  i32 %zext_ln19, i32 %indvars_iv10_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 2147483648, i64 0"   --->   Operation 34 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln19 = add i31 %j_1, i31 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 35 'add' 'add_ln19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.inc29.exitStub" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 36 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul_load = load i7 %phi_mul" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 37 'load' 'phi_mul_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i31 %j_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 38 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln20_1 = add i7 %phi_mul_load, i7 %tmp" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 39 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %phi_mul_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 40 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i32 %g, i64 0, i64 %zext_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 41 'getelementptr' 'g_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%g_load = load i7 %g_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 42 'load' 'g_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/1] (1.05ns)   --->   "%add_ln20 = add i14 %trunc_ln19, i14 %tmp_1_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 43 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln19 = store i31 %add_ln19, i31 %j" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 44 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln20 = store i7 %add_ln20_1, i7 %phi_mul" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 45 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 46 [1/2] (1.29ns)   --->   "%g_load = load i7 %g_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 46 'load' 'g_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %g_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 47 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [4/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 48 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 49 [3/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 49 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 50 [2/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 50 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 51 [1/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 51 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 52 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 52 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 53 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 53 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 54 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 54 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i14 %add_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 55 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i32 %h, i64 0, i64 %zext_ln20_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 56 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [2/2] (1.29ns)   --->   "%h_load = load i14 %h_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 57 'load' 'h_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 58 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 58 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/2] (1.29ns)   --->   "%h_load = load i14 %h_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 59 'load' 'h_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %h_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 60 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [5/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 61 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 62 [4/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 62 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 63 [3/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 63 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 64 [2/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 64 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 65 [1/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 65 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 66 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 67 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %add1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 68 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_2, i14 %h_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 69 'store' 'store_ln20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul           (alloca           ) [ 011000000000000000]
j                 (alloca           ) [ 011000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000]
tmp_1_read        (read             ) [ 011000000000000000]
weight_read       (read             ) [ 011111111111000000]
x_read            (read             ) [ 011111110000000000]
tmp               (read             ) [ 011000000000000000]
indvars_iv10_read (read             ) [ 011000000000000000]
store_ln19        (store            ) [ 000000000000000000]
store_ln0         (store            ) [ 000000000000000000]
br_ln0            (br               ) [ 000000000000000000]
j_1               (load             ) [ 000000000000000000]
zext_ln19         (zext             ) [ 000000000000000000]
icmp_ln19         (icmp             ) [ 011111111111111110]
empty_9           (speclooptripcount) [ 000000000000000000]
add_ln19          (add              ) [ 000000000000000000]
br_ln19           (br               ) [ 000000000000000000]
phi_mul_load      (load             ) [ 000000000000000000]
trunc_ln19        (trunc            ) [ 000000000000000000]
add_ln20_1        (add              ) [ 000000000000000000]
zext_ln20         (zext             ) [ 000000000000000000]
g_addr            (getelementptr    ) [ 010100000000000000]
add_ln20          (add              ) [ 010111111110000000]
store_ln19        (store            ) [ 000000000000000000]
store_ln20        (store            ) [ 000000000000000000]
g_load            (load             ) [ 010010000000000000]
bitcast_ln20      (bitcast          ) [ 010001110000000000]
mul               (fmul             ) [ 010000001111000000]
zext_ln20_1       (zext             ) [ 000000000000000000]
h_addr            (getelementptr    ) [ 010000000001111111]
mul1              (fmul             ) [ 010000000000111110]
h_load            (load             ) [ 010000000000100000]
bitcast_ln20_1    (bitcast          ) [ 010000000000011110]
add1              (fadd             ) [ 010000000000000001]
specpipeline_ln19 (specpipeline     ) [ 000000000000000000]
specloopname_ln19 (specloopname     ) [ 000000000000000000]
bitcast_ln20_2    (bitcast          ) [ 000000000000000000]
store_ln20        (store            ) [ 000000000000000000]
br_ln19           (br               ) [ 000000000000000000]
ret_ln0           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="g">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="h">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="phi_mul_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="14" slack="0"/>
<pin id="65" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="weight_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvars_iv10_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv10_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="g_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="h_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="14" slack="0"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="7"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="h_load/10 store_ln20/17 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="3"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="32" slack="7"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln19_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="1"/>
<pin id="146" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln19_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln19_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln19_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="phi_mul_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="1"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln19_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="0"/>
<pin id="167" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln20_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="1"/>
<pin id="172" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln20_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln20_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="1"/>
<pin id="182" dir="1" index="2" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln19_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="0" index="1" bw="31" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln20_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="1"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bitcast_ln20_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln20_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="8"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="bitcast_ln20_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/12 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln20_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_2/17 "/>
</bind>
</comp>

<comp id="210" class="1005" name="phi_mul_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="217" class="1005" name="j_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_1_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="1"/>
<pin id="226" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="weight_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="7"/>
<pin id="231" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="weight_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="x_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="3"/>
<pin id="236" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="244" class="1005" name="indvars_iv10_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv10_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="icmp_ln19_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="14"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="253" class="1005" name="g_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="1"/>
<pin id="255" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="g_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_ln20_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="8"/>
<pin id="260" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="263" class="1005" name="g_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="bitcast_ln20_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="273" class="1005" name="mul_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="278" class="1005" name="h_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="1"/>
<pin id="280" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="mul1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="h_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="bitcast_ln20_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="105" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="144" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="144" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="162" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="156" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="169" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="213"><net_src comp="54" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="220"><net_src comp="58" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="227"><net_src comp="62" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="232"><net_src comp="68" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="237"><net_src comp="74" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="242"><net_src comp="80" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="247"><net_src comp="86" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="252"><net_src comp="151" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="92" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="261"><net_src comp="179" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="266"><net_src comp="99" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="271"><net_src comp="194" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="276"><net_src comp="126" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="281"><net_src comp="105" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="287"><net_src comp="130" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="292"><net_src comp="112" pin="7"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="297"><net_src comp="202" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="302"><net_src comp="122" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: g | {}
	Port: h | {17 }
 - Input state : 
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : indvars_iv10 | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : empty | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : g | {2 3 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : x_s | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : weight | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : tmp_1 | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : h | {10 11 }
  - Chain level:
	State 1
		store_ln19 : 1
		store_ln0 : 1
	State 2
		zext_ln19 : 1
		icmp_ln19 : 2
		add_ln19 : 1
		br_ln19 : 3
		trunc_ln19 : 1
		add_ln20_1 : 1
		zext_ln20 : 1
		g_addr : 2
		g_load : 3
		add_ln20 : 2
		store_ln19 : 2
		store_ln20 : 2
	State 3
	State 4
		mul : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		h_addr : 1
		h_load : 2
	State 11
	State 12
		add1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_126          |    3    |   143   |    78   |
|          |          grp_fu_130          |    3    |   143   |    78   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_122          |    2    |   205   |   219   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln19_fu_156       |    0    |    0    |    38   |
|    add   |       add_ln20_1_fu_169      |    0    |    0    |    14   |
|          |        add_ln20_fu_179       |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln19_fu_151       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_1_read_read_fu_62    |    0    |    0    |    0    |
|          |    weight_read_read_fu_68    |    0    |    0    |    0    |
|   read   |       x_read_read_fu_74      |    0    |    0    |    0    |
|          |        tmp_read_fu_80        |    0    |    0    |    0    |
|          | indvars_iv10_read_read_fu_86 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln19_fu_147       |    0    |    0    |    0    |
|   zext   |       zext_ln20_fu_174       |    0    |    0    |    0    |
|          |      zext_ln20_1_fu_198      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln19_fu_165      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |   491   |   487   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       add1_reg_299      |   32   |
|     add_ln20_reg_258    |   14   |
|  bitcast_ln20_1_reg_294 |   32   |
|   bitcast_ln20_reg_268  |   32   |
|      g_addr_reg_253     |    7   |
|      g_load_reg_263     |   32   |
|      h_addr_reg_278     |   14   |
|      h_load_reg_289     |   32   |
|    icmp_ln19_reg_249    |    1   |
|indvars_iv10_read_reg_244|   32   |
|        j_reg_217        |   31   |
|       mul1_reg_284      |   32   |
|       mul_reg_273       |   32   |
|     phi_mul_reg_210     |    7   |
|    tmp_1_read_reg_224   |   14   |
|       tmp_reg_239       |    7   |
|   weight_read_reg_229   |   32   |
|      x_read_reg_234     |   32   |
+-------------------------+--------+
|          Total          |   415  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_122    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_126    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  ||   1.84  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   491  |   487  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   906  |   523  |
+-----------+--------+--------+--------+--------+
