{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-00",
   "metadata": {},
   "source": [
    "# Versal xcvp1552 — HLS Kernel → xclbin Demo\n",
    "\n",
    "Write an HLS C++ kernel inline, compile it with `v++` against the custom `custom_platform.xpfm`,\n",
    "and produce a `.xclbin` ready to deploy on hardware.\n",
    "\n",
    "**Before launching this notebook, source the tools:**\n",
    "```bash\n",
    "source /tools/Xilinx/Vitis/2024.2/settings64.sh\n",
    "source /opt/xilinx/xrt/setup.sh\n",
    "cd step6_vp1552/\n",
    "jupyter lab\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-01",
   "metadata": {},
   "source": [
    "---\n",
    "## 0. Environment Setup \n",
    "- The `.xpfm` was built by step3. We auto-detect it relative to this notebook's working directory, or you can override with the `VERSAL_XPFM` environment variable."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "cell-02",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "v++ : /tools/Xilinx/Vitis/2024.2/bin/v++\n",
      "\n",
      "****** v++ v2024.2 (64-bit)\n",
      "  **** SW Build 5239630 on 2024-11-10-11:19:46\n",
      "Platform: /home/synthara/VersalPrjs/felix/felix-xpfm-project/step3_vp1552/ws/custom_platform/export/custom_platform/custom_platform.xpfm\n"
     ]
    }
   ],
   "source": [
    "import shutil, os, pathlib\n",
    "\n",
    "vpp = shutil.which(\"v++\")\n",
    "assert vpp, \"v++ not found — source /tools/Xilinx/Vitis/2024.2/settings64.sh first!\"\n",
    "print(f\"v++ : {vpp}\")\n",
    "!v++ --version 2>&1 | head -3\n",
    "\n",
    "# Auto-detect: assumes Jupyter was launched from step6_vp1552/\n",
    "_here = pathlib.Path.cwd()\n",
    "_default_xpfm = (\n",
    "    _here.parent\n",
    "    / \"step3_vp1552/ws/custom_platform/export/custom_platform/custom_platform.xpfm\"\n",
    ")\n",
    "\n",
    "PLATFORM = os.environ.get(\"VERSAL_XPFM\", str(_default_xpfm))\n",
    "\n",
    "assert os.path.exists(PLATFORM), (\n",
    "    f\"Platform not found: {PLATFORM}\\n\"\n",
    "    \"Set VERSAL_XPFM env var or edit PLATFORM above.\"\n",
    ")\n",
    "print(f\"Platform: {PLATFORM}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-05",
   "metadata": {},
   "source": [
    "---\n",
    "## 1. Initialise VitisKernel Builder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "cell-06",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Platform     : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step3_vp1552/ws/custom_platform/export/custom_platform/custom_platform.xpfm\n",
      "v++          : /tools/Xilinx/Vitis/2024.2/bin/v++\n",
      "Build dir    : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/vitis_builds\n",
      "rootfs       : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step2_vp1552/my_foe_flx/images/linux/rootfs.ext4\n",
      "kernel_image : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step2_vp1552/my_foe_flx/images/linux/Image\n"
     ]
    }
   ],
   "source": [
    "from vitis_build import VitisKernel\n",
    "\n",
    "vk = VitisKernel(platform=PLATFORM)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-07",
   "metadata": {},
   "source": [
    "---\n",
    "## 2. Define the HLS Kernel\n",
    "\n",
    "A simple vector-add kernel. Key points for Vitis HLS 2024.2 on Versal:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "cell-08",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Kernel source ready: vadd (vector addition, 3 x m_axi bundles)\n"
     ]
    }
   ],
   "source": [
    "vadd_src = \"\"\"\n",
    "extern \"C\" {\n",
    "\n",
    "void vadd(const int* a, const int* b, int* c, int n) {\n",
    "    #pragma HLS INTERFACE m_axi port=a bundle=gmem0\n",
    "    #pragma HLS INTERFACE m_axi port=b bundle=gmem1\n",
    "    #pragma HLS INTERFACE m_axi port=c bundle=gmem2\n",
    "    #pragma HLS INTERFACE s_axilite port=return\n",
    "\n",
    "    for (int i = 0; i < n; i++) {\n",
    "        #pragma HLS PIPELINE II=1\n",
    "        c[i] = a[i] + b[i];\n",
    "    }\n",
    "}\n",
    "\n",
    "}\n",
    "\"\"\"\n",
    "\n",
    "print(\"Kernel source ready: vadd (vector addition, 3 x m_axi bundles)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-09",
   "metadata": {},
   "source": [
    "---\n",
    "## 3. Compile to .xclbin\n",
    "\n",
    "| Target   | Use                                      |\n",
    "|----------|------------------------------------------|\n",
    "| `hw_emu` | Functional verification (QEMU + RTL sim) |\n",
    "| `hw`     | Real hardware deployment                 |\n",
    "\n",
    "Use `hw_emu` for the demo."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "cell-10",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[1/3] v++ -c  (hw_emu) vadd.cpp -> .xo ...\n",
      "       Compile done (42s)\n",
      "[2/3] v++ -l  (hw_emu) .xo -> .xsa ...\n",
      "  >> Check VPL, containing 2 checks, has run: 0 errors\n",
      "  >> WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/_x/link/int/consolidated.cf\n",
      "  >> WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.\n",
      "  >> WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.\n",
      "  >> Check POST-VPL, containing 1 checks, has run: 0 errors\n",
      "  >> WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.\n",
      "       Link done (278s)\n",
      "[3/3] v++ -p  (hw_emu) .xsa -> .xclbin ...\n",
      "  >> WARNING: [v++ 82-10536] Platform doesn't contain boot mode\n",
      "Build complete in 5.2 min\n",
      "  xclbin : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/vitis_builds/vadd_hw_emu/vadd.xclbin (18116 KB)\n",
      "  log    : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/vitis_builds/vadd_hw_emu/build.log\n"
     ]
    }
   ],
   "source": [
    "xclbin_path = vk.build(\n",
    "    source=vadd_src,\n",
    "    kernel_name=\"vadd\",\n",
    "    target=\"hw_emu\",   # change to \"hw\" for real hardware\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "---\n",
    "## 4. Inspect the Output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "cell-12",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "xclbin : /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/vitis_builds/vadd_hw_emu/vadd.xclbin\n",
      "size   : 17.69 MB\n",
      "\n",
      "Build artifacts in /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/vitis_builds/vadd_hw_emu/\n",
      "XRT Build Version: 2.18.179 (2024.2)\n",
      "       Build Date: 2024-11-05 13:57:47\n",
      "          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10\n",
      "------------------------------------------------------------------------------\n",
      "Warning: The option '--output' has not been specified. All operations will    \n",
      "         be done in memory with the exception of the '--dump-section' command.\n",
      "------------------------------------------------------------------------------\n",
      "Reading xclbin file into memory.  File: /home/synthara/VersalPrjs/felix/felix-xpfm-project/step6_vp1552/vitis_builds/vadd_hw_emu/vadd.xclbin\n",
      "\n",
      "==============================================================================\n",
      "XRT Build Version: 2.18.179 (2024.2)\n",
      "       Build Date: 2024-11-05 13:57:47\n",
      "          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10\n",
      "==============================================================================\n",
      "xclbin Information\n",
      "------------------\n",
      "   Generated by:           v++ (2024.2) on 2024-11-10-11:19:46\n",
      "   Version:                2.18.179\n",
      "   Kernels:                vadd\n",
      "   Signature:              \n",
      "   Content:                HW Emulation Binary\n",
      "   UUID (xclbin):          f2b9dff5-8252-a0e7-07e1-9417cf8d8561\n",
      "   Sections:               DEBUG_IP_LAYOUT, MEM_TOPOLOGY, IP_LAYOUT, \n",
      "                           CONNECTIVITY, BUILD_METADATA, EMBEDDED_METADATA, \n",
      "                           SYSTEM_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY, \n",
      "                           BITSTREAM, PDI\n",
      "==============================================================================\n",
      "Hardware Platform (Shell) Information\n",
      "-------------------------------------\n",
      "   Vendor:                 xilinx.com\n",
      "   Board:                  xcvp1552-vsva3340-2MHP-e-S\n",
      "   Name:                   extensible_platform_base\n",
      "   Version:                1.0\n",
      "   Generated Version:      Vivado 2024.2 (SW Build: 5239630)\n",
      "   Created:\n",
      "               Mon Feb 16 11:00:13 2026   FPGA Device:            --\n",
      "   Board Vendor:           \n",
      "   Board Name:             \n",
      "   Board Part:             \n",
      "   Platform VBNV:          xilinx.com_xcvp1552-vsva3340-2MHP-e-S_extensible_platform_base_\n",
      "   Static UUID:            00000000-0000-0000-0000-000000000000\n",
      "   Feature ROM TimeStamp:  0\n",
      "\n",
      "Scalable Clocks\n",
      "---------------\n",
      "   No scalable clock data available.\n",
      "\n",
      "System Clocks\n",
      "------\n",
      "   Name:           clk_wizard_0_clk_out1 \n",
      "   Type:           FIXED \n",
      "   Default Freq:   155.99844 MHz\n",
      "\n",
      "   Name:           clk_wizard_0_clk_out2 \n",
      "   Type:           FIXED \n",
      "   Default Freq:   299.997 MHz\n",
      "\n",
      "   Name:           clk_wizard_0_clk_out3 \n",
      "   Type:           FIXED \n",
      "   Default Freq:   487.495125 MHz\n",
      "\n",
      "Memory Configuration\n",
      "--------------------\n",
      "   Name:         DDR\n",
      "   Index:        0\n",
      "   Type:         MEM_DDR4\n",
      "   Base Address: 0x0\n",
      "   Address Size: 0x80000000\n",
      "   Bank Used:    Yes\n",
      "\n",
      "   Name:         DDR\n",
      "   Index:        1\n",
      "   Type:         MEM_DRAM\n",
      "   Base Address: 0x800000000\n",
      "   Address Size: 0x180000000\n",
      "   Bank Used:    Yes\n",
      "==============================================================================\n",
      "Kernel: vadd\n",
      "\n",
      "Definition\n",
      "----------\n",
      "   Signature: vadd (void* a, void* b, void* c, unsigned int n)\n",
      "\n",
      "Ports\n",
      "-----\n",
      "   Port:          M_AXI_GMEM0\n",
      "   Mode:          master\n",
      "   Range (bytes): 0xFFFFFFFF\n",
      "   Data Width:    32 bits\n",
      "   Port Type:     addressable\n",
      "\n",
      "   Port:          M_AXI_GMEM1\n",
      "   Mode:          master\n",
      "   Range (bytes): 0xFFFFFFFF\n",
      "   Data Width:    32 bits\n",
      "   Port Type:     addressable\n",
      "\n",
      "   Port:          M_AXI_GMEM2\n",
      "   Mode:          master\n",
      "   Range (bytes): 0xFFFFFFFF\n"
     ]
    }
   ],
   "source": [
    "size_mb = os.path.getsize(xclbin_path) / (1024 * 1024)\n",
    "print(f\"xclbin : {xclbin_path}\")\n",
    "print(f\"size   : {size_mb:.2f} MB\")\n",
    "\n",
    "build_dir = os.path.dirname(xclbin_path)\n",
    "print(f\"\\nBuild artifacts in {build_dir}/\")\n",
    "\n",
    "# Dump xclbin metadata if xclbinutil is available\n",
    "if shutil.which(\"xclbinutil\"):\n",
    "    !xclbinutil --input {xclbin_path} --info 2>/dev/null | head -100\n",
    "else:\n",
    "    print(\"xclbinutil not on PATH — skipping metadata dump\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "---\n",
    "## 5. Deploy to Board\n",
    "\n",
    "Copy the `.xclbin` to the booted Versal board via SCP.\n",
    "The kernel runs on-device with XRT (no host-side compilation needed for the demo)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-15",
   "metadata": {},
   "outputs": [],
   "source": [
    "BOARD_IP   = \"192.168.1.100\"   # <<< edit to match your board\n",
    "BOARD_USER = \"root\"\n",
    "REMOTE_DIR = \"/lib/firmware/xilinx\"\n",
    "\n",
    "deploy_cmd = f\"scp {xclbin_path} {BOARD_USER}@{BOARD_IP}:{REMOTE_DIR}/\"\n",
    "print(f\"Run to deploy:\\n  {deploy_cmd}\")\n",
    "\n",
    "# Uncomment when board is connected:\n",
    "# !{deploy_cmd}"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.19"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
