<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Krishna Gopal Bajpai - Hardware Design Verification Engineer</title>
    <link rel="stylesheet" href="styles.css">
    <script src="scripts.js" defer></script>
    <style>
        body {
            font-family: Arial, sans-serif;
            margin: 0;
            padding: 0;
            background-color: #f4f4f4;
            color: #333;
        }
        .header {
            background-color: #0073e6;
            color: white;
            padding: 10px 0;
            text-align: center;
        }
        .container {
            padding: 20px;
            max-width: 1000px;
            margin: auto;
        }
        .section {
            margin-bottom: 20px;
        }
        .section h2 {
            border-bottom: 2px solid #0073e6;
            padding-bottom: 5px;
        }
        .project {
            margin-bottom: 15px;
        }
        .project h3 {
            margin: 0;
        }
        .project p {
            margin: 5px 0;
        }
        footer {
            background-color: #333;
            color: white;
            text-align: center;
            padding: 10px 0;
            position: fixed;
            width: 100%;
            bottom: 0;
        }
    </style>
</head>
<body>
    <div class="header">
        <h1>Krishna Gopal Bajpai</h1>
        <p>Hardware Design Verification Engineer at Bitsilica</p>
    </div>

    <div class="container">
        <div class="section">
            <h2>About Me</h2>
            <p>
                I am Krishna Gopal Bajpai, a Hardware Design Verification Engineer with expertise in HDL/HDVL: Verilog, System-Verilog. 
                I work with various methodologies including UVM and tools such as Questasim64, Synopsys VCS/Verdi/DVE, Cadence Xcelium, and more. 
                My experience spans across multiple protocols including AMBA, I2C, SPI, UART, MAC, and JTAG. 
                I also have skills in scripting with Python, Perl, Shell, and basic programming in C, C++, and System-C.
            </p>
        </div>

        <div class="section">
            <h2>Projects</h2>
            <div class="project">
                <h3>Ethernet Sub-system Verification</h3>
                <p><strong>Duration:</strong> 7 Months</p>
                <p><strong>Client:</strong> Confidential</p>
                <p><strong>Description of Roles and Responsibilities:</strong> Understand the specification and written test-cases, improved some CLI utility in test-bench, integrated clock and reset VIP into test-bench for SoC environment, involved in setting up the environment, debugged the failures and regression maintenance after fixes received. Toggle coverage sign-off for Ethernet IP boundary at SoC level.</p>
            </div>
            <div class="project">
                <h3>Ethernet 10G MAC IP Verification</h3>
                <p><strong>Duration:</strong> 3 Months</p>
                <p><strong>Client:</strong> In-house</p>
                <p><strong>Description of Roles and Responsibilities:</strong> Developed the verification environment test plan, writing the test cases, worked for register and status tests, regression-based debugging, worked for coverage closures, debugging for related issues in tests.</p>
            </div>
            <div class="project">
                <h3>JTAG TO AXI IP Verification</h3>
                <p><strong>Duration:</strong> 7 Months</p>
                <p><strong>Client:</strong> Confidential</p>
                <p><strong>Description of Roles and Responsibilities:</strong> Understood JTAG2AXI IP specification and developed test plan, worked on test cases for features such as Address Increment - Same ID QOS, ID/Decode/Slave Errors, handshake mechanism, and worked on regression failures.</p>
            </div>
            <div class="project">
                <h3>AXI Interconnect IP Verification</h3>
                <p><strong>Duration:</strong> 3 Months</p>
                <p><strong>Client:</strong> In-house</p>
                <p><strong>Description of Roles and Responsibilities:</strong> Understood the AXI4 protocol specification, listing the AXI features and developing test plan and involved in verification plan. Developed test-cases for interconnect verification, developed AXI master agent, involved in debugging for regression failures.</p>
            </div>
            <div class="project">
                <h3>AXI-lite Master IP Verification</h3>
                <p><strong>Duration:</strong> 1 Month</p>
                <p><strong>Client:</strong> In-house</p>
                <p><strong>Description of Roles and Responsibilities:</strong> Understood the AXI-lite protocol specification, listing the AXI-lite features and developing test plan and verification plan. Developed test-cases for verification, developed AXI-lite master agent and functional coverage, involved in debugging for regression failures.</p>
            </div>
            <div class="project">
                <h3>APB Slave Verification</h3>
                <p><strong>Duration:</strong> 2 Weeks</p>
                <p><strong>Client:</strong> In-house</p>
                <p><strong>Description of Roles and Responsibilities:</strong> Understood the APB protocol specification, listing the APB features and developing test plan and verification plan. Developed test-cases for verification, developed APB master agent and functional coverage, involved in debugging for regression failures.</p>
            </div>
        </div>
    </div>

    <footer>
        <p>&copy; 2024 Krishna Gopal Bajpai</p>
    </footer>
</body>
</html>
