[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1888       tick       3800298       1701315       1645029       3800298 
      2   1888       tick       5379917       2517907       2498938       5379917 
      3   1888       tick       5375185       2514369       2494313       5375185 
      4   1888       tick       5380524       2515827       2495777       5380524 
      5   1888       tick       5372971       2512380       2488183       5372971 
      6   1888       tick       5378803       2515722       2495890       5378803 
      7   1888       tick       5382718       2519155       2501890       5382718 
      8   1888       tick       5366414       2511081       2490737       5366414 
      9   1888       tick       5378046       2515338       2491846       5378046 
     10   1888       tick       5367669       2512227       2493257       5367669 
     11   1888       tick       5376688       2514970       2492917       5376688 
     12   1888       tick       5314196       2485122       2467677       5314196 
     13   1888       tick       5436171       2543081       2521721       5436171 
     14   1888       tick       5376681       2515051       2492567       5376681 
     15   1888       tick       5278908       2471202       2443698       5278908 
     16   1888       tick       5458897       2550578       2504415       5458897 
     17   1888       tick       5358315       2507483       2459945       5358315 
     18   1888       tick       5370956       2511948       2472561       5370956 
     19   1888       exit       1395436        652526        646689       1395436 
