#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023fd8ee2550 .scope module, "layer3_discriminator_tb" "layer3_discriminator_tb" 2 3;
 .timescale -9 -12;
v0000023fd8f5dba0_0 .var "clk", 0 0;
v0000023fd8f5cde0_0 .net "decision_real", 0 0, v0000023fd8f5d740_0;  1 drivers
v0000023fd8f5ce80_0 .net "done", 0 0, v0000023fd8f5d7e0_0;  1 drivers
v0000023fd8f5dc40_0 .var/s "flat_input", 511 0;
v0000023fd8f5cf20_0 .var/i "i_pack", 31 0;
v0000023fd8f5dce0 .array/s "inputs", 31 0, 15 0;
v0000023fd8f5cca0_0 .var/i "k", 31 0;
v0000023fd8f5e3c0_0 .var "rst", 0 0;
v0000023fd8f5df60_0 .net/s "score_out", 15 0, v0000023fd8f5d9c0_0;  1 drivers
v0000023fd8f5d600_0 .var "start", 0 0;
E_0000023fd8edf090 .event anyedge, v0000023fd8f5d7e0_0;
E_0000023fd8edf0d0 .event posedge, v0000023fd8f5d880_0;
v0000023fd8f5dce0_0 .array/port v0000023fd8f5dce0, 0;
v0000023fd8f5dce0_1 .array/port v0000023fd8f5dce0, 1;
v0000023fd8f5dce0_2 .array/port v0000023fd8f5dce0, 2;
v0000023fd8f5dce0_3 .array/port v0000023fd8f5dce0, 3;
E_0000023fd8ede8d0/0 .event anyedge, v0000023fd8f5dce0_0, v0000023fd8f5dce0_1, v0000023fd8f5dce0_2, v0000023fd8f5dce0_3;
v0000023fd8f5dce0_4 .array/port v0000023fd8f5dce0, 4;
v0000023fd8f5dce0_5 .array/port v0000023fd8f5dce0, 5;
v0000023fd8f5dce0_6 .array/port v0000023fd8f5dce0, 6;
v0000023fd8f5dce0_7 .array/port v0000023fd8f5dce0, 7;
E_0000023fd8ede8d0/1 .event anyedge, v0000023fd8f5dce0_4, v0000023fd8f5dce0_5, v0000023fd8f5dce0_6, v0000023fd8f5dce0_7;
v0000023fd8f5dce0_8 .array/port v0000023fd8f5dce0, 8;
v0000023fd8f5dce0_9 .array/port v0000023fd8f5dce0, 9;
v0000023fd8f5dce0_10 .array/port v0000023fd8f5dce0, 10;
v0000023fd8f5dce0_11 .array/port v0000023fd8f5dce0, 11;
E_0000023fd8ede8d0/2 .event anyedge, v0000023fd8f5dce0_8, v0000023fd8f5dce0_9, v0000023fd8f5dce0_10, v0000023fd8f5dce0_11;
v0000023fd8f5dce0_12 .array/port v0000023fd8f5dce0, 12;
v0000023fd8f5dce0_13 .array/port v0000023fd8f5dce0, 13;
v0000023fd8f5dce0_14 .array/port v0000023fd8f5dce0, 14;
v0000023fd8f5dce0_15 .array/port v0000023fd8f5dce0, 15;
E_0000023fd8ede8d0/3 .event anyedge, v0000023fd8f5dce0_12, v0000023fd8f5dce0_13, v0000023fd8f5dce0_14, v0000023fd8f5dce0_15;
v0000023fd8f5dce0_16 .array/port v0000023fd8f5dce0, 16;
v0000023fd8f5dce0_17 .array/port v0000023fd8f5dce0, 17;
v0000023fd8f5dce0_18 .array/port v0000023fd8f5dce0, 18;
v0000023fd8f5dce0_19 .array/port v0000023fd8f5dce0, 19;
E_0000023fd8ede8d0/4 .event anyedge, v0000023fd8f5dce0_16, v0000023fd8f5dce0_17, v0000023fd8f5dce0_18, v0000023fd8f5dce0_19;
v0000023fd8f5dce0_20 .array/port v0000023fd8f5dce0, 20;
v0000023fd8f5dce0_21 .array/port v0000023fd8f5dce0, 21;
v0000023fd8f5dce0_22 .array/port v0000023fd8f5dce0, 22;
v0000023fd8f5dce0_23 .array/port v0000023fd8f5dce0, 23;
E_0000023fd8ede8d0/5 .event anyedge, v0000023fd8f5dce0_20, v0000023fd8f5dce0_21, v0000023fd8f5dce0_22, v0000023fd8f5dce0_23;
v0000023fd8f5dce0_24 .array/port v0000023fd8f5dce0, 24;
v0000023fd8f5dce0_25 .array/port v0000023fd8f5dce0, 25;
v0000023fd8f5dce0_26 .array/port v0000023fd8f5dce0, 26;
v0000023fd8f5dce0_27 .array/port v0000023fd8f5dce0, 27;
E_0000023fd8ede8d0/6 .event anyedge, v0000023fd8f5dce0_24, v0000023fd8f5dce0_25, v0000023fd8f5dce0_26, v0000023fd8f5dce0_27;
v0000023fd8f5dce0_28 .array/port v0000023fd8f5dce0, 28;
v0000023fd8f5dce0_29 .array/port v0000023fd8f5dce0, 29;
v0000023fd8f5dce0_30 .array/port v0000023fd8f5dce0, 30;
v0000023fd8f5dce0_31 .array/port v0000023fd8f5dce0, 31;
E_0000023fd8ede8d0/7 .event anyedge, v0000023fd8f5dce0_28, v0000023fd8f5dce0_29, v0000023fd8f5dce0_30, v0000023fd8f5dce0_31;
E_0000023fd8ede8d0 .event/or E_0000023fd8ede8d0/0, E_0000023fd8ede8d0/1, E_0000023fd8ede8d0/2, E_0000023fd8ede8d0/3, E_0000023fd8ede8d0/4, E_0000023fd8ede8d0/5, E_0000023fd8ede8d0/6, E_0000023fd8ede8d0/7;
S_0000023fd8f085c0 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 37, 2 37 0, S_0000023fd8ee2550;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_0000023fd8f085c0
v0000023fd8f05dc0_0 .var/s "val", 15 0;
TD_layer3_discriminator_tb.q8_8_to_real ;
    %load/vec4 v0000023fd8f05dc0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_0000023fd8f01e90 .scope function.real, "sigmoid" "sigmoid" 2 45, 2 45 0, S_0000023fd8ee2550;
 .timescale -9 -12;
v0000023fd8f056e0_0 .var/real "exp_neg_x", 0 0;
; Variable sigmoid is REAL return value of scope S_0000023fd8f01e90
v0000023fd8f055a0_0 .var/real "x", 0 0;
TD_layer3_discriminator_tb.sigmoid ;
    %pushi/real 1459366444, 4067; load=2.71828
    %pushi/real 299419, 4045; load=2.71828
    %add/wr;
    %pushi/real 0, 0; load 0.0
    %load/real v0000023fd8f055a0_0;
    %sub/wr;
    %pow/wr;
    %store/real v0000023fd8f056e0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %pushi/real 1073741824, 4066; load=1.00000
    %load/real v0000023fd8f056e0_0;
    %add/wr;
    %div/wr;
    %ret/real 0; Assign to sigmoid
    %end;
S_0000023fd8ef41a0 .scope module, "uut" "layer3_discriminator" 2 18, 3 1 0, S_0000023fd8ee2550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v0000023fd8f058c0_0 .net *"_ivl_0", 31 0, L_0000023fd8f5dd80;  1 drivers
v0000023fd8f05820_0 .net *"_ivl_11", 31 0, L_0000023fd8f5cd40;  1 drivers
L_0000023fd9010160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023fd8f05e60_0 .net/2u *"_ivl_12", 31 0, L_0000023fd9010160;  1 drivers
v0000023fd8f05aa0_0 .net *"_ivl_14", 31 0, L_0000023fd8f5de20;  1 drivers
v0000023fd8f05280_0 .net *"_ivl_16", 33 0, L_0000023fd8f5cfc0;  1 drivers
L_0000023fd90101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023fd8f06040_0 .net *"_ivl_19", 1 0, L_0000023fd90101a8;  1 drivers
L_0000023fd90101f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000023fd8f05960_0 .net/2s *"_ivl_20", 33 0, L_0000023fd90101f0;  1 drivers
v0000023fd8f05f00_0 .net/s *"_ivl_22", 33 0, L_0000023fd8f5dec0;  1 drivers
v0000023fd8f053c0_0 .net/s *"_ivl_26", 31 0, L_0000023fd8f5c700;  1 drivers
v0000023fd8f060e0_0 .net *"_ivl_28", 15 0, L_0000023fd8f5d420;  1 drivers
L_0000023fd9010088 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023fd8f05a00_0 .net *"_ivl_3", 25 0, L_0000023fd9010088;  1 drivers
v0000023fd8f05640_0 .net *"_ivl_30", 6 0, L_0000023fd8f5d4c0;  1 drivers
L_0000023fd9010238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023fd8f06180_0 .net *"_ivl_33", 0 0, L_0000023fd9010238;  1 drivers
v0000023fd8f05b40_0 .net/s *"_ivl_34", 31 0, L_0000023fd8f5e000;  1 drivers
L_0000023fd90100d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023fd8f05320_0 .net/2u *"_ivl_4", 31 0, L_0000023fd90100d0;  1 drivers
v0000023fd8f05be0_0 .net *"_ivl_6", 31 0, L_0000023fd8f5e0a0;  1 drivers
L_0000023fd9010118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000023fd8f05c80_0 .net/2u *"_ivl_8", 31 0, L_0000023fd9010118;  1 drivers
v0000023fd8f05d20_0 .var/s "accumulator", 31 0;
v0000023fd8f5d2e0_0 .var/s "bias_shifted", 31 0;
v0000023fd8f5da60_0 .var "busy", 0 0;
v0000023fd8f5d880_0 .net "clk", 0 0, v0000023fd8f5dba0_0;  1 drivers
v0000023fd8f5c980_0 .net/s "current_input", 15 0, L_0000023fd8f5d240;  1 drivers
v0000023fd8f5d920_0 .net/s "current_product", 31 0, L_0000023fd8f5d560;  1 drivers
v0000023fd8f5d740_0 .var "decision_real", 0 0;
v0000023fd8f5d7e0_0 .var "done", 0 0;
v0000023fd8f5c5c0_0 .net/s "flat_input_flat", 511 0, v0000023fd8f5dc40_0;  1 drivers
v0000023fd8f5d100_0 .var "input_idx", 5 0;
v0000023fd8f5c840 .array/s "layer3_disc_bias", 0 0, 15 0;
v0000023fd8f5db00 .array/s "layer3_disc_weights", 31 0, 15 0;
v0000023fd8f5d1a0_0 .net/s "next_acc", 31 0, L_0000023fd8f5d6a0;  1 drivers
v0000023fd8f5d380_0 .net "rst", 0 0, v0000023fd8f5e3c0_0;  1 drivers
v0000023fd8f5d9c0_0 .var/s "score_out", 15 0;
v0000023fd8f5d060_0 .net "start", 0 0, v0000023fd8f5d600_0;  1 drivers
E_0000023fd8edeb90 .event posedge, v0000023fd8f5d380_0, v0000023fd8f5d880_0;
L_0000023fd8f5dd80 .concat [ 6 26 0 0], v0000023fd8f5d100_0, L_0000023fd9010088;
L_0000023fd8f5e0a0 .arith/sum 32, L_0000023fd8f5dd80, L_0000023fd90100d0;
L_0000023fd8f5cd40 .arith/mult 32, L_0000023fd8f5e0a0, L_0000023fd9010118;
L_0000023fd8f5de20 .arith/sub 32, L_0000023fd8f5cd40, L_0000023fd9010160;
L_0000023fd8f5cfc0 .concat [ 32 2 0 0], L_0000023fd8f5de20, L_0000023fd90101a8;
L_0000023fd8f5dec0 .arith/sub 34, L_0000023fd8f5cfc0, L_0000023fd90101f0;
L_0000023fd8f5d240 .part/v.s v0000023fd8f5dc40_0, L_0000023fd8f5dec0, 16;
L_0000023fd8f5c700 .extend/s 32, L_0000023fd8f5d240;
L_0000023fd8f5d420 .array/port v0000023fd8f5db00, L_0000023fd8f5d4c0;
L_0000023fd8f5d4c0 .concat [ 6 1 0 0], v0000023fd8f5d100_0, L_0000023fd9010238;
L_0000023fd8f5e000 .extend/s 32, L_0000023fd8f5d420;
L_0000023fd8f5d560 .arith/mult 32, L_0000023fd8f5c700, L_0000023fd8f5e000;
L_0000023fd8f5d6a0 .arith/sum 32, v0000023fd8f05d20_0, L_0000023fd8f5d560;
    .scope S_0000023fd8ef41a0;
T_2 ;
    %vpi_call 3 22 "$readmemh", "hex_data/Discriminator_Layer3_Weights_All.hex", v0000023fd8f5db00 {0 0 0};
    %vpi_call 3 23 "$readmemh", "hex_data/Discriminator_Layer3_Biases_All.hex", v0000023fd8f5c840 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023fd8ef41a0;
T_3 ;
    %wait E_0000023fd8edeb90;
    %load/vec4 v0000023fd8f5d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023fd8f5d100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fd8f05d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fd8f5d2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fd8f5da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fd8f5d7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023fd8f5d9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fd8f5d740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023fd8f5d060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000023fd8f5da60_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023fd8f5d100_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023fd8f5c840, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023fd8f5d2e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023fd8f5c840, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023fd8f05d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023fd8f5da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fd8f5d7e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000023fd8f5da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0000023fd8f5d1a0_0;
    %assign/vec4 v0000023fd8f05d20_0, 0;
    %load/vec4 v0000023fd8f5d100_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_3.7, 4;
    %load/vec4 v0000023fd8f5d1a0_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v0000023fd8f5d9c0_0, 0;
    %load/vec4 v0000023fd8f5d1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0000023fd8f5d740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fd8f5da60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023fd8f5d7e0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000023fd8f5d100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000023fd8f5d100_0, 0;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000023fd8f5d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fd8f5d7e0_0, 0;
T_3.11 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023fd8ee2550;
T_4 ;
    %wait E_0000023fd8ede8d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fd8f5cf20_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000023fd8f5cf20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0000023fd8f5cf20_0;
    %load/vec4a v0000023fd8f5dce0, 4;
    %load/vec4 v0000023fd8f5cf20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000023fd8f5dc40_0, 4, 16;
    %load/vec4 v0000023fd8f5cf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fd8f5cf20_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023fd8ee2550;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fd8f5dba0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023fd8f5dba0_0;
    %inv;
    %store/vec4 v0000023fd8f5dba0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000023fd8ee2550;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "discriminator_layer3_test.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023fd8ee2550 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fd8f5e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fd8f5e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000023fd8f5cca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000023fd8f5cca0_0;
    %store/vec4a v0000023fd8f5dce0, 4, 0;
    %load/vec4 v0000023fd8f5cca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 77 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 78 "$display", "   TESTING DISCRIMINATOR LAYER 3 (FINAL)" {0 0 0};
    %vpi_call 2 79 "$display", "   256 inputs -> 1 output (after Sigmoid)" {0 0 0};
    %vpi_call 2 80 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 83 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000023fd8f5cca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000023fd8f5cca0_0;
    %store/vec4a v0000023fd8f5dce0, 4, 0;
    %load/vec4 v0000023fd8f5cca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %wait E_0000023fd8edf0d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
    %wait E_0000023fd8edf0d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
T_6.4 ;
    %load/vec4 v0000023fd8f5ce80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.5, 6;
    %wait E_0000023fd8edf090;
    %jmp T_6.4;
T_6.5 ;
    %delay 1000, 0;
    %vpi_call 2 96 "$display", "Layer 3 Output (with zero input):" {0 0 0};
    %load/vec4 v0000023fd8f5df60_0;
    %store/vec4 v0000023fd8f05dc0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000023fd8f085c0;
    %vpi_call 2 97 "$display", "[ 0] = %f (hex: 0x%h)", W<0,r>, v0000023fd8f5df60_0 {0 1 0};
    %load/vec4 v0000023fd8f5df60_0;
    %store/vec4 v0000023fd8f05dc0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000023fd8f085c0;
    %store/real v0000023fd8f055a0_0;
    %callf/real TD_layer3_discriminator_tb.sigmoid, S_0000023fd8f01e90;
    %vpi_call 2 100 "$display", "With Sigmoid Activation: %f", W<0,r> {0 1 0};
    %vpi_call 2 103 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0000023fd8f5cca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.7, 5;
    %vpi_func 2 105 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v0000023fd8f5cca0_0;
    %store/vec4a v0000023fd8f5dce0, 4, 0;
    %load/vec4 v0000023fd8f5cca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %wait E_0000023fd8edf0d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
    %wait E_0000023fd8edf0d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000023fd8f5ce80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.9, 6;
    %wait E_0000023fd8edf090;
    %jmp T_6.8;
T_6.9 ;
    %delay 1000, 0;
    %vpi_call 2 116 "$display", "Layer 3 Output (with random input):" {0 0 0};
    %load/vec4 v0000023fd8f5df60_0;
    %store/vec4 v0000023fd8f05dc0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000023fd8f085c0;
    %vpi_call 2 117 "$display", "[ 0] = %f (hex: 0x%h)", W<0,r>, v0000023fd8f5df60_0 {0 1 0};
    %load/vec4 v0000023fd8f5df60_0;
    %store/vec4 v0000023fd8f05dc0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000023fd8f085c0;
    %store/real v0000023fd8f055a0_0;
    %callf/real TD_layer3_discriminator_tb.sigmoid, S_0000023fd8f01e90;
    %vpi_call 2 120 "$display", "With Sigmoid Activation: %f", W<0,r> {0 1 0};
    %vpi_call 2 123 "$display", "\012Test Case 3: Large Positive Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
T_6.10 ;
    %load/vec4 v0000023fd8f5cca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.11, 5;
    %pushi/vec4 100, 0, 16;
    %ix/getv/s 4, v0000023fd8f5cca0_0;
    %store/vec4a v0000023fd8f5dce0, 4, 0;
    %load/vec4 v0000023fd8f5cca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fd8f5cca0_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %wait E_0000023fd8edf0d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
    %wait E_0000023fd8edf0d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fd8f5d600_0, 0, 1;
T_6.12 ;
    %load/vec4 v0000023fd8f5ce80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.13, 6;
    %wait E_0000023fd8edf090;
    %jmp T_6.12;
T_6.13 ;
    %delay 1000, 0;
    %vpi_call 2 136 "$display", "Layer 3 Output (with large positive input):" {0 0 0};
    %load/vec4 v0000023fd8f5df60_0;
    %store/vec4 v0000023fd8f05dc0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000023fd8f085c0;
    %vpi_call 2 137 "$display", "[ 0] = %f (hex: 0x%h)", W<0,r>, v0000023fd8f5df60_0 {0 1 0};
    %load/vec4 v0000023fd8f5df60_0;
    %store/vec4 v0000023fd8f05dc0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000023fd8f085c0;
    %store/real v0000023fd8f055a0_0;
    %callf/real TD_layer3_discriminator_tb.sigmoid, S_0000023fd8f01e90;
    %vpi_call 2 140 "$display", "With Sigmoid Activation: %f", W<0,r> {0 1 0};
    %vpi_call 2 142 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 143 "$display", "Layer 3 Test Complete" {0 0 0};
    %vpi_call 2 144 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer3_discriminator_tb.v";
    "layer3_discriminator.v";
