// Seed: 1401636483
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3
);
  assign id_3 = id_1;
  wire id_5;
  uwire id_6 = id_2;
  integer id_7;
  wire id_8, id_9;
  wire id_10;
  id_11(
      .id_0(id_8),
      .id_1(id_0),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_7),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(id_9)
  );
endmodule
program module_3 (
    input wor id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7
);
  wire id_9;
  module_2(
      id_3, id_2, id_4, id_3
  );
endprogram
