/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:53 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_TOPS_H__
#define BCHP_DS_TOPS_H__

/***************************************************************************
 *DS_TOPS - DS Top FS clock domain Registers
 ***************************************************************************/
#define BCHP_DS_TOPS_FSCNT1                      0x01283000 /* [RW] Sample Rate Counter 1 */
#define BCHP_DS_TOPS_FSCNT2                      0x01283004 /* [RW] Sample Rate Counter 2 */
#define BCHP_DS_TOPS_SW_SPARE1                   0x01283090 /* [RW] DS Top Software SPARE1 Register */
#define BCHP_DS_TOPS_SW_SPARE2                   0x01283094 /* [RW] DS Top Software SPARE2 Register */
#define BCHP_DS_TOPS_SPARE1                      0x01283098 /* [RW] DS Top SPARE1 Register */
#define BCHP_DS_TOPS_CNTL                        0x0128309c /* [RW] DS Top Control Register */

/***************************************************************************
 *FSCNT1 - Sample Rate Counter 1
 ***************************************************************************/
/* DS_TOPS :: FSCNT1 :: COUNTVAL [31:00] */
#define BCHP_DS_TOPS_FSCNT1_COUNTVAL_MASK                          0xffffffff
#define BCHP_DS_TOPS_FSCNT1_COUNTVAL_SHIFT                         0
#define BCHP_DS_TOPS_FSCNT1_COUNTVAL_DEFAULT                       0x00000000

/***************************************************************************
 *FSCNT2 - Sample Rate Counter 2
 ***************************************************************************/
/* DS_TOPS :: FSCNT2 :: COUNTVAL [31:00] */
#define BCHP_DS_TOPS_FSCNT2_COUNTVAL_MASK                          0xffffffff
#define BCHP_DS_TOPS_FSCNT2_COUNTVAL_SHIFT                         0
#define BCHP_DS_TOPS_FSCNT2_COUNTVAL_DEFAULT                       0x00000000

/***************************************************************************
 *CFLPA_%i - DS Carrier Frequency Loop Phase accumulator
 ***************************************************************************/
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_BASE                            0x01283050
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_START                           0
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_END                             1
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_ELEMENT_SIZE                    32

/***************************************************************************
 *CFLPA_%i - DS Carrier Frequency Loop Phase accumulator
 ***************************************************************************/
/* DS_TOPS :: CFLPA_i :: CFLPA [31:00] */
#define BCHP_DS_TOPS_CFLPA_i_CFLPA_MASK                            0xffffffff
#define BCHP_DS_TOPS_CFLPA_i_CFLPA_SHIFT                           0
#define BCHP_DS_TOPS_CFLPA_i_CFLPA_DEFAULT                         0x00000000


/***************************************************************************
 *SW_SPARE1 - DS Top Software SPARE1 Register
 ***************************************************************************/
/* DS_TOPS :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPS_SW_SPARE1_SPARE_MASK                          0xffffffff
#define BCHP_DS_TOPS_SW_SPARE1_SPARE_SHIFT                         0
#define BCHP_DS_TOPS_SW_SPARE1_SPARE_DEFAULT                       0x00000000

/***************************************************************************
 *SW_SPARE2 - DS Top Software SPARE2 Register
 ***************************************************************************/
/* DS_TOPS :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_TOPS_SW_SPARE2_SPARE_MASK                          0xffffffff
#define BCHP_DS_TOPS_SW_SPARE2_SPARE_SHIFT                         0
#define BCHP_DS_TOPS_SW_SPARE2_SPARE_DEFAULT                       0x00000000

/***************************************************************************
 *SPARE1 - DS Top SPARE1 Register
 ***************************************************************************/
/* DS_TOPS :: SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPS_SPARE1_SPARE_MASK                             0xffffffff
#define BCHP_DS_TOPS_SPARE1_SPARE_SHIFT                            0
#define BCHP_DS_TOPS_SPARE1_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *CNTL - DS Top Control Register
 ***************************************************************************/
/* DS_TOPS :: CNTL :: LFSR_ENABLE_OB [31:31] */
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_OB_MASK                      0x80000000
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_OB_SHIFT                     31
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_OB_DEFAULT                   0x00000000

/* DS_TOPS :: CNTL :: LFSR_ENABLE [30:30] */
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_MASK                         0x40000000
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_SHIFT                        30
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_DEFAULT                      0x00000000

/* DS_TOPS :: CNTL :: reserved_for_eco0 [29:02] */
#define BCHP_DS_TOPS_CNTL_reserved_for_eco0_MASK                   0x3ffffffc
#define BCHP_DS_TOPS_CNTL_reserved_for_eco0_SHIFT                  2
#define BCHP_DS_TOPS_CNTL_reserved_for_eco0_DEFAULT                0x00000000

/* DS_TOPS :: CNTL :: FIFO_RESET_OB [01:01] */
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_OB_MASK                       0x00000002
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_OB_SHIFT                      1
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_OB_DEFAULT                    0x00000000

/* DS_TOPS :: CNTL :: FIFO_RESET [00:00] */
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_MASK                          0x00000001
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_SHIFT                         0
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_DEFAULT                       0x00000000

#endif /* #ifndef BCHP_DS_TOPS_H__ */

/* End of File */
