$date
	Sun Oct 23 09:32:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#676987
b11000 !
1"
#676990
b11000 &
b11000 %
1$
#676991
0"
#676994
b1100 &
b1100 %
#676998
b110 &
b110 %
#677002
b11 &
b11 %
#677006
b1010 &
b1010 %
#677010
b101 &
b101 %
#677014
b10000 &
b10000 %
#677018
b1000 &
b1000 %
#677022
b100 &
b100 %
#677026
b10 &
b10 %
#677030
b1 &
1#
b1 %
#677034
b0 &
b0 %
0#
0$
#1752185
b11010 !
1"
#1752186
b11010 &
b11010 %
1$
#1752187
0"
#1752190
b1101 &
b1101 %
#1752194
b101000 &
b101000 %
#1752198
b10100 &
b10100 %
#1752202
b1010 &
b1010 %
#1752206
b101 &
b101 %
#1752210
b10000 &
b10000 %
#1752214
b1000 &
b1000 %
#1752218
b100 &
b100 %
#1752222
b10 &
b10 %
#1752226
b1 &
b1 %
1#
#1752230
b0 &
0#
b0 %
0$
#2687501
b1 !
1"
#2687502
b1 &
b1 %
1$
#2687503
0"
#2687506
1#
#2687510
b0 &
0#
b0 %
0$
#4500012
