Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Nov  5 11:16:34 2019
| Host         : caplab12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: icon1/icon_on_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sseg/mfp_seven_seg/counter16/cnt_reg[15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1111 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8736 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0                19569        0.035        0.000                      0                19569        3.000        0.000                       0                  8744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.046        0.000                      0                18599        0.118        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0          4.340        0.000                      0                  742        0.118        0.000                      0                  742        5.417        0.000                       0                   279  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.048        0.000                      0                18599        0.118        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0_1        4.341        0.000                      0                  742        0.118        0.000                      0                  742        5.417        0.000                       0                   279  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.818        0.000                      0                   33        0.126        0.000                      0                   33  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.046        0.000                      0                18599        0.035        0.000                      0                18599  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.818        0.000                      0                   33        0.126        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.808        0.000                      0                   62        0.154        0.000                      0                   62  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.810        0.000                      0                   62        0.156        0.000                      0                   62  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.340        0.000                      0                  742        0.041        0.000                      0                  742  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.046        0.000                      0                18599        0.035        0.000                      0                18599  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.819        0.000                      0                   33        0.128        0.000                      0                   33  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.819        0.000                      0                   33        0.128        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.808        0.000                      0                   62        0.154        0.000                      0                   62  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.340        0.000                      0                  742        0.041        0.000                      0                  742  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.810        0.000                      0                   62        0.156        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.007        0.000                      0                  132        0.964        0.000                      0                  132  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.007        0.000                      0                  132        0.881        0.000                      0                  132  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.007        0.000                      0                  132        0.881        0.000                      0                  132  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.009        0.000                      0                  132        0.964        0.000                      0                  132  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.082        0.000                      0                   80        0.614        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.084        0.000                      0                   80        0.616        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.082        0.000                      0                   80        0.614        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.084        0.000                      0                   80        0.616        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 4.333ns (22.381%)  route 15.027ns (77.619%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.909    18.599    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.083    19.178    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.083    19.171    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.083    19.171    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.403ns (22.996%)  route 14.744ns (77.004%))
  Logic Levels:           25  (LUT2=5 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.610    14.973    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    15.123 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.864    15.986    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.320    16.306 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.607    16.913    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.326    17.239 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.147    18.386    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 4.333ns (22.602%)  route 14.838ns (77.398%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.720    18.410    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.083    19.178    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 4.333ns (22.648%)  route 14.799ns (77.352%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.791    17.557    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.681 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.690    18.371    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.371    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.112ns  (logic 4.333ns (22.671%)  route 14.779ns (77.329%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.672    18.352    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 4.333ns (22.678%)  route 14.773ns (77.322%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.666    18.346    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 debounce/shift_swtch15_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X3Y13          FDRE                                         r  debounce/shift_swtch15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch15_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.290    debounce/shift_swtch15[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  debounce/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debounce/swtch_db[15]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.364    debounce/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.618    -0.546    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.349    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.889    -0.784    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.239    -0.546    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.075    -0.471    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.809%)  route 0.219ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.219    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/Q
                         net (fo=17, routed)          0.220    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][1]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.307    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[0]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.085    -0.437    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.340    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_4[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[19]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.295    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[19]
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.521    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.429    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X48Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.342    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[28]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.297    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[28]
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.431    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.089    -0.305    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[27]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.083    -0.439    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X39Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.089    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.049    -0.251 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[21]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.251    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[21]
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.247    -0.517    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.386    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.341    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[18]
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.432    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y4      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y5      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 4.018ns (45.333%)  route 4.845ns (54.667%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.753     4.519    rojobot/inst/BOTCPU/upper_reg_banks/ADDRA0
    SLICE_X6Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.669 r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.020     5.689    rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.356     6.045 r  rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.072     7.117    rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/I0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.443    rojobot/inst/BOTCPU/half_arith_logical_4
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.956 r  rojobot/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_arith_logical_7
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.175 r  rojobot/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.175    rojobot/inst/BOTCPU/arith_carry_value
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTCPU/clk_in
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.078    12.510    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    12.619    rojobot/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.298ns (38.789%)  route 5.204ns (61.211%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.332     7.133 r  rojobot/inst/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.681     7.814    rojobot/inst/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    12.003    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.078    12.493    
    SLICE_X14Y10         FDCE (Setup_fdce_C_CE)      -0.169    12.324    rojobot/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  4.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.167    world_map/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.286    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.167    world_map/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.286    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y38     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y38     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y20     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y20     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y18     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y18     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y19     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y19     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y21     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y21     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y9       rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y9       rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 4.333ns (22.381%)  route 15.027ns (77.619%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.909    18.599    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.081    19.179    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.081    19.172    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.081    19.172    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.403ns (22.996%)  route 14.744ns (77.004%))
  Logic Levels:           25  (LUT2=5 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.610    14.973    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    15.123 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.864    15.986    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.320    16.306 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.607    16.913    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.326    17.239 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.147    18.386    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.081    19.185    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.619    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 4.333ns (22.602%)  route 14.838ns (77.398%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.720    18.410    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.081    19.179    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 4.333ns (22.648%)  route 14.799ns (77.352%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.791    17.557    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.681 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.690    18.371    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.081    19.174    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.371    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.112ns  (logic 4.333ns (22.671%)  route 14.779ns (77.329%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.672    18.352    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.081    19.174    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 4.333ns (22.678%)  route 14.773ns (77.322%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.666    18.346    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.081    19.174    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                  0.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 debounce/shift_swtch15_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X3Y13          FDRE                                         r  debounce/shift_swtch15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch15_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.290    debounce/shift_swtch15[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  debounce/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debounce/swtch_db[15]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.364    debounce/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.618    -0.546    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.349    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.889    -0.784    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.239    -0.546    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.075    -0.471    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.809%)  route 0.219ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.219    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/Q
                         net (fo=17, routed)          0.220    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][1]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.307    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[0]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.085    -0.437    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.340    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_4[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[19]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.295    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[19]
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.521    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.429    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X48Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.342    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[28]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.297    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[28]
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.431    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.089    -0.305    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[27]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.083    -0.439    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X39Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.089    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.049    -0.251 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[21]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.251    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[21]
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.247    -0.517    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.386    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.341    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[18]
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.432    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y4      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y5      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.076    12.495    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.123    rojobot/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 4.018ns (45.333%)  route 4.845ns (54.667%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.753     4.519    rojobot/inst/BOTCPU/upper_reg_banks/ADDRA0
    SLICE_X6Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.669 r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.020     5.689    rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.356     6.045 r  rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.072     7.117    rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/I0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.443    rojobot/inst/BOTCPU/half_arith_logical_4
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.956 r  rojobot/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_arith_logical_7
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.175 r  rojobot/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.175    rojobot/inst/BOTCPU/arith_carry_value
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTCPU/clk_in
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.076    12.511    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    12.620    rojobot/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.298ns (38.789%)  route 5.204ns (61.211%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.332     7.133 r  rojobot/inst/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.681     7.814    rojobot/inst/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    12.003    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.076    12.494    
    SLICE_X14Y10         FDCE (Setup_fdce_C_CE)      -0.169    12.325    rojobot/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.169    rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.167    world_map/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.286    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.167    world_map/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.286    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y38     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y38     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y20     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y20     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y18     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y18     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y19     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y19     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y21     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y21     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y7       rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y7       rojobot/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y9       rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y9       rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.511ns  (logic 0.580ns (23.096%)  route 1.931ns (76.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.931    14.998    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.081    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.316%)  route 1.805ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=2, routed)           1.805    14.873    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.997 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.997    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X14Y11         FDCE (Setup_fdce_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.460ns  (logic 0.642ns (26.094%)  route 1.818ns (73.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518    13.129 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.818    14.947    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124    15.071 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.071    mfp_sys_n_1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.745    clk_out1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.203    18.937    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.014    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.389ns  (logic 0.580ns (24.276%)  route 1.809ns (75.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           1.809    14.877    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    15.001 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.001    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.203    18.939    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.031    18.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.292ns  (logic 0.580ns (25.302%)  route 1.712ns (74.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           1.712    14.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.903 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    14.903    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.029    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.214ns  (logic 0.642ns (28.996%)  route 1.572ns (71.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=2, routed)           1.572    14.702    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.826 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.826    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.031    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.669%)  route 1.680ns (74.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.680    14.747    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.871 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.203    18.859    
    SLICE_X14Y12         FDCE (Setup_fdce_C_D)        0.077    18.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.751%)  route 1.672ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.672    14.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.864 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.864    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.073%)  route 1.566ns (70.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.815    12.609    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518    13.127 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           1.566    14.693    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.817 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    14.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)        0.031    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.255ns  (logic 0.642ns (28.476%)  route 1.613ns (71.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=2, routed)           1.613    14.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X12Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.866 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.203    18.859    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.081    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.584     0.200    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.245 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.245    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.121     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.900%)  route 0.561ns (75.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.561     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.091     0.092    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.811%)  route 0.564ns (75.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           0.564     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.091     0.089    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.814%)  route 0.570ns (73.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  rojobot/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=2, routed)           0.570     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][25]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.120     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.719%)  route 0.598ns (76.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.665    -0.499    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y13          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.358 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.598     0.240    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.203     0.028    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.120     0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.768%)  route 0.572ns (73.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           0.572     0.212    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.545%)  route 0.572ns (75.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.572     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X11Y12         FDCE (Hold_fdce_C_D)         0.092     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.246ns (32.478%)  route 0.511ns (67.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.511     0.135    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.098     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.092     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.529%)  route 0.605ns (76.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           0.605     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.496%)  route 0.606ns (76.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           0.606     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.121     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 4.333ns (22.381%)  route 15.027ns (77.619%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.909    18.599    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.083    19.178    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.083    19.171    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.083    19.171    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.403ns (22.996%)  route 14.744ns (77.004%))
  Logic Levels:           25  (LUT2=5 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.610    14.973    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    15.123 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.864    15.986    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.320    16.306 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.607    16.913    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.326    17.239 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.147    18.386    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 4.333ns (22.602%)  route 14.838ns (77.398%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.720    18.410    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.083    19.178    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 4.333ns (22.648%)  route 14.799ns (77.352%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.791    17.557    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.681 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.690    18.371    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.371    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.112ns  (logic 4.333ns (22.671%)  route 14.779ns (77.329%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.672    18.352    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 4.333ns (22.678%)  route 14.773ns (77.322%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.666    18.346    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debounce/shift_swtch15_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X3Y13          FDRE                                         r  debounce/shift_swtch15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch15_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.290    debounce/shift_swtch15[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  debounce/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debounce/swtch_db[15]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/C
                         clock pessimism              0.247    -0.485    
                         clock uncertainty            0.083    -0.402    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.281    debounce/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.618    -0.546    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.349    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.889    -0.784    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.239    -0.546    
                         clock uncertainty            0.083    -0.463    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.075    -0.388    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.809%)  route 0.219ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.219    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.083    -0.432    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.249    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/Q
                         net (fo=17, routed)          0.220    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][1]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.083    -0.432    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.249    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.307    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[0]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.083    -0.439    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.085    -0.354    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.340    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_4[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[19]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.295    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[19]
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.083    -0.438    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.346    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X48Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.342    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[28]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.297    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[28]
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.348    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.089    -0.305    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[27]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.083    -0.439    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.083    -0.356    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X39Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.089    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.049    -0.251 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[21]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.251    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[21]
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.303    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.341    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[18]
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.349    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.511ns  (logic 0.580ns (23.096%)  route 1.931ns (76.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.931    14.998    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.081    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.316%)  route 1.805ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=2, routed)           1.805    14.873    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.997 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.997    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X14Y11         FDCE (Setup_fdce_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.460ns  (logic 0.642ns (26.094%)  route 1.818ns (73.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518    13.129 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.818    14.947    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124    15.071 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.071    mfp_sys_n_1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.745    clk_out1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.203    18.937    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.014    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.389ns  (logic 0.580ns (24.276%)  route 1.809ns (75.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           1.809    14.877    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    15.001 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.001    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.203    18.939    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.031    18.970    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.292ns  (logic 0.580ns (25.302%)  route 1.712ns (74.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           1.712    14.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.903 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    14.903    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.029    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.214ns  (logic 0.642ns (28.996%)  route 1.572ns (71.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=2, routed)           1.572    14.702    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.826 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.826    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.031    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.669%)  route 1.680ns (74.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.680    14.747    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.871 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.203    18.859    
    SLICE_X14Y12         FDCE (Setup_fdce_C_D)        0.077    18.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.751%)  route 1.672ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.672    14.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.864 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.864    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.073%)  route 1.566ns (70.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.815    12.609    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518    13.127 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           1.566    14.693    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.817 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    14.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.203    18.858    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)        0.031    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.255ns  (logic 0.642ns (28.476%)  route 1.613ns (71.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=2, routed)           1.613    14.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X12Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.866 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.203    18.859    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.081    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.584     0.200    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.245 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.245    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.121     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.900%)  route 0.561ns (75.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.561     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.091     0.092    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.811%)  route 0.564ns (75.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           0.564     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.091     0.089    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.814%)  route 0.570ns (73.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  rojobot/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=2, routed)           0.570     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][25]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.120     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.719%)  route 0.598ns (76.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.665    -0.499    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y13          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.358 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.598     0.240    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.203     0.028    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.120     0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.768%)  route 0.572ns (73.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           0.572     0.212    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.545%)  route 0.572ns (75.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.572     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X11Y12         FDCE (Hold_fdce_C_D)         0.092     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.246ns (32.478%)  route 0.511ns (67.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.511     0.135    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.098     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.092     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.529%)  route 0.605ns (76.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           0.605     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.496%)  route 0.606ns (76.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           0.606     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.121     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (29.988%)  route 0.539ns (70.012%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y9           FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.320    -0.034    rojobot/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.219     0.231    rojobot/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.122    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.102%)  route 0.563ns (70.898%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X3Y9           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.423     0.069    rojobot/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y11          LUT4 (Prop_lut4_I0_O)        0.045     0.114 r  rojobot/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.254    rojobot/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.813%)  route 0.571ns (71.187%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y3           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.380     0.027    rojobot/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.072 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.191     0.263    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.308 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.091     0.093    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.226%)  route 0.617ns (72.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.478     0.124    rojobot/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.045     0.169 r  rojobot/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.140     0.309    rojobot/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     0.122    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.782%)  route 0.600ns (72.218%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.457     0.103    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.148 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.144     0.292    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.092     0.094    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.189ns (20.440%)  route 0.736ns (79.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.048     0.424 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.424    rojobot/inst/BOTCPU/run_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.131     0.164    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.181%)  route 0.736ns (79.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.421 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.421    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120     0.153    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.954%)  route 0.659ns (74.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.460     0.073    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.118 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.200     0.317    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.362    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.091     0.093    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.231ns (24.919%)  route 0.696ns (75.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.366    -0.021    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.024 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.330     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     0.122    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.640%)  route 0.737ns (74.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.492     0.129    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.174 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.245     0.419    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X11Y10         LUT5 (Prop_lut5_I4_O)        0.045     0.464 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.464    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.092     0.093    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (29.988%)  route 0.539ns (70.012%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y9           FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.320    -0.034    rojobot/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.219     0.231    rojobot/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.120    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.102%)  route 0.563ns (70.898%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X3Y9           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.423     0.069    rojobot/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y11          LUT4 (Prop_lut4_I0_O)        0.045     0.114 r  rojobot/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.254    rojobot/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     0.119    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.813%)  route 0.571ns (71.187%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y3           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.380     0.027    rojobot/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.072 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.191     0.263    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.308 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.091     0.091    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.226%)  route 0.617ns (72.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.478     0.124    rojobot/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.045     0.169 r  rojobot/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.140     0.309    rojobot/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     0.120    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.782%)  route 0.600ns (72.218%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.457     0.103    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.148 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.144     0.292    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.092     0.092    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.189ns (20.440%)  route 0.736ns (79.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.048     0.424 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.424    rojobot/inst/BOTCPU/run_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.131     0.162    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.181%)  route 0.736ns (79.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.421 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.421    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120     0.151    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.954%)  route 0.659ns (74.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.460     0.073    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.118 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.200     0.317    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.362    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.091     0.091    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.231ns (24.919%)  route 0.696ns (75.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.366    -0.021    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.024 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.330     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     0.120    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.640%)  route 0.737ns (74.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.492     0.129    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.174 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.245     0.419    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X11Y10         LUT5 (Prop_lut5_I4_O)        0.045     0.464 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.464    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.092     0.091    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 4.018ns (45.333%)  route 4.845ns (54.667%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.753     4.519    rojobot/inst/BOTCPU/upper_reg_banks/ADDRA0
    SLICE_X6Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.669 r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.020     5.689    rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.356     6.045 r  rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.072     7.117    rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/I0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.443    rojobot/inst/BOTCPU/half_arith_logical_4
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.956 r  rojobot/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_arith_logical_7
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.175 r  rojobot/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.175    rojobot/inst/BOTCPU/arith_carry_value
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTCPU/clk_in
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.078    12.510    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    12.619    rojobot/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.298ns (38.789%)  route 5.204ns (61.211%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.332     7.133 r  rojobot/inst/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.681     7.814    rojobot/inst/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    12.003    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.078    12.493    
    SLICE_X14Y10         FDCE (Setup_fdce_C_CE)      -0.169    12.324    rojobot/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  4.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.167    world_map/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.078    -0.392    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.209    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.167    world_map/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.078    -0.392    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.209    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 4.333ns (22.381%)  route 15.027ns (77.619%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.909    18.599    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.083    19.178    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 3.366ns (17.492%)  route 15.877ns (82.508%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.817    -0.723    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/clk_out1
    SLICE_X27Y41         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=16, routed)          1.194     0.927    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q_reg[31][1]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.051 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.669     1.720    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.844 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.657     2.502    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.626 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.799     3.425    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.549 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.823     4.371    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.495 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.667     5.162    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     5.286 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.951    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.702     6.778    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.650     7.552    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.676 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.425     8.101    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.225 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.517     8.742    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.866 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.587     9.453    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     9.577 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.611    10.188    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q_reg[2]_3
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.312 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[4]_i_5__1/O
                         net (fo=24, routed)          0.737    11.050    mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/mpc_dmsquash_m
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.116    11.166 f  mfp_sys/top/cpu/core/mmu/tlb_ctl/_dtlb_ri_exc/q[0]_i_21__2/O
                         net (fo=1, routed)           0.452    11.618    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_6
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.946 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_11__20/O
                         net (fo=3, routed)           0.961    12.907    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_1
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.150    13.057 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__189/O
                         net (fo=19, routed)          1.118    14.175    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[0]_3
    SLICE_X55Y23         LUT2 (Prop_lut2_I0_O)        0.332    14.507 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q[0]_i_2__177/O
                         net (fo=2, routed)           0.451    14.958    mfp_sys/top/cpu/core/dcc/_held_hit_reg/q_reg[0]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.082 r  mfp_sys/top/cpu/core/dcc/_held_hit_reg/q[3]_i_7__12/O
                         net (fo=4, routed)           0.627    15.709    mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q_reg[0]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.833 r  mfp_sys/top/cpu/core/dcc/_store_way_reg_3_0_/q[0]_i_2__236/O
                         net (fo=3, routed)           1.608    17.441    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/q_reg[0]_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    17.565 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.956    18.520    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.083    19.171    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 4.333ns (22.591%)  route 14.847ns (77.409%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.743    17.509    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.633 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.786    18.419    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.083    19.171    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.403ns (22.996%)  route 14.744ns (77.004%))
  Logic Levels:           25  (LUT2=5 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.610    14.973    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    15.123 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.864    15.986    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.320    16.306 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.607    16.913    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.326    17.239 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.147    18.386    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 4.333ns (22.602%)  route 14.838ns (77.398%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.800    17.566    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.690 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.720    18.410    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.083    19.178    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 4.333ns (22.648%)  route 14.799ns (77.352%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.791    17.557    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.681 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.690    18.371    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.371    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.112ns  (logic 4.333ns (22.671%)  route 14.779ns (77.329%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.672    18.352    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.106ns  (logic 4.333ns (22.678%)  route 14.773ns (77.322%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.779    -0.761    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X56Y25         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.283 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.142     0.860    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.321     1.181 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.708     1.889    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.328     2.217 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.450     2.667    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.791 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.341     3.133    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X55Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.257 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.658     3.915    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.608     4.647    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X53Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     5.218    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.342 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.710     6.052    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.437     6.613    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.737 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.449     7.186    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.631     7.941    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.065 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.391     8.456    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.580 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.614     9.194    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.318 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.499     9.817    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.455    10.396    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.520 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.532    11.051    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.175 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.447    11.622    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.407    12.154    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.278 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.149    12.426    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.550 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.379    12.930    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.054 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.593    13.646    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.770 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.468    14.239    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.363 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.628    14.990    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.150    15.140 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__170/O
                         net (fo=1, routed)           0.346    15.487    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[2]_1
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.328    15.815 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           0.827    16.642    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.766 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.790    17.556    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.680 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.666    18.346    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.083    19.173    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debounce/shift_swtch15_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X3Y13          FDRE                                         r  debounce/shift_swtch15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch15_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.290    debounce/shift_swtch15[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  debounce/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debounce/swtch_db[15]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  debounce/swtch_db_reg[15]/C
                         clock pessimism              0.247    -0.485    
                         clock uncertainty            0.083    -0.402    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.281    debounce/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.618    -0.546    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.349    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.889    -0.784    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X57Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.239    -0.546    
                         clock uncertainty            0.083    -0.463    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.075    -0.388    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.809%)  route 0.219ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.219    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.083    -0.432    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.249    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.572    -0.592    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y62         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep/Q
                         net (fo=17, routed)          0.220    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][1]
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.883    -0.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y25         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.083    -0.432    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.249    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.307    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[0]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.083    -0.439    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.085    -0.354    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.340    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_4[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[19]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.295    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[19]
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.083    -0.438    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.346    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_out1
    SLICE_X48Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.342    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_4[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[28]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.297    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[28]
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X49Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.348    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/clk_out1
    SLICE_X61Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/_lladdr_s_27_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.089    -0.305    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]_0[27]
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/clk_out1
    SLICE_X60Y37         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.083    -0.439    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.083    -0.356    mfp_sys/top/cpu/core/cpz/_lladdr_27_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X39Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.089    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.049    -0.251 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[21]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.251    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[21]
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X38Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131    -0.303    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X40Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.341    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[18]
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.349    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.511ns  (logic 0.580ns (23.096%)  route 1.931ns (76.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.931    14.998    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.081    18.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.316%)  route 1.805ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=2, routed)           1.805    14.873    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.997 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.997    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X14Y11         FDCE (Setup_fdce_C_D)        0.077    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.460ns  (logic 0.642ns (26.094%)  route 1.818ns (73.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518    13.129 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.818    14.947    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124    15.071 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.071    mfp_sys_n_1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.745    clk_out1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.201    18.939    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.016    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.389ns  (logic 0.580ns (24.276%)  route 1.809ns (75.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           1.809    14.877    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    15.001 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.001    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.201    18.941    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.031    18.972    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.292ns  (logic 0.580ns (25.302%)  route 1.712ns (74.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           1.712    14.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.903 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    14.903    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.029    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.214ns  (logic 0.642ns (28.996%)  route 1.572ns (71.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=2, routed)           1.572    14.702    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.826 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.826    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.031    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.669%)  route 1.680ns (74.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.680    14.747    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.871 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.201    18.861    
    SLICE_X14Y12         FDCE (Setup_fdce_C_D)        0.077    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.751%)  route 1.672ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.672    14.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.864 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.864    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.073%)  route 1.566ns (70.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.815    12.609    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518    13.127 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           1.566    14.693    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.817 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    14.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)        0.031    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.255ns  (logic 0.642ns (28.476%)  route 1.613ns (71.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=2, routed)           1.613    14.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X12Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.866 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.201    18.861    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.081    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  4.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.584     0.200    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.245 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.245    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.900%)  route 0.561ns (75.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.561     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.811%)  route 0.564ns (75.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           0.564     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.814%)  route 0.570ns (73.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  rojobot/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=2, routed)           0.570     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][25]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.120     0.116    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.719%)  route 0.598ns (76.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.665    -0.499    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y13          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.358 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.598     0.240    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.201     0.026    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.120     0.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.768%)  route 0.572ns (73.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           0.572     0.212    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.545%)  route 0.572ns (75.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.572     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X11Y12         FDCE (Hold_fdce_C_D)         0.092     0.089    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.246ns (32.478%)  route 0.511ns (67.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.511     0.135    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.098     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.529%)  route 0.605ns (76.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           0.605     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.496%)  route 0.606ns (76.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           0.606     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.511ns  (logic 0.580ns (23.096%)  route 1.931ns (76.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.931    14.998    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.081    18.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.316%)  route 1.805ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=2, routed)           1.805    14.873    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.997 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.997    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X14Y11         FDCE (Setup_fdce_C_D)        0.077    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.460ns  (logic 0.642ns (26.094%)  route 1.818ns (73.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518    13.129 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.818    14.947    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124    15.071 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.071    mfp_sys_n_1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.745    clk_out1
    SLICE_X6Y12          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.201    18.939    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.016    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.389ns  (logic 0.580ns (24.276%)  route 1.809ns (75.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           1.809    14.877    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    15.001 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.001    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.201    18.941    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.031    18.972    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.292ns  (logic 0.580ns (25.302%)  route 1.712ns (74.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 12.611 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.817    12.611    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456    13.067 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           1.712    14.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.903 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    14.903    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.029    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.214ns  (logic 0.642ns (28.996%)  route 1.572ns (71.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=2, routed)           1.572    14.702    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.826 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.826    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.031    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.669%)  route 1.680ns (74.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.680    14.747    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.871 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.201    18.861    
    SLICE_X14Y12         FDCE (Setup_fdce_C_D)        0.077    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.751%)  route 1.672ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.456    13.068 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.672    14.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.864 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.864    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.073%)  route 1.566ns (70.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.815    12.609    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518    13.127 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           1.566    14.693    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.817 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    14.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.687    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.062    
                         clock uncertainty           -0.201    18.860    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)        0.031    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.255ns  (logic 0.642ns (28.476%)  route 1.613ns (71.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=2, routed)           1.613    14.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X12Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.866 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.201    18.861    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.081    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  4.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.584     0.200    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.245 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.245    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.900%)  route 0.561ns (75.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.561     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.811%)  route 0.564ns (75.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           0.564     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.814%)  route 0.570ns (73.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  rojobot/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=2, routed)           0.570     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][25]
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.120     0.116    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.719%)  route 0.598ns (76.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.665    -0.499    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y13          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.358 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.598     0.240    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.201     0.026    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.120     0.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.768%)  route 0.572ns (73.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           0.572     0.212    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.545%)  route 0.572ns (75.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.572     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X11Y12         FDCE (Hold_fdce_C_D)         0.092     0.089    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.246ns (32.478%)  route 0.511ns (67.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.511     0.135    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X13Y13         LUT5 (Prop_lut5_I2_O)        0.098     0.233 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X13Y13         FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.529%)  route 0.605ns (76.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           0.605     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.496%)  route 0.606ns (76.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           0.606     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X14Y12         FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.203    25.526    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.097    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (29.988%)  route 0.539ns (70.012%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y9           FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.320    -0.034    rojobot/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.219     0.231    rojobot/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.122    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.102%)  route 0.563ns (70.898%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X3Y9           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.423     0.069    rojobot/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y11          LUT4 (Prop_lut4_I0_O)        0.045     0.114 r  rojobot/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.254    rojobot/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.813%)  route 0.571ns (71.187%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y3           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.380     0.027    rojobot/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.072 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.191     0.263    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.308 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.091     0.093    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.226%)  route 0.617ns (72.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.478     0.124    rojobot/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.045     0.169 r  rojobot/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.140     0.309    rojobot/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     0.122    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.782%)  route 0.600ns (72.218%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.457     0.103    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.148 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.144     0.292    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.092     0.094    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.189ns (20.440%)  route 0.736ns (79.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.048     0.424 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.424    rojobot/inst/BOTCPU/run_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.131     0.164    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.181%)  route 0.736ns (79.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.421 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.421    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120     0.153    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.954%)  route 0.659ns (74.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.460     0.073    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.118 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.200     0.317    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.362    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.091     0.093    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.231ns (24.919%)  route 0.696ns (75.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.366    -0.021    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.024 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.330     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     0.122    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.640%)  route 0.737ns (74.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.492     0.129    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.174 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.245     0.419    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X11Y10         LUT5 (Prop_lut5_I4_O)        0.045     0.464 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.464    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.092     0.093    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.328ns (39.288%)  route 5.143ns (60.712%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I2_O)        0.362     7.163 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.619     7.782    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.568    12.572    
                         clock uncertainty           -0.078    12.494    
    SLICE_X10Y10         FDCE (Setup_fdce_C_CE)      -0.372    12.122    rojobot/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 4.018ns (45.333%)  route 4.845ns (54.667%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.753     4.519    rojobot/inst/BOTCPU/upper_reg_banks/ADDRA0
    SLICE_X6Y6           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.669 r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.020     5.689    rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.356     6.045 r  rojobot/inst/BOTCPU/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.072     7.117    rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/I0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  rojobot/inst/BOTCPU/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.443    rojobot/inst/BOTCPU/half_arith_logical_4
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.956 r  rojobot/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_arith_logical_7
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.175 r  rojobot/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.175    rojobot/inst/BOTCPU/arith_carry_value
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.691    12.004    rojobot/inst/BOTCPU/clk_in
    SLICE_X8Y8           FDRE                                         r  rojobot/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.078    12.510    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    12.619    rojobot/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.298ns (38.789%)  route 5.204ns (61.211%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.852    -0.688    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y7          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.766 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.266     4.032    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.185 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.827     5.012    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y7           LUT5 (Prop_lut5_I0_O)        0.359     5.371 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.430     6.801    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.332     7.133 r  rojobot/inst/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.681     7.814    rojobot/inst/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    12.003    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.078    12.493    
    SLICE_X14Y10         FDCE (Setup_fdce_C_CE)      -0.169    12.324    rojobot/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  4.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.670    -0.494    rojobot/inst/BOTCPU/clk_in
    SLICE_X3Y6           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.302    -0.051    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X2Y7           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.078    -0.401    
    SLICE_X2Y7           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.091    rojobot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.167    world_map/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.078    -0.392    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.209    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.639    -0.525    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.167    world_map/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.953    -0.720    world_map/clka
    RAMB36_X0Y2          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.078    -0.392    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.209    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.940ns  (logic 0.580ns (14.719%)  route 3.360ns (85.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.939    23.289    vta/reset
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X20Y8          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.934    23.284    vta/reset
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X21Y8          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X21Y8          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.788ns  (logic 0.580ns (15.310%)  route 3.208ns (84.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 r  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.787    23.137    vta/reset
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.688    25.334    vta/clk_out2
    SLICE_X19Y7          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.201    25.528    
    SLICE_X19Y7          FDRE (Setup_fdre_C_R)       -0.429    25.099    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (29.988%)  route 0.539ns (70.012%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y9           FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.320    -0.034    rojobot/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.219     0.231    rojobot/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     0.120    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.102%)  route 0.563ns (70.898%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X3Y9           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.423     0.069    rojobot/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y11          LUT4 (Prop_lut4_I0_O)        0.045     0.114 r  rojobot/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.254    rojobot/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y11          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     0.119    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.813%)  route 0.571ns (71.187%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y3           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.380     0.027    rojobot/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.072 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.191     0.263    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.308 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.091     0.091    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.226%)  route 0.617ns (72.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.478     0.124    rojobot/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.045     0.169 r  rojobot/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.140     0.309    rojobot/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y9          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     0.120    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.782%)  route 0.600ns (72.218%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.457     0.103    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.148 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.144     0.292    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.092     0.092    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.189ns (20.440%)  route 0.736ns (79.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.048     0.424 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.424    rojobot/inst/BOTCPU/run_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.131     0.162    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.181%)  route 0.736ns (79.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.736     0.376    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.421 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.421    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.946    -0.727    rojobot/inst/BOTCPU/clk_in
    SLICE_X2Y8           FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120     0.151    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.954%)  route 0.659ns (74.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.460     0.073    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.118 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.200     0.317    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.362    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y9           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.091     0.091    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.231ns (24.919%)  route 0.696ns (75.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.366    -0.021    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.024 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.330     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.915    -0.758    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     0.120    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.640%)  route 0.737ns (74.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.492     0.129    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.174 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.245     0.419    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X11Y10         LUT5 (Prop_lut5_I4_O)        0.045     0.464 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.464    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y10         FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.092     0.091    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.083    18.989    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.159    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.083    18.989    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.583%)  route 0.936ns (83.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.359     0.621    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X14Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X14Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.186ns (16.477%)  route 0.943ns (83.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.366     0.628    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X12Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X12Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  1.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.083    18.989    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.159    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.083    18.989    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.583%)  route 0.936ns (83.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.359     0.621    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X14Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X14Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.186ns (16.477%)  route 0.943ns (83.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.366     0.628    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X12Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X12Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  1.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.083    18.988    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.083    18.989    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.159    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.083    18.989    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.583%)  route 0.936ns (83.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.359     0.621    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X14Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.083    -0.408    
    SLICE_X14Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.186ns (16.477%)  route 0.943ns (83.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.366     0.628    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X12Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X12Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  1.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.009ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.009    

Slack (MET) :             13.009ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.009    

Slack (MET) :             13.009ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.009    

Slack (MET) :             13.009ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.580ns (9.314%)  route 5.647ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.225     5.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 13.009    

Slack (MET) :             13.014ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.014    

Slack (MET) :             13.014ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.014    

Slack (MET) :             13.014ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.014    

Slack (MET) :             13.014ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.580ns (9.320%)  route 5.643ns (90.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.221     5.571    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X1Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.487    19.071    
                         clock uncertainty           -0.081    18.990    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 13.014    

Slack (MET) :             13.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.081    18.991    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.586    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.161    

Slack (MET) :             13.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.580ns (9.544%)  route 5.497ns (90.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422     1.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         4.075     5.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X0Y55          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.605    18.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y55          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.487    19.072    
                         clock uncertainty           -0.081    18.991    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    18.586    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.119     0.381    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.286     0.548    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X13Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X13Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.708%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.350     0.613    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/reset
    SLICE_X10Y14         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X10Y14         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.583%)  route 0.936ns (83.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.359     0.621    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X14Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X14Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.186ns (16.477%)  route 0.943ns (83.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.366     0.628    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reset
    SLICE_X12Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X12Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  1.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.094    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.203    25.528    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.069    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.203    -0.002    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.094    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.708%)  route 3.112ns (84.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.690    23.041    rojobot/inst/BOTREGIF/reset
    SLICE_X9Y10          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y10          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X9Y10          FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 25.336 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.422    21.226    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         1.619    22.969    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.690    25.336    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism              0.395    25.731    
                         clock uncertainty           -0.201    25.530    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    25.125    rojobot/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                  2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y14         FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y14         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X14Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.790%)  route 0.860ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.283     0.545    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y14         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.911    -0.762    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y14         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.201%)  route 1.038ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.577     0.217    debounce/pbtn_db_reg[0]_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.262 f  debounce/rx_sync1_i_1/O
                         net (fo=231, routed)         0.461     0.723    rojobot/inst/BOTREGIF/reset
    SLICE_X12Y11         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.914    -0.759    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y11         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X12Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.791    





