Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:15:01	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	796	11	1	false	0	0		0	
2019-04-12 16:15:05	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1842	206	1	false	0	0		0	
2019-04-12 16:15:09	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	594	9	3	false	0	0		0	
2019-04-12 16:15:14	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1478	236	0	false	0	0		0	
2019-04-12 16:15:18	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	714	9	1	false	0	0		0	
2019-04-12 16:15:22	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1740	97	1	false	0	0		0	
2019-04-12 16:15:27	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	3142	152	0	false	0	0		0	
2019-04-12 16:15:31	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	764	11	1	false	0	0		0	
2019-04-12 16:15:35	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2986	278	4	false	0	0		0	
2019-04-12 16:15:40	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2850	237	4	false	0	0		0	
2019-04-12 16:15:44	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2494	56	1	false	0	0		0	
2019-04-12 16:15:48	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2432	56	1	false	0	0		0	
2019-04-12 16:15:53	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2316	134	1	false	0	0		0	
2019-04-12 16:15:57	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1674	55	0	false	0	0		0	
2019-04-12 16:16:02	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2922	139	0	false	0	0		0	
2019-04-12 16:16:06	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1338	59	0	false	0	0		0	
2019-04-12 16:16:11	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	2284	137	0	false	0	0		0	
2019-04-12 16:16:15	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1704	61	0	false	0	0		0	
2019-04-12 16:16:20	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	5570	133	1	false	0	0		0	
2019-04-12 16:16:24	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1202	10	0	false	0	0		0	
2019-04-12 16:16:28	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.11	1648	99	0	false	0	0		0	
2019-04-12 16:16:35	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	796	11	1	false	0	0		0	
2019-04-12 16:16:39	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	206	1	false	0	0		0	
2019-04-12 16:16:44	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	594	9	3	false	0	0		0	
2019-04-12 16:16:48	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1478	236	0	false	0	0		0	
2019-04-12 16:16:52	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	714	9	1	false	0	0		0	
2019-04-12 16:16:56	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1740	97	1	false	0	0		0	
2019-04-12 16:17:01	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3142	152	0	false	0	0		0	
2019-04-12 16:17:05	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	764	11	1	false	0	0		0	
2019-04-12 16:17:09	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2986	278	4	false	0	0		0	
2019-04-12 16:17:14	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2850	237	4	false	0	0		0	
2019-04-12 16:17:18	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2494	56	1	false	0	0		0	
2019-04-12 16:17:23	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2432	56	1	false	0	0		0	
2019-04-12 16:17:27	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2316	134	1	false	0	0		0	
2019-04-12 16:17:32	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1674	55	0	false	0	0		0	
2019-04-12 16:17:36	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2922	139	0	false	0	0		0	
2019-04-12 16:17:41	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1338	59	0	false	0	0		0	
2019-04-12 16:17:46	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2284	137	0	false	0	0		0	
2019-04-12 16:17:50	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1704	61	0	false	0	0		0	
2019-04-12 16:17:55	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	5570	133	1	false	0	0		0	
2019-04-12 16:17:59	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1202	10	0	false	0	0		0	
2019-04-12 16:18:03	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1648	99	0	false	0	0		0	
2019-04-12 16:18:08	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	796	11	1	false	0	0		0	
2019-04-12 16:18:11	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1842	206	1	false	0	0		0	
2019-04-12 16:18:14	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	594	9	3	false	0	0		0	
2019-04-12 16:18:17	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1478	236	0	false	0	0		0	
2019-04-12 16:18:19	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	714	9	1	false	0	0		0	
2019-04-12 16:18:22	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1740	97	1	false	0	0		0	
2019-04-12 16:18:25	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3142	152	0	false	0	0		0	
2019-04-12 16:18:27	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	764	11	1	false	0	0		0	
2019-04-12 16:18:30	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2986	278	4	false	0	0		0	
2019-04-12 16:18:33	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2850	237	4	false	0	0		0	
2019-04-12 16:18:36	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2490	52	1	false	0	0		0	
2019-04-12 16:18:39	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2428	52	1	false	0	0		0	
2019-04-12 16:18:42	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2316	134	1	false	0	0		0	
2019-04-12 16:18:45	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1674	55	0	false	0	0		0	
2019-04-12 16:18:47	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2922	139	0	false	0	0		0	
2019-04-12 16:18:50	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1338	59	0	false	0	0		0	
2019-04-12 16:18:53	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2284	137	0	false	0	0		0	
2019-04-12 16:18:56	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1704	61	0	false	0	0		0	
2019-04-12 16:18:59	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	5570	133	1	false	0	0		0	
2019-04-12 16:19:02	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1202	10	0	false	0	0		0	
2019-04-12 16:19:04	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1648	99	0	false	0	0		0	
2019-04-12 16:19:10	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	796	11	1	false	0	0		0	
2019-04-12 16:19:12	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1816	206	1	false	0	0		0	
2019-04-12 16:19:15	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	594	9	3	false	0	0		0	
2019-04-12 16:19:17	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1450	236	0	false	0	0		0	
2019-04-12 16:19:20	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	714	9	1	false	0	0		0	
2019-04-12 16:19:22	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1730	97	1	false	0	0		0	
2019-04-12 16:19:25	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3134	152	0	false	0	0		0	
2019-04-12 16:19:27	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	764	11	1	false	0	0		0	
2019-04-12 16:19:30	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2914	278	4	false	0	0		0	
2019-04-12 16:19:33	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2850	237	4	false	0	0		0	
2019-04-12 16:19:35	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2252	52	1	false	0	0		0	
2019-04-12 16:19:38	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2190	50	1	false	0	0		0	
2019-04-12 16:19:41	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2322	134	1	false	0	0		0	
2019-04-12 16:19:43	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1452	51	0	false	0	0		0	
2019-04-12 16:19:46	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2696	135	0	false	0	0		0	
2019-04-12 16:19:49	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1342	59	0	false	0	0		0	
2019-04-12 16:19:51	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2040	132	0	false	0	0		0	
2019-04-12 16:19:54	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1492	57	0	false	0	0		0	
2019-04-12 16:19:57	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	5510	133	1	false	0	0		0	
2019-04-12 16:19:59	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1208	10	0	false	0	0		0	
2019-04-12 16:20:02	44	44.63	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304830	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=enable,chip=167,clock=6external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1642	99	0	false	0	0		0	
