Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue May 14 10:35:21 2019
| Host         : LAB-SCI-214-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file computer_top_control_sets_placed.rpt
| Design       : computer_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            2 |
|     14 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |            7 |
| No           | No                    | Yes                    |             144 |           27 |
| No           | Yes                   | No                     |             128 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------------------------------+---------------------------------------+------------------+----------------+
|          Clock Signal          |                        Enable Signal                        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  PmodJSTK_Int/CLKOUT           | joystick/PmodJSTK_Int/SPI_Int/rSR_0                         | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |                1 |              2 |
|  PmodJSTK_Int/CLKOUT           |                                                             | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |                1 |              4 |
|  joystick/genSndRec/LED_reg[2] |                                                             | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |                1 |              6 |
| ~PmodJSTK_Int/CLKOUT           | joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_STATE_reg_n_1_[4] | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |                1 |              6 |
|  clk_div_BUFG[27]              |                                                             | reset_IBUF                            |                4 |             14 |
| ~PmodJSTK_Int/CLKOUT           | joystick/PmodJSTK_Int/SPI_Int/wSR_1                         | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |                2 |             16 |
| ~PmodJSTK_Int/CLKOUT           |                                                             | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |               10 |             48 |
|  CLKM_IBUF_BUFG                |                                                             |                                       |                7 |             56 |
|  clk_div_BUFG[27]              |                                                             |                                       |                8 |             64 |
|  clk_div_BUFG[27]              | proc1/processor1/dp/pcreg/multOp__0_3                       |                                       |                8 |             64 |
|  n_0_31_BUFG                   |                                                             | proc1/processor1/dp/pcreg/AR[0]       |               14 |             64 |
|  n_0_31_BUFG                   |                                                             | proc1/processor1/dp/pcreg/multOp_2[0] |               16 |             64 |
|  CLKM_IBUF_BUFG                |                                                             | joystick/PmodJSTK_Int/SPI_Ctrl/AR[0]  |               11 |             72 |
|  clk_div_BUFG[27]              | proc1/processor1/dp/pcreg/we3                               |                                       |               16 |            256 |
+--------------------------------+-------------------------------------------------------------+---------------------------------------+------------------+----------------+


