// Seed: 1838427017
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3
);
  wire id_5 = id_5, id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5
);
  uwire id_7;
  assign id_7 = 1;
  module_0(
      id_7, id_7, id_7, id_2
  );
  always @(negedge id_1 or id_1, 1 or posedge id_2)
    if (id_7) begin
      id_7 = id_1;
    end
endmodule
