<html>
<head>
</head>
<body>

  <!-- ABOUT -->
  <div id="about" class="tab active">
    <h2>About Me</h2>
    <p>
      I'm Tenzin Norphel, an EECS student at UC Berkeley with hands-on experience in 
      ASIC design, PCB hardware development, robotics, control systems, microfabrication, 
      and software engineering. My work spans embedded systems, CPU design, autonomous 
      manipulation, and semiconductor processing, blending low-level hardware with intelligent 
      algorithms for real-world engineering.
    </p>
  </div>

  <!-- SKILLS -->
  <div id="skills" class="tab">
    <h2>Skills</h2>
    <ul>
      <li><strong>Hardware & IC Design:</strong> Verilog (HDL), ASIC/RTL design, Cadence Innovus (floorplanning & P&R), Skywater 130nm flow</li>
      <li><strong>PCB Design:</strong> KiCad, Altium, schematic capture, layout, noise reduction, signal debugging</li>
      <li><strong>Programming:</strong> Python, C, C++, Java, MATLAB, RISC-V Assembly</li>
      <li><strong>Tools & Robotics:</strong> ROS, MuJoCo, Sentaurus TCAD, Keysight EasyEXPERT, GDB, Valgrind</li>
      <li><strong>Concepts:</strong> Control Systems, Path Planning, Visual Servoing, Optimization, Microfabrication, AI/ML fundamentals</li>
      <li><strong>Soft Skills:</strong> Teamwork, leadership, communication, mentoring, project coordination</li>
    </ul>
  </div>

  <!-- ACHIEVEMENTS -->
  <div id="achievements" class="tab">
    <h2>Achievements</h2>
    <ul>
      <li>Tapia Scholarship Recipient & Conference Attendee (CMD-IT, Texas 2025)</li>
      <li>NASA MCA Project Intern – Lunar Water-Ice Science Mission Concept</li>
      <li>Designed a 3-stage pipelined RISC-V CPU with CSR support (EECS 151 ASIC project)</li>
      <li>Built custom multi-layer PCB MIDI Keyboard with microcontroller USB interface</li>
      <li>Developed IK + grasp synthesis using LM optimization for Allegro Hand in MuJoCo</li>
      <li>Completed full NMOS fabrication process in UC Berkeley cleanroom</li>
    </ul>
  </div>

  <!-- EDUCATION -->
  <div id="education" class="tab">
    <h2>Education</h2>
    <p>
      <strong>University of California, Berkeley</strong><br>
      B.S. in Electrical Engineering & Computer Sciences (EECS)<br>
      Expected Graduation: December 2025
    </p>
    <p><strong>Relevant Coursework:</strong> 
      Machine Structures, Integrated Circuits, Robotics, Signal & Systems, Microfabrication, 
      AI, Internet Architecture, Cybersecurity, Control Systems, ASIC Digital Design
    </p>
  </div>

  <!-- EXPERTISE -->
  <div id="expertise" class="tab">
    <h2>Field Expertise</h2>
    <ul>
      <li><strong>ASIC & CPU Architecture:</strong> RTL design, pipelining, CSR logic, hazard mitigation, cache integration, timing closure</li>
      <li><strong>Robotics & Control:</strong> IK solvers, force-closure grasping, PID/PD control, EKF/KF state estimation, trajectory planning</li>
      <li><strong>Semiconductor Fabrication:</strong> Photolithography, oxidation, ion implantation, etching, metal deposition, device characterization</li>
      <li><strong>Parallel Computing:</strong> SIMD/MIMD execution models, OpenMP acceleration, performance benchmarking</li>
      <li><strong>Software Systems:</strong> modular C program design, Python tools, functional programming, simulation frameworks</li>
    </ul>
  </div>

  <footer>
    &copy; 2025 Tenzin Norphel — Portfolio powered by GitHub Pages
    My Website: <a href="https://tenz1999.github.io" target="_blank">tenz1999.github.io</a>
  </footer>

</body>
</html>
