#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 11 09:31:38 2020
# Process ID: 59164
# Current directory: C:/Users/Jonathan/Desktop/fp8/fp4/Our_processor/Processor_top_level.runs/synth_1
# Command line: vivado.exe -log processor_sim.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_sim.tcl
# Log file: C:/Users/Jonathan/Desktop/fp8/fp4/Our_processor/Processor_top_level.runs/synth_1/processor_sim.vds
# Journal file: C:/Users/Jonathan/Desktop/fp8/fp4/Our_processor/Processor_top_level.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor_sim.tcl -notrace
Command: synth_design -top processor_sim -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 852.449 ; gain = 234.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_sim' [C:/Users/Jonathan/Desktop/fp8/fp4/processor_sim.vhd:9]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jonathan/Desktop/fp8/fp4/processor_sim.vhd:22]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jonathan/Desktop/fp8/fp4/processor_sim.vhd:30]
INFO: [Synth 8-3491] module 'Our_Processor' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/Processor_top_level.vhd:4' bound to instance 'dut' of component 'Our_Processor' [C:/Users/Jonathan/Desktop/fp8/fp4/processor_sim.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Our_Processor' [C:/Users/Jonathan/Desktop/fp8/fp4/Processor_top_level.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pt_floppy' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/processor_top.vhd:3' bound to instance 'midlvlPoces' of component 'pt_floppy' [C:/Users/Jonathan/Desktop/fp8/fp4/Processor_top_level.vhd:27]
INFO: [Synth 8-638] synthesizing module 'pt_floppy' [C:/Users/Jonathan/Desktop/fp8/fp4/processor_top.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/control_unit.vhd:5' bound to instance 'controlDeMind' of component 'control_unit' [C:/Users/Jonathan/Desktop/fp8/fp4/processor_top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Jonathan/Desktop/fp8/fp4/control_unit.vhd:16]
INFO: [Synth 8-3491] module 'main_decoder' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/main_decoder.vhd:4' bound to instance 'md' of component 'main_decoder' [C:/Users/Jonathan/Desktop/fp8/fp4/control_unit.vhd:38]
INFO: [Synth 8-638] synthesizing module 'main_decoder' [C:/Users/Jonathan/Desktop/fp8/fp4/main_decoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'main_decoder' (1#1) [C:/Users/Jonathan/Desktop/fp8/fp4/main_decoder.vhd:14]
INFO: [Synth 8-3491] module 'alu_decoder' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/alu_decoder.vhd:5' bound to instance 'ad' of component 'alu_decoder' [C:/Users/Jonathan/Desktop/fp8/fp4/control_unit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'alu_decoder' [C:/Users/Jonathan/Desktop/fp8/fp4/alu_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alu_decoder' (2#1) [C:/Users/Jonathan/Desktop/fp8/fp4/alu_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [C:/Users/Jonathan/Desktop/fp8/fp4/control_unit.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Dpu_top' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:3' bound to instance 'DatathisPath' of component 'Dpu_top' [C:/Users/Jonathan/Desktop/fp8/fp4/processor_top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Dpu_top' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:13]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Do_the_Flop' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/Flip_Flop_register.vhd:4' bound to instance 'pcFlipper' of component 'Do_the_Flop' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Do_the_Flop' [C:/Users/Jonathan/Desktop/fp8/fp4/Flip_Flop_register.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Do_the_Flop' (4#1) [C:/Users/Jonathan/Desktop/fp8/fp4/Flip_Flop_register.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/four_bit_adder.vhd:4' bound to instance 'pcIncby1' of component 'adder' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Jonathan/Desktop/fp8/fp4/four_bit_adder.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/Jonathan/Desktop/fp8/fp4/four_bit_adder.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_left_shift' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/generic_left_shift.vhd:3' bound to instance 'immShift' of component 'generic_left_shift' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'generic_left_shift' [C:/Users/Jonathan/Desktop/fp8/fp4/generic_left_shift.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_left_shift' (6#1) [C:/Users/Jonathan/Desktop/fp8/fp4/generic_left_shift.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/four_bit_adder.vhd:4' bound to instance 'pcincby2' of component 'adder' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:88]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:4' bound to instance 'branchPlexer' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_two_input_multiplexer' (7#1) [C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:4' bound to instance 'PCPlexer' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/register_file.vhd:7' bound to instance 'regfile' of component 'register_file' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Jonathan/Desktop/fp8/fp4/register_file.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (8#1) [C:/Users/Jonathan/Desktop/fp8/fp4/register_file.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'extend' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/val_extender.vhd:5' bound to instance 'immext' of component 'extend' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:119]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Jonathan/Desktop/fp8/fp4/val_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extend' (9#1) [C:/Users/Jonathan/Desktop/fp8/fp4/val_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:4' bound to instance 'immMux' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:124]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:4' bound to instance 'src1Mux' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'generic_two_input_multiplexer__parameterized2' [C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:10]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_two_input_multiplexer__parameterized2' (9#1) [C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:10]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/gen_six_bit_mux.vhd:4' bound to instance 'src2Mux' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:136]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/alu.vhd:10' bound to instance 'aluBOX' of component 'alu' [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Jonathan/Desktop/fp8/fp4/alu.vhd:19]
	Parameter width bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'zero_vect' is read in the process but is not in the sensitivity list [C:/Users/Jonathan/Desktop/fp8/fp4/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/Jonathan/Desktop/fp8/fp4/alu.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Dpu_top' (11#1) [C:/Users/Jonathan/Desktop/fp8/fp4/Dpu_top.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pt_floppy' (12#1) [C:/Users/Jonathan/Desktop/fp8/fp4/processor_top.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/Jonathan/Desktop/fp8/fp4/instr_mem.vhd:10' bound to instance 'instructMemory' of component 'imem' [C:/Users/Jonathan/Desktop/fp8/fp4/Processor_top_level.vhd:29]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Jonathan/Desktop/fp8/fp4/instr_mem.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/Jonathan/Desktop/fp8/fp4/instr_mem.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Our_Processor' (14#1) [C:/Users/Jonathan/Desktop/fp8/fp4/Processor_top_level.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'processor_sim' (15#1) [C:/Users/Jonathan/Desktop/fp8/fp4/processor_sim.vhd:9]
WARNING: [Synth 8-3331] design register_file has unconnected port dest[5]
WARNING: [Synth 8-3331] design generic_left_shift has unconnected port valToShift[31]
WARNING: [Synth 8-3331] design generic_left_shift has unconnected port valToShift[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port regdst
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[31]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[29]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 925.250 ; gain = 307.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 925.250 ; gain = 307.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 925.250 ; gain = 307.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 925.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLKM'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[6]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[5]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[4]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[3]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[2]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[1]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[0]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jonathan/Desktop/fp8/fp4/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1031.965 ; gain = 5.176
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ShiftLeft_reg' [C:/Users/Jonathan/Desktop/fp8/fp4/alu.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'ShiftRight_reg' [C:/Users/Jonathan/Desktop/fp8/fp4/alu.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	 257 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module Do_the_Flop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module generic_two_input_multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module generic_two_input_multiplexer__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-4767] Trying to implement RAM 'dut/midlvlPoces/DatathisPath/regfile/mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid clock found for write to RAM. 
RAM "dut/midlvlPoces/DatathisPath/regfile/mem_reg" dissolved into registers
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[31]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftLeft_reg[0]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[31]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (ShiftRight_reg[0]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][31]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][30]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][29]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][28]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][27]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][26]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][25]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][24]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][23]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][22]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][21]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][20]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][19]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][18]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][17]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][16]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][15]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][14]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][13]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][12]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][11]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][10]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][9]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][8]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][7]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][6]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][5]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][4]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][3]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][2]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][1]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[0][0]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[1][31]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[1][30]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[1][29]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/regfile/mem_reg[1][28]) is unused and will be removed from module processor_sim.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1091 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1031.965 ; gain = 307.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.965 ; gain = 414.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1032.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 137 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1032.813 ; gain = 727.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1032.813 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Desktop/fp8/fp4/Our_processor/Processor_top_level.runs/synth_1/processor_sim.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_sim_utilization_synth.rpt -pb processor_sim_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 11 09:32:10 2020...
