#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Nov  9 21:11:09 2015
# Process ID: 24855
# Log file: /fs/student/ireton/Documents/project/project_1/project_1.runs/impl_1/system_wrapper.vdi
# Journal file: /fs/student/ireton/Documents/project/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /ece/Xilinx/2014.1/Vivado/2014.1/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [/fs/student/ireton/Documents/project/project_1/project_1.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1078.402 ; gain = 253.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1085.414 ; gain = 4.012

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14079d9a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.914 ; gain = 395.500

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 2 Constant Propagation | Checksum: 137b8f703

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.914 ; gain = 395.500

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 213 unconnected nets.
INFO: [Opt 31-11] Eliminated 129 unconnected cells.
Phase 3 Sweep | Checksum: 1b0fd076f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.914 ; gain = 395.500
Ending Logic Optimization Task | Checksum: 1b0fd076f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1480.914 ; gain = 395.500
Implement Debug Cores | Checksum: c6fab317
Logic Optimization | Checksum: c6fab317

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 1b0fd076f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1480.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1480.914 ; gain = 401.512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1481.914 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.914 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.914 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 250f48e6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1482.914 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 250f48e6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1482.914 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 250f48e6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1482.914 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 4ddbf792

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1510.926 ; gain = 28.012
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 4ddbf792

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1510.926 ; gain = 28.012

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 250f48e6

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1510.926 ; gain = 28.012

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 250f48e6

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1510.926 ; gain = 28.012
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 250f48e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1510.926 ; gain = 28.012
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 611224b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1510.926 ; gain = 28.012

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: e713d047

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.926 ; gain = 31.012
Phase 1.1.6.1 Place Init Design | Checksum: 9ecbeefc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.926 ; gain = 31.012
Phase 1.1.6 Build Placer Netlist Model | Checksum: 9ecbeefc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.926 ; gain = 31.012

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 9ecbeefc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.926 ; gain = 31.012
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 9ecbeefc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.926 ; gain = 31.012
Phase 1.1 Placer Initialization Core | Checksum: 9ecbeefc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.926 ; gain = 31.012
Phase 1 Placer Initialization | Checksum: 9ecbeefc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.926 ; gain = 31.012

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 115e8b45e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1518.926 ; gain = 36.012
Phase 2 Global Placement | Checksum: adfc60fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.926 ; gain = 40.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: adfc60fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.926 ; gain = 40.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7c7be50a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1532.934 ; gain = 50.020

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b7d38952

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1532.934 ; gain = 50.020

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 854ae5b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.934 ; gain = 51.020

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: c4af8974

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.875 ; gain = 88.961

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c4af8974

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.875 ; gain = 88.961
Phase 3 Detail Placement | Checksum: c4af8974

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.875 ; gain = 88.961

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 115d656ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.875 ; gain = 88.961

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.637. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1478f332f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961
Phase 4.2 Post Placement Optimization | Checksum: 1478f332f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1478f332f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1478f332f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961
Phase 4.4 Placer Reporting | Checksum: 1478f332f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 216ffea0e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216ffea0e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961
Ending Placer Task | Checksum: 17cd5815f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.875 ; gain = 88.961
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1572.875 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1572.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 119ccf5c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1702.344 ; gain = 120.469

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 119ccf5c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1702.348 ; gain = 120.473
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 948d18e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.61   | TNS=0      | WHS=-0.146 | THS=-21.7  |

Phase 2 Router Initialization | Checksum: 948d18e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 234e2b45

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ff62516f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.57   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c05c8fdf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 73e16d61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.57   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 73e16d61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
Phase 4 Rip-up And Reroute | Checksum: 73e16d61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.59   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.225847 %
  Global Horizontal Routing Utilization  = 0.301809 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 73e16d61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1168114ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.59   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1168114ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1168114ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1733.398 ; gain = 151.523

Routing Is Done.

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1733.398 ; gain = 151.523
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1733.398 ; gain = 160.523
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1734.398 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fs/student/ireton/Documents/project/project_1/project_1.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2052.461 ; gain = 318.062
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 21:12:19 2015...
