INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carson/Nextcloud/Documents/school/ECEN340/labs/lab6/sseg_x4_top/sseg_x4_top.sim/sim_1/synth/func/xsim/sseg_x4_top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module sseg_x4_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carson/Nextcloud/Documents/school/ECEN340/labs/lab6/sseg_x4_top/sseg_x4_top.srcs/sim_1/new/sseg_x4_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_x4_top_tb
