/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2013 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 



/* RESETB_PDB_ALL_H13  */
#define resetb_pdb_all_H13_SLAVE_ADDR	0x38
#define resetb_pdb_all_H13_REG_ADDR	0x01

/* RESET_PDB_SEL_H13  */
#define reset_pdb_sel_H13_SLAVE_ADDR	0x38
#define reset_pdb_sel_H13_REG_ADDR	0x02

/* CR_PLL_RESETB_PDB_H13  */
#define cr_pll_resetb_pdb_H13_SLAVE_ADDR	0x38
#define cr_pll_resetb_pdb_H13_REG_ADDR	0x03

/* CR_LDO_PDB_H13  */
#define cr_ldo_pdb_H13_SLAVE_ADDR	0x38
#define cr_ldo_pdb_H13_REG_ADDR	0x04

/* CR_MODE_SEL_RESETB_H13  */
#define cr_mode_sel_resetb_H13_SLAVE_ADDR	0x38
#define cr_mode_sel_resetb_H13_REG_ADDR	0x05

/* EQ_RESETB_PDB_H13  */
#define eq_resetb_pdb_H13_SLAVE_ADDR	0x38
#define eq_resetb_pdb_H13_REG_ADDR	0x06

/* DR_RESETB_PDB_H13  */
#define dr_resetb_pdb_H13_SLAVE_ADDR	0x38
#define dr_resetb_pdb_H13_REG_ADDR	0x07

/* BERT_DTB_RESETB_H13  */
#define bert_dtb_resetb_H13_SLAVE_ADDR	0x38
#define bert_dtb_resetb_H13_REG_ADDR	0x08

/* AUD_RSETB_PDB_H13  */
#define aud_rsetb_pdb_H13_SLAVE_ADDR	0x38
#define aud_rsetb_pdb_H13_REG_ADDR	0x09

/* PIX_RESETB_PDB_H13  */
#define pix_resetb_pdb_H13_SLAVE_ADDR	0x38
#define pix_resetb_pdb_H13_REG_ADDR	0x0A

/* CR_REF_CLK_MODE_1_H13  */
#define cr_ref_clk_mode_1_H13_SLAVE_ADDR	0x38
#define cr_ref_clk_mode_1_H13_REG_ADDR	0x10

/* CR_REF_CLK_MODE_2_H13  */
#define cr_ref_clk_mode_2_H13_SLAVE_ADDR	0x38
#define cr_ref_clk_mode_2_H13_REG_ADDR	0x11

/* CR_MAN_RUN_TEST_H13  */
#define cr_man_run_test_H13_SLAVE_ADDR	0x38
#define cr_man_run_test_H13_REG_ADDR	0x12

/* CR_TMR_SCALE_H13  */
#define cr_tmr_scale_H13_SLAVE_ADDR	0x38
#define cr_tmr_scale_H13_REG_ADDR	0x13

/* CR_ICP_ADJ_H13  */
#define cr_icp_adj_H13_SLAVE_ADDR	0x38
#define cr_icp_adj_H13_REG_ADDR	0x14

/* CR_KVCO_OFFSET_H13  */
#define cr_kvco_offset_H13_SLAVE_ADDR	0x38
#define cr_kvco_offset_H13_REG_ADDR	0x15

/* CR_I2C_PLL_MAN_MODE_H13  */
#define cr_i2c_pll_man_mode_H13_SLAVE_ADDR	0x38
#define cr_i2c_pll_man_mode_H13_REG_ADDR	0x16

/* CR_I2C_MODE_OFFSET_H13  */
#define cr_i2c_mode_offset_H13_SLAVE_ADDR	0x38
#define cr_i2c_mode_offset_H13_REG_ADDR	0x17

/* CR_VBGR_CTRL_H13  */
#define cr_vbgr_ctrl_H13_SLAVE_ADDR	0x38
#define cr_vbgr_ctrl_H13_REG_ADDR	0x18

/* CR_DIG_VBGR_CTRL_H13  */
#define cr_dig_vbgr_ctrl_H13_SLAVE_ADDR	0x38
#define cr_dig_vbgr_ctrl_H13_REG_ADDR	0x19

/* CR_TEST_CLK_EN_H13  */
#define cr_test_clk_en_H13_SLAVE_ADDR	0x38
#define cr_test_clk_en_H13_REG_ADDR	0x1A

/* CR_MHL_MAN_SEL_H13  */
#define cr_mhl_man_sel_H13_SLAVE_ADDR	0x38
#define cr_mhl_man_sel_H13_REG_ADDR	0x1B

/* CR_MHL_MAN_MODE_H13  */
#define cr_mhl_man_mode_H13_SLAVE_ADDR	0x38
#define cr_mhl_man_mode_H13_REG_ADDR	0x1C

/* IDR_ADJ_H13  */
#define idr_adj_H13_SLAVE_ADDR	0x38
#define idr_adj_H13_REG_ADDR	0x1D

/* CR_PLL_MODE_OFFSET_H13  */
#define cr_pll_mode_offset_H13_SLAVE_ADDR	0x38
#define cr_pll_mode_offset_H13_REG_ADDR	0x1E

/* CR_HT_LT_H13  */
#define cr_ht_lt_H13_SLAVE_ADDR	0x38
#define cr_ht_lt_H13_REG_ADDR	0x1F

/* CR_LOCK_DONE_H13  */
#define cr_lock_done_H13_SLAVE_ADDR	0x38
#define cr_lock_done_H13_REG_ADDR	0x20

/* TMR_MEASURE_S4_DONE_H13  */
#define tmr_measure_s4_done_H13_SLAVE_ADDR	0x38
#define tmr_measure_s4_done_H13_REG_ADDR	0x21

/* MODE_SEL_ST_H13  */
#define mode_sel_st_H13_SLAVE_ADDR	0x38
#define mode_sel_st_H13_REG_ADDR	0x22

/* TMDS_FREQ_1_H13  */
#define tmds_freq_1_H13_SLAVE_ADDR	0x38
#define tmds_freq_1_H13_REG_ADDR	0x23

/* TMDS_FREQ_2_H13  */
#define tmds_freq_2_H13_SLAVE_ADDR	0x38
#define tmds_freq_2_H13_REG_ADDR	0x24

/* CR_OFFSET_MAX_MIN_H13  */
#define cr_offset_max_min_H13_SLAVE_ADDR	0x38
#define cr_offset_max_min_H13_REG_ADDR	0x25

/* CR_MHL_MODE_H13  */
#define cr_mhl_mode_H13_SLAVE_ADDR	0x38
#define cr_mhl_mode_H13_REG_ADDR	0x26

/* PLL_MODE_DR_H13  */
#define pll_mode_dr_H13_SLAVE_ADDR	0x38
#define pll_mode_dr_H13_REG_ADDR	0x27

/* PIX_CP_I_H13  */
#define pix_cp_i_H13_SLAVE_ADDR	0x38
#define pix_cp_i_H13_REG_ADDR	0x30

/* PIX_VCO_OFFSET_H13  */
#define pix_vco_offset_H13_SLAVE_ADDR	0x38
#define pix_vco_offset_H13_REG_ADDR	0x31

/* PIX_PCLK_H13  */
#define pix_pclk_H13_SLAVE_ADDR	0x38
#define pix_pclk_H13_REG_ADDR	0x32

/* PIX_MAN_DEPTH_H13  */
#define pix_man_depth_H13_SLAVE_ADDR	0x38
#define pix_man_depth_H13_REG_ADDR	0x33

/* PIX_TEST_EN_H13  */
#define pix_test_en_H13_SLAVE_ADDR	0x38
#define pix_test_en_H13_REG_ADDR	0x34

/* PIX_LINK_DEPTH_H13  */
#define pix_link_depth_H13_SLAVE_ADDR	0x38
#define pix_link_depth_H13_REG_ADDR	0x35

/* EQ_TESTEN_I2C_H13  */
#define eq_testen_i2c_H13_SLAVE_ADDR	0x38
#define eq_testen_i2c_H13_REG_ADDR	0x40

/* EQ_CS_RS_SEL_H13  */
#define eq_cs_rs_sel_H13_SLAVE_ADDR	0x38
#define eq_cs_rs_sel_H13_REG_ADDR	0x41

/* EQ_FREEZE_H_L_H13  */
#define eq_freeze_h_l_H13_SLAVE_ADDR	0x38
#define eq_freeze_h_l_H13_REG_ADDR	0x42

/* EQ_CS_H13  */
#define eq_cs_H13_SLAVE_ADDR	0x38
#define eq_cs_H13_REG_ADDR	0x43

/* EQ_RS_H13  */
#define eq_rs_H13_SLAVE_ADDR	0x38
#define eq_rs_H13_REG_ADDR	0x44

/* EQ_THR_H_H13  */
#define eq_thr_h_H13_SLAVE_ADDR	0x38
#define eq_thr_h_H13_REG_ADDR	0x45

/* EQ_THR_L_H13  */
#define eq_thr_l_H13_SLAVE_ADDR	0x38
#define eq_thr_l_H13_REG_ADDR	0x46

/* EQ_TOT_H_H13  */
#define eq_tot_h_H13_SLAVE_ADDR	0x38
#define eq_tot_h_H13_REG_ADDR	0x47

/* EQ_TOT_L_H13  */
#define eq_tot_l_H13_SLAVE_ADDR	0x38
#define eq_tot_l_H13_REG_ADDR	0x48

/* EQ_IGMC_ICTL_H13  */
#define eq_igmc_ictl_H13_SLAVE_ADDR	0x38
#define eq_igmc_ictl_H13_REG_ADDR	0x49

/* EQ_HLDIV_CIDIV_H13  */
#define eq_hldiv_cidiv_H13_SLAVE_ADDR	0x38
#define eq_hldiv_cidiv_H13_REG_ADDR	0x4A

/* EQ_START_FRZ_H13  */
#define eq_start_frz_H13_SLAVE_ADDR	0x38
#define eq_start_frz_H13_REG_ADDR	0x4B

/* EQ_AF_EN_AVG_WIDTH_H13  */
#define eq_af_en_avg_width_H13_SLAVE_ADDR	0x38
#define eq_af_en_avg_width_H13_REG_ADDR	0x4C

/* EQ_OFFSET_H_L_H13  */
#define eq_offset_h_l_H13_SLAVE_ADDR	0x38
#define eq_offset_h_l_H13_REG_ADDR	0x4D

/* EQ_CMPC_CMPE_H13  */
#define eq_cmpc_cmpe_H13_SLAVE_ADDR	0x38
#define eq_cmpc_cmpe_H13_REG_ADDR	0x4E

/* EQ_M_CS_H13  */
#define eq_m_cs_H13_SLAVE_ADDR	0x38
#define eq_m_cs_H13_REG_ADDR	0x4F

/* EQ_M_RS_H13  */
#define eq_m_rs_H13_SLAVE_ADDR	0x38
#define eq_m_rs_H13_REG_ADDR	0x50

/* EQ_FREEZE_FH_H13  */
#define eq_freeze_fh_H13_SLAVE_ADDR	0x38
#define eq_freeze_fh_H13_REG_ADDR	0x51

/* EQ_FREEZE_FL_H13  */
#define eq_freeze_fl_H13_SLAVE_ADDR	0x38
#define eq_freeze_fl_H13_REG_ADDR	0x52

/* EQ_FREEZE_FLAG_H13  */
#define eq_freeze_flag_H13_SLAVE_ADDR	0x38
#define eq_freeze_flag_H13_REG_ADDR	0x53

/* ODT_CTRL_H13  */
#define odt_ctrl_H13_SLAVE_ADDR	0x38
#define odt_ctrl_H13_REG_ADDR	0x54

/* EQ_ANALOG_PDB_H13  */
#define eq_analog_pdb_H13_SLAVE_ADDR	0x38
#define eq_analog_pdb_H13_REG_ADDR	0x55

/* EQ_MHL_MODE_H13  */
#define eq_mhl_mode_H13_SLAVE_ADDR	0x38
#define eq_mhl_mode_H13_REG_ADDR	0x56

/* EQ_MANUAL_MHL_H13  */
#define eq_manual_mhl_H13_SLAVE_ADDR	0x38
#define eq_manual_mhl_H13_REG_ADDR	0x57

/* EQ_MANUAL_PDB_H13  */
#define eq_manual_pdb_H13_SLAVE_ADDR	0x38
#define eq_manual_pdb_H13_REG_ADDR	0x58

/* EQ_CS_SEMI_00_H13  */
#define eq_cs_semi_00_H13_SLAVE_ADDR	0x38
#define eq_cs_semi_00_H13_REG_ADDR	0x59

/* EQ_CS_SEMI_01_H13  */
#define eq_cs_semi_01_H13_SLAVE_ADDR	0x38
#define eq_cs_semi_01_H13_REG_ADDR	0x5A

/* EQ_CS_SEMI_10_H13  */
#define eq_cs_semi_10_H13_SLAVE_ADDR	0x38
#define eq_cs_semi_10_H13_REG_ADDR	0x5B

/* EQ_CS_SEMI_11_H13  */
#define eq_cs_semi_11_H13_SLAVE_ADDR	0x38
#define eq_cs_semi_11_H13_REG_ADDR	0x5C

/* EQ_RS_SEMI_00_H13  */
#define eq_rs_semi_00_H13_SLAVE_ADDR	0x38
#define eq_rs_semi_00_H13_REG_ADDR	0x5D

/* EQ_RS_SEMI_01_H13  */
#define eq_rs_semi_01_H13_SLAVE_ADDR	0x38
#define eq_rs_semi_01_H13_REG_ADDR	0x5E

/* EQ_RS_SEMI_10_H13  */
#define eq_rs_semi_10_H13_SLAVE_ADDR	0x38
#define eq_rs_semi_10_H13_REG_ADDR	0x5F

/* EQ_RS_SEMI_11_H13  */
#define eq_rs_semi_11_H13_SLAVE_ADDR	0x38
#define eq_rs_semi_11_H13_REG_ADDR	0x60

/* EQ_MANUAL_CK_MODE_H13  */
#define eq_manual_ck_mode_H13_SLAVE_ADDR	0x38
#define eq_manual_ck_mode_H13_REG_ADDR	0x61

/* EQ_CONT_TRACK_H13  */
#define eq_cont_track_H13_SLAVE_ADDR	0x38
#define eq_cont_track_H13_REG_ADDR	0x70

/* EQ_FILTER_H13  */
#define eq_filter_H13_SLAVE_ADDR	0x38
#define eq_filter_H13_REG_ADDR	0x71

/* EQ_AVG_START_H13  */
#define eq_avg_start_H13_SLAVE_ADDR	0x38
#define eq_avg_start_H13_REG_ADDR	0x72

/* EQ_EVAL_TIME_H13  */
#define eq_eval_time_H13_SLAVE_ADDR	0x38
#define eq_eval_time_H13_REG_ADDR	0x73

/* EQ_CS_LIMIT_M0_H13  */
#define eq_cs_limit_m0_H13_SLAVE_ADDR	0x38
#define eq_cs_limit_m0_H13_REG_ADDR	0x74

/* EQ_CS_LIMIT_M1_H13  */
#define eq_cs_limit_m1_H13_SLAVE_ADDR	0x38
#define eq_cs_limit_m1_H13_REG_ADDR	0x75

/* EQ_CS_LIMIT_M2_H13  */
#define eq_cs_limit_m2_H13_SLAVE_ADDR	0x38
#define eq_cs_limit_m2_H13_REG_ADDR	0x76

/* EQ_CS_LIMIT_M3_H13  */
#define eq_cs_limit_m3_H13_SLAVE_ADDR	0x38
#define eq_cs_limit_m3_H13_REG_ADDR	0x77

/* EQ_CNT_DIFF_H13  */
#define eq_cnt_diff_H13_SLAVE_ADDR	0x38
#define eq_cnt_diff_H13_REG_ADDR	0x78

/* EQ_FRZ_H13  */
#define eq_frz_H13_SLAVE_ADDR	0x38
#define eq_frz_H13_REG_ADDR	0x79

/* EQ_CS_OUT_H13  */
#define eq_cs_out_H13_SLAVE_ADDR	0x38
#define eq_cs_out_H13_REG_ADDR	0x7A

/* EQ_CS_MIN_H13  */
#define eq_cs_min_H13_SLAVE_ADDR	0x38
#define eq_cs_min_H13_REG_ADDR	0x7B

/* EQ_CS_MAX_H13  */
#define eq_cs_max_H13_SLAVE_ADDR	0x38
#define eq_cs_max_H13_REG_ADDR	0x7C

/* DR_CLK_INV_CH_H13  */
#define dr_clk_inv_ch_H13_SLAVE_ADDR	0x38
#define dr_clk_inv_ch_H13_REG_ADDR	0x80

/* DR_MAN_MOD_SEL_H13  */
#define dr_man_mod_sel_H13_SLAVE_ADDR	0x38
#define dr_man_mod_sel_H13_REG_ADDR	0x81

/* DR_MODE_H13  */
#define dr_mode_H13_SLAVE_ADDR	0x38
#define dr_mode_H13_REG_ADDR	0x82

/* DR_N1_H13  */
#define dr_n1_H13_SLAVE_ADDR	0x38
#define dr_n1_H13_REG_ADDR	0x83

/* DR_FILTER_CH0_H13  */
#define dr_filter_ch0_H13_SLAVE_ADDR	0x38
#define dr_filter_ch0_H13_REG_ADDR	0x84

/* DR_FILTER_CH1_H13  */
#define dr_filter_ch1_H13_SLAVE_ADDR	0x38
#define dr_filter_ch1_H13_REG_ADDR	0x85

/* DR_FILTER_CH2_H13  */
#define dr_filter_ch2_H13_SLAVE_ADDR	0x38
#define dr_filter_ch2_H13_REG_ADDR	0x86

/* DR_PHSEL_C_F_CH0_H13  */
#define dr_phsel_c_f_ch0_H13_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch0_H13_REG_ADDR	0x87

/* DR_PHSEL_C_F_CH1_H13  */
#define dr_phsel_c_f_ch1_H13_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch1_H13_REG_ADDR	0x88

/* DR_PHSEL_C_F_CH2_H13  */
#define dr_phsel_c_f_ch2_H13_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch2_H13_REG_ADDR	0x89

/* DR_PHSEL_EN_CH0_H13  */
#define dr_phsel_en_ch0_H13_SLAVE_ADDR	0x38
#define dr_phsel_en_ch0_H13_REG_ADDR	0x8A

/* DR_PHSEL_EN_CH1_H13  */
#define dr_phsel_en_ch1_H13_SLAVE_ADDR	0x38
#define dr_phsel_en_ch1_H13_REG_ADDR	0x8B

/* DR_PHSEL_EN_CH2_H13  */
#define dr_phsel_en_ch2_H13_SLAVE_ADDR	0x38
#define dr_phsel_en_ch2_H13_REG_ADDR	0x8C

/* DR_MONITOR_UI_EN_CH_H13  */
#define dr_monitor_ui_en_ch_H13_SLAVE_ADDR	0x38
#define dr_monitor_ui_en_ch_H13_REG_ADDR	0x8D

/* DR_PH_C_F_CH0_H13  */
#define dr_ph_c_f_ch0_H13_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch0_H13_REG_ADDR	0x8E

/* DR_PH_C_F_CH1_H13  */
#define dr_ph_c_f_ch1_H13_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch1_H13_REG_ADDR	0x8F

/* DR_PH_C_F_CH2_H13  */
#define dr_ph_c_f_ch2_H13_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch2_H13_REG_ADDR	0x90

/* DR_MONITOR_UI_CH2_H13  */
#define dr_monitor_ui_ch2_H13_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch2_H13_REG_ADDR	0x91

/* DR_MONITOR_UI_CH1_H13  */
#define dr_monitor_ui_ch1_H13_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch1_H13_REG_ADDR	0x92

/* DR_MONITOR_UI_CH0_H13  */
#define dr_monitor_ui_ch0_H13_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch0_H13_REG_ADDR	0x93

/* ADD_DIFF_CH0_H13  */
#define add_diff_ch0_H13_SLAVE_ADDR	0x38
#define add_diff_ch0_H13_REG_ADDR	0x94

/* ADD_DIFF_CH1_H13  */
#define add_diff_ch1_H13_SLAVE_ADDR	0x38
#define add_diff_ch1_H13_REG_ADDR	0x95

/* ADD_DIFF_CH2_H13  */
#define add_diff_ch2_H13_SLAVE_ADDR	0x38
#define add_diff_ch2_H13_REG_ADDR	0x96

/* TOT_SYNC_RECOVER_H13  */
#define tot_sync_recover_H13_SLAVE_ADDR	0x38
#define tot_sync_recover_H13_REG_ADDR	0x97

/* TOT_TMDS_ERROR_H13  */
#define tot_tmds_error_H13_SLAVE_ADDR	0x38
#define tot_tmds_error_H13_REG_ADDR	0x98

/* BERT_RUN_CH_H13  */
#define bert_run_ch_H13_SLAVE_ADDR	0x38
#define bert_run_ch_H13_REG_ADDR	0xA0

/* BERT_CH_SEL_H13  */
#define bert_ch_sel_H13_SLAVE_ADDR	0x38
#define bert_ch_sel_H13_REG_ADDR	0xA1

/* BERT_EX_RUN_H13  */
#define bert_ex_run_H13_SLAVE_ADDR	0x38
#define bert_ex_run_H13_REG_ADDR	0xA2

/* TMDS_DE_RECOVER_H13  */
#define tmds_de_recover_H13_SLAVE_ADDR	0x38
#define tmds_de_recover_H13_REG_ADDR	0xA3

/* TMDS_CLK_INV_H13  */
#define tmds_clk_inv_H13_SLAVE_ADDR	0x38
#define tmds_clk_inv_H13_REG_ADDR	0xA4

/* TMDS_BYPASS_H13  */
#define tmds_bypass_H13_SLAVE_ADDR	0x38
#define tmds_bypass_H13_REG_ADDR	0xA5

/* BIT_ERR_THRES_H13  */
#define bit_err_thres_H13_SLAVE_ADDR	0x38
#define bit_err_thres_H13_REG_ADDR	0xA6

/* BERT_SYNC_DONE_H13  */
#define bert_sync_done_H13_SLAVE_ADDR	0x38
#define bert_sync_done_H13_REG_ADDR	0xA7

/* BERT_INDICATOR_TEST_RES_CH0_H13  */
#define bert_indicator_test_res_ch0_H13_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch0_H13_REG_ADDR	0xA8

/* BERT_INDICATOR_TEST_RES_CH1_H13  */
#define bert_indicator_test_res_ch1_H13_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch1_H13_REG_ADDR	0xA9

/* BERT_INDICATOR_TEST_RES_CH2_H13  */
#define bert_indicator_test_res_ch2_H13_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch2_H13_REG_ADDR	0xAA

/* BERT_NUM_ERR_1_H13  */
#define bert_num_err_1_H13_SLAVE_ADDR	0x38
#define bert_num_err_1_H13_REG_ADDR	0xAB

/* BERT_NUM_ERR_2_H13  */
#define bert_num_err_2_H13_SLAVE_ADDR	0x38
#define bert_num_err_2_H13_REG_ADDR	0xAC


/* END OF ADDR DEFINITION */

typedef struct
{
	UINT8
	pdb_all:1,		// 0,0
	bm_rsvd1:3,
	resetb_all:1,
	b_rsvd1:3;
	
} RESETB_PDB_ALL_H13_T;

typedef struct
{
	UINT8
	pdb_sel:1,		// 0,0
	bm_rsvd1:3,
	reset_sel:1,
	b_rsvd1:3;
	
} RESET_PDB_SEL_H13_T;

typedef struct
{
	UINT8
	cr_pll_pdb:1,		// 0,0
	bm_rsvd1:3,
	cr_pll_resetb:1,
	b_rsvd1:3;
	
} CR_PLL_RESETB_PDB_H13_T;

typedef struct
{
	UINT8
	cr_dig_ldo_pdb:1,		// 0,0
	bm_rsvd1:3,
	cr_ldo_pdb:1,
	b_rsvd1:3;
	
} CR_LDO_PDB_H13_T;

typedef struct
{
	UINT8
	cr_mode_sel_resetb:1,
	b_rsvd1:7;
	
} CR_MODE_SEL_RESETB_H13_T;

typedef struct
{
	UINT8
	eq_pdb:1,		// 0,0
	bm_rsvd1:3,
	eq_resetb:1,
	b_rsvd1:3;
	
} EQ_RESETB_PDB_H13_T;

typedef struct
{
	UINT8
	dr_pdb:1,		// 0,0
	bm_rsvd1:3,
	dr_resetb:1,
	b_rsvd1:3;
	
} DR_RESETB_PDB_H13_T;

typedef struct
{
	UINT8
	dtb_resetb:1,		// 0,0
	bm_rsvd1:3,
	bert_resetb:1,
	b_rsvd1:3;
	
} BERT_DTB_RESETB_H13_T;

typedef struct
{
	UINT8
	aud_pdb:1,		// 0,0
	bm_rsvd1:3,
	aud_resetb:1,
	b_rsvd1:3;
	
} AUD_RSETB_PDB_H13_T;

typedef struct
{
	UINT8
	pix_pdb:1,		// 0,0
	bm_rsvd1:3,
	pix_resetb:1,
	b_rsvd1:3;
	
} PIX_RESETB_PDB_H13_T;

typedef struct
{
	UINT8
	cr_ref_clk_mode:6,
	b_rsvd1:2;
	
} CR_REF_CLK_MODE_1_H13_T;

typedef struct
{
	UINT8
	cr_ref_clk_mode:8;
	
} CR_REF_CLK_MODE_2_H13_T;

typedef struct
{
	UINT8
	cr_test:1,		// 0,0
	bm_rsvd1:3,
	cr_man_run:1,
	b_rsvd1:3;
	
} CR_MAN_RUN_TEST_H13_T;

typedef struct
{
	UINT8
	cr_tmr_scale:2,
	b_rsvd1:6;
	
} CR_TMR_SCALE_H13_T;

typedef struct
{
	UINT8
	cr_icp_adj:3,
	b_rsvd1:5;
	
} CR_ICP_ADJ_H13_T;

typedef struct
{
	UINT8
	cr_kvco_offset:4,
	b_rsvd1:4;
	
} CR_KVCO_OFFSET_H13_T;

typedef struct
{
	UINT8
	cr_pll_man_mode:2,		// 1,0
	bm_rsvd1:2,
	cr_i2c_pll_mode:1,
	b_rsvd1:3;
	
} CR_I2C_PLL_MAN_MODE_H13_T;

typedef struct
{
	UINT8
	cr_i2c_offset:3,		// 2,0
	bm_rsvd1:1,
	cr_i2c_offset_mode:1,
	b_rsvd1:3;
	
} CR_I2C_MODE_OFFSET_H13_T;

typedef struct
{
	UINT8
	cr_vbgr_ctrl:3,
	b_rsvd1:5;
	
} CR_VBGR_CTRL_H13_T;

typedef struct
{
	UINT8
	cr_dig_vbgr_ctrl:3,
	b_rsvd1:5;
	
} CR_DIG_VBGR_CTRL_H13_T;

typedef struct
{
	UINT8
	cr_test_clk_en:1,
	b_rsvd1:7;
	
} CR_TEST_CLK_EN_H13_T;

typedef struct
{
	UINT8
	cr_mhl_man_sel:1,
	b_rsvd1:7;
	
} CR_MHL_MAN_SEL_H13_T;

typedef struct
{
	UINT8
	cr_mhl_man_pp:1,		// 0,0
	bm_rsvd1:3,
	cr_mhl_man_mode:1,
	b_rsvd1:3;
	
} CR_MHL_MAN_MODE_H13_T;

typedef struct
{
	UINT8
	idr_adj:2,
	b_rsvd1:6;
	
} IDR_ADJ_H13_T;

typedef struct
{
	UINT8
	cr_pll_offset:3,		// 2,0
	bm_rsvd1:1,
	cr_pll_mode:2,
	b_rsvd1:2;
	
} CR_PLL_MODE_OFFSET_H13_T;

typedef struct
{
	UINT8
	cr_lt:1,		// 0,0
	bm_rsvd1:3,
	cr_ht:1,
	b_rsvd1:3;
	
} CR_HT_LT_H13_T;

typedef struct
{
	UINT8
	cr_done:1,		// 0,0
	bm_rsvd1:3,
	cr_lock:1,
	b_rsvd1:3;
	
} CR_LOCK_DONE_H13_T;

typedef struct
{
	UINT8
	measure_done_s4:1,		// 0,0
	bm_rsvd1:3,
	tmr_done:1,
	b_rsvd1:3;
	
} TMR_MEASURE_S4_DONE_H13_T;

typedef struct
{
	UINT8
	mode_sel_st:3,
	b_rsvd1:5;
	
} MODE_SEL_ST_H13_T;

typedef struct
{
	UINT8
	tmds_freq:8;
	
} TMDS_FREQ_1_H13_T;

typedef struct
{
	UINT8
	tmds_freq:8;
	
} TMDS_FREQ_2_H13_T;

typedef struct
{
	UINT8
	cr_offset_min:3,		// 2,0
	bm_rsvd1:1,
	cr_offset_max:3,
	b_rsvd1:1;
	
} CR_OFFSET_MAX_MIN_H13_T;

typedef struct
{
	UINT8
	cr_mhl_24bit:1,		// 0,0
	bm_rsvd1:3,
	cr_mhl_pp:1,		// 4,4
	cr_mhl_mode:1,
	b_rsvd1:2;
	
} CR_MHL_MODE_H13_T;

typedef struct
{
	UINT8
	pll_mode_pix:2,		// 1,0
	bm_rsvd1:2,
	pll_mode_dr:2,
	b_rsvd1:2;
	
} PLL_MODE_DR_H13_T;

typedef struct
{
	UINT8
	pix_cp_i:2,
	b_rsvd1:6;
	
} PIX_CP_I_H13_T;

typedef struct
{
	UINT8
	pix_vco_offset:2,
	b_rsvd1:6;
	
} PIX_VCO_OFFSET_H13_T;

typedef struct
{
	UINT8
	pix_pclk_div2:1,		// 0,0
	pix_pclk_div4:1,		// 1,1
	bm_rsvd2:2,
	pix_pclk_2x:1,
	b_rsvd1:3;
	
} PIX_PCLK_H13_T;

typedef struct
{
	UINT8
	pix_man_depth:2,		// 1,0
	bm_rsvd1:2,
	pix_man_depth_sel:1,
	b_rsvd1:3;
	
} PIX_MAN_DEPTH_H13_T;

typedef struct
{
	UINT8
	pix_test_en:1,
	b_rsvd1:7;
	
} PIX_TEST_EN_H13_T;

typedef struct
{
	UINT8
	pix_selected_depth:2,		// 1,0
	bm_rsvd1:2,
	pix_link_depth:2,
	b_rsvd1:2;
	
} PIX_LINK_DEPTH_H13_T;

typedef struct
{
	UINT8
	eq_testen_i2c:1,
	b_rsvd1:7;
	
} EQ_TESTEN_I2C_H13_T;

typedef struct
{
	UINT8
	eq_rs_sel:2,		// 1,0
	bm_rsvd1:2,
	eq_cs_sel:2,
	b_rsvd1:2;
	
} EQ_CS_RS_SEL_H13_T;

typedef struct
{
	UINT8
	eq_freeze_l:1,		// 0,0
	bm_rsvd1:3,
	eq_freeze_h:1,
	b_rsvd1:3;
	
} EQ_FREEZE_H_L_H13_T;

typedef struct
{
	UINT8
	eq_cs:5,
	b_rsvd1:3;
	
} EQ_CS_H13_T;

typedef struct
{
	UINT8
	eq_rs:5,
	b_rsvd1:3;
	
} EQ_RS_H13_T;

typedef struct
{
	UINT8
	eq_thr_h:8;
	
} EQ_THR_H_H13_T;

typedef struct
{
	UINT8
	eq_thr_l:8;
	
} EQ_THR_L_H13_T;

typedef struct
{
	UINT8
	eq_tot_h:8;
	
} EQ_TOT_H_H13_T;

typedef struct
{
	UINT8
	eq_tot_l:8;
	
} EQ_TOT_L_H13_T;

typedef struct
{
	UINT8
	eq_ictl:3,		// 2,0
	bm_rsvd1:1,
	eq_igmc:3,
	b_rsvd1:1;
	
} EQ_IGMC_ICTL_H13_T;

typedef struct
{
	UINT8
	eq_cidiv:2,		// 1,0
	bm_rsvd1:2,
	eq_hldiv:2,
	b_rsvd1:2;
	
} EQ_HLDIV_CIDIV_H13_T;

typedef struct
{
	UINT8
	eq_start_frz:8;
	
} EQ_START_FRZ_H13_T;

typedef struct
{
	UINT8
	eq_avg_width:2,		// 1,0
	bm_rsvd1:2,
	eq_af_en:1,
	b_rsvd1:3;
	
} EQ_AF_EN_AVG_WIDTH_H13_T;

typedef struct
{
	UINT8
	eq_offset_l:3,		// 2,0
	bm_rsvd1:1,
	eq_offset_h:3,
	b_rsvd1:1;
	
} EQ_OFFSET_H_L_H13_T;

typedef struct
{
	UINT8
	eq_cmpe:3,		// 2,0
	bm_rsvd1:1,
	eq_cmpc:3,
	b_rsvd1:1;
	
} EQ_CMPC_CMPE_H13_T;

typedef struct
{
	UINT8
	eq_m_cs:5,
	b_rsvd1:3;
	
} EQ_M_CS_H13_T;

typedef struct
{
	UINT8
	eq_m_rs:5,
	b_rsvd1:3;
	
} EQ_M_RS_H13_T;

typedef struct
{
	UINT8
	eq_freeze_fh:1,
	b_rsvd1:7;
	
} EQ_FREEZE_FH_H13_T;

typedef struct
{
	UINT8
	eq_freeze_fl:1,
	b_rsvd1:7;
	
} EQ_FREEZE_FL_H13_T;

typedef struct
{
	UINT8
	eq_freeze_flag:1,
	b_rsvd1:7;
	
} EQ_FREEZE_FLAG_H13_T;

typedef struct
{
	UINT8
	odt_ctrl:2,
	b_rsvd1:6;
	
} ODT_CTRL_H13_T;

typedef struct
{
	UINT8
	eq_analog_pdb:1,
	b_rsvd1:7;
	
} EQ_ANALOG_PDB_H13_T;

typedef struct
{
	UINT8
	eq_mhl_mode:1,
	b_rsvd1:7;
	
} EQ_MHL_MODE_H13_T;

typedef struct
{
	UINT8
	eq_mhl_sel:1,		// 0,0
	bm_rsvd1:3,
	eq_manual_mhl:1,
	b_rsvd1:3;
	
} EQ_MANUAL_MHL_H13_T;

typedef struct
{
	UINT8
	eq_pdb_sel:1,		// 0,0
	bm_rsvd1:3,
	eq_manual_pdb:1,
	b_rsvd1:3;
	
} EQ_MANUAL_PDB_H13_T;

typedef struct
{
	UINT8
	eq_cs_semi_00:5,
	b_rsvd1:3;
	
} EQ_CS_SEMI_00_H13_T;

typedef struct
{
	UINT8
	eq_cs_semi_01:5,
	b_rsvd1:3;
	
} EQ_CS_SEMI_01_H13_T;

typedef struct
{
	UINT8
	eq_cs_semi_10:5,
	b_rsvd1:3;
	
} EQ_CS_SEMI_10_H13_T;

typedef struct
{
	UINT8
	eq_cs_semi_11:5,
	b_rsvd1:3;
	
} EQ_CS_SEMI_11_H13_T;

typedef struct
{
	UINT8
	eq_rs_semi_00:5,
	b_rsvd1:3;
	
} EQ_RS_SEMI_00_H13_T;

typedef struct
{
	UINT8
	eq_rs_semi_01:5,
	b_rsvd1:3;
	
} EQ_RS_SEMI_01_H13_T;

typedef struct
{
	UINT8
	eq_rs_semi_10:5,
	b_rsvd1:3;
	
} EQ_RS_SEMI_10_H13_T;

typedef struct
{
	UINT8
	eq_rs_semi_11:5,
	b_rsvd1:3;
	
} EQ_RS_SEMI_11_H13_T;

typedef struct
{
	UINT8
	eq_ck_mode_sel:1,		// 0,0
	bm_rsvd1:3,
	eq_manual_ck_mode:2,
	b_rsvd1:2;
	
} EQ_MANUAL_CK_MODE_H13_T;

typedef struct
{
	UINT8
	eq_cont_track:1,
	b_rsvd1:7;
	
} EQ_CONT_TRACK_H13_T;

typedef struct
{
	UINT8
	eq_filter:5,
	b_rsvd1:3;
	
} EQ_FILTER_H13_T;

typedef struct
{
	UINT8
	eq_avg_start:8;
	
} EQ_AVG_START_H13_T;

typedef struct
{
	UINT8
	eq_eval_time:8;
	
} EQ_EVAL_TIME_H13_T;

typedef struct
{
	UINT8
	eq_cs_limit_m0:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M0_H13_T;

typedef struct
{
	UINT8
	eq_cs_limit_m1:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M1_H13_T;

typedef struct
{
	UINT8
	eq_cs_limit_m2:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M2_H13_T;

typedef struct
{
	UINT8
	eq_cs_limit_m3:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M3_H13_T;

typedef struct
{
	UINT8
	eq_cnt_diff:5,
	b_rsvd1:3;
	
} EQ_CNT_DIFF_H13_T;

typedef struct
{
	UINT8
	eq_frz:1,
	b_rsvd1:7;
	
} EQ_FRZ_H13_T;

typedef struct
{
	UINT8
	eq_cs_out:5,
	b_rsvd1:3;
	
} EQ_CS_OUT_H13_T;

typedef struct
{
	UINT8
	eq_cs_min:5,
	b_rsvd1:3;
	
} EQ_CS_MIN_H13_T;

typedef struct
{
	UINT8
	eq_cs_max:5,
	b_rsvd1:3;
	
} EQ_CS_MAX_H13_T;

typedef struct
{
	UINT8
	dr_clk_inv_ch0:1,		// 0,0
	dr_clk_inv_ch1:1,		// 1,1
	dr_clk_inv_ch2:1,
	b_rsvd1:5;
	
} DR_CLK_INV_CH_H13_T;

typedef struct
{
	UINT8
	dr_man_mode:2,		// 1,0
	bm_rsvd1:2,
	dr_man_mod_sel:1,
	b_rsvd1:3;
	
} DR_MAN_MOD_SEL_H13_T;

typedef struct
{
	UINT8
	dr_mode:1,
	b_rsvd1:7;
	
} DR_MODE_H13_T;

typedef struct
{
	UINT8
	dr_n1:3,
	b_rsvd1:5;
	
} DR_N1_H13_T;

typedef struct
{
	UINT8
	dr_filter_ch0:6,
	b_rsvd1:2;
	
} DR_FILTER_CH0_H13_T;

typedef struct
{
	UINT8
	dr_filter_ch1:6,
	b_rsvd1:2;
	
} DR_FILTER_CH1_H13_T;

typedef struct
{
	UINT8
	dr_filter_ch2:6,
	b_rsvd1:2;
	
} DR_FILTER_CH2_H13_T;

typedef struct
{
	UINT8
	dr_phsel_f_ch0:4,		// 3,0
	dr_phsel_c_ch0:4;
	
} DR_PHSEL_C_F_CH0_H13_T;

typedef struct
{
	UINT8
	dr_phsel_f_ch1:4,		// 3,0
	dr_phsel_c_ch1:4;
	
} DR_PHSEL_C_F_CH1_H13_T;

typedef struct
{
	UINT8
	dr_phsel_f_ch2:4,		// 3,0
	dr_phsel_c_ch2:4;
	
} DR_PHSEL_C_F_CH2_H13_T;

typedef struct
{
	UINT8
	dr_phsel_en_ch0:2,
	b_rsvd1:6;
	
} DR_PHSEL_EN_CH0_H13_T;

typedef struct
{
	UINT8
	dr_phsel_en_ch1:2,
	b_rsvd1:6;
	
} DR_PHSEL_EN_CH1_H13_T;

typedef struct
{
	UINT8
	dr_phsel_en_ch2:2,
	b_rsvd1:6;
	
} DR_PHSEL_EN_CH2_H13_T;

typedef struct
{
	UINT8
	dr_monitor_ui_en_ch0:1,		// 0,0
	dr_monitor_ui_en_ch1:1,		// 1,1
	dr_monitor_ui_en_ch2:1,
	b_rsvd1:5;
	
} DR_MONITOR_UI_EN_CH_H13_T;

typedef struct
{
	UINT8
	dr_ph_f_ch0:4,		// 3,0
	dr_ph_c_ch0:4;
	
} DR_PH_C_F_CH0_H13_T;

typedef struct
{
	UINT8
	dr_ph_f_ch1:4,		// 3,0
	dr_ph_c_ch1:4;
	
} DR_PH_C_F_CH1_H13_T;

typedef struct
{
	UINT8
	dr_ph_f_ch2:4,		// 3,0
	dr_ph_c_ch2:4;
	
} DR_PH_C_F_CH2_H13_T;

typedef struct
{
	UINT8
	dr_monitor_ui_ch2:8;
	
} DR_MONITOR_UI_CH2_H13_T;

typedef struct
{
	UINT8
	dr_monitor_ui_ch1:8;
	
} DR_MONITOR_UI_CH1_H13_T;

typedef struct
{
	UINT8
	dr_monitor_ui_ch0:8;
	
} DR_MONITOR_UI_CH0_H13_T;

typedef struct
{
	UINT8
	add_diff_ch0:5,
	b_rsvd1:3;
	
} ADD_DIFF_CH0_H13_T;

typedef struct
{
	UINT8
	add_diff_ch1:5,
	b_rsvd1:3;
	
} ADD_DIFF_CH1_H13_T;

typedef struct
{
	UINT8
	add_diff_ch2:5,
	b_rsvd1:3;
	
} ADD_DIFF_CH2_H13_T;

typedef struct
{
	UINT8
	tot_sync_recover:8;
	
} TOT_SYNC_RECOVER_H13_T;

typedef struct
{
	UINT8
	tot_tmds_error:8;
	
} TOT_TMDS_ERROR_H13_T;

typedef struct
{
	UINT8
	bert_run_ch0:1,		// 0,0
	bert_run_ch1:1,		// 1,1
	bert_run_ch2:1,
	b_rsvd1:5;
	
} BERT_RUN_CH_H13_T;

typedef struct
{
	UINT8
	bert_ch_sel:2,
	b_rsvd1:6;
	
} BERT_CH_SEL_H13_T;

typedef struct
{
	UINT8
	bert_ex_run:1,
	b_rsvd1:7;
	
} BERT_EX_RUN_H13_T;

typedef struct
{
	UINT8
	tmds_de_recover:1,
	b_rsvd1:7;
	
} TMDS_DE_RECOVER_H13_T;

typedef struct
{
	UINT8
	tmds_clk_inv:1,
	b_rsvd1:7;
	
} TMDS_CLK_INV_H13_T;

typedef struct
{
	UINT8
	tmds_bypass:1,
	b_rsvd1:7;
	
} TMDS_BYPASS_H13_T;

typedef struct
{
	UINT8
	err_thres:2,		// 1,0
	bm_rsvd1:2,
	bit_thres:2,
	b_rsvd1:2;
	
} BIT_ERR_THRES_H13_T;

typedef struct
{
	UINT8
	bert_sync_done:3,
	b_rsvd1:5;
	
} BERT_SYNC_DONE_H13_T;

typedef struct
{
	UINT8
	bert_test_res_ch0:2,		// 1,0
	bm_rsvd1:2,
	bert_indicator_ch0:2,
	b_rsvd1:2;
	
} BERT_INDICATOR_TEST_RES_CH0_H13_T;

typedef struct
{
	UINT8
	bert_test_res_ch1:2,		// 1,0
	bm_rsvd1:2,
	bert_indicator_ch1:2,
	b_rsvd1:2;
	
} BERT_INDICATOR_TEST_RES_CH1_H13_T;

typedef struct
{
	UINT8
	bert_test_res_ch2:2,		// 1,0
	bm_rsvd1:2,
	bert_indicator_ch2:2,
	b_rsvd1:2;
	
} BERT_INDICATOR_TEST_RES_CH2_H13_T;

typedef struct
{
	UINT8
	bert_num_err:8;
	
} BERT_NUM_ERR_1_H13_T;

typedef struct
{
	UINT8
	bert_num_err:8;
	
} BERT_NUM_ERR_2_H13_T;


typedef struct {
	RESETB_PDB_ALL_H13_T			resetb_pdb_all;	 // slave/reg addr = 0x38/0x01
	RESET_PDB_SEL_H13_T			reset_pdb_sel;	 // slave/reg addr = 0x38/0x02
	CR_PLL_RESETB_PDB_H13_T			cr_pll_resetb_pdb;	 // slave/reg addr = 0x38/0x03
	CR_LDO_PDB_H13_T			cr_ldo_pdb;	 // slave/reg addr = 0x38/0x04
	CR_MODE_SEL_RESETB_H13_T			cr_mode_sel_resetb;	 // slave/reg addr = 0x38/0x05
	EQ_RESETB_PDB_H13_T			eq_resetb_pdb;	 // slave/reg addr = 0x38/0x06
	DR_RESETB_PDB_H13_T			dr_resetb_pdb;	 // slave/reg addr = 0x38/0x07
	BERT_DTB_RESETB_H13_T			bert_dtb_resetb;	 // slave/reg addr = 0x38/0x08
	AUD_RSETB_PDB_H13_T			aud_rsetb_pdb;	 // slave/reg addr = 0x38/0x09
	PIX_RESETB_PDB_H13_T			pix_resetb_pdb;	 // slave/reg addr = 0x38/0x0A
	CR_REF_CLK_MODE_1_H13_T			cr_ref_clk_mode_1;	 // slave/reg addr = 0x38/0x10
	CR_REF_CLK_MODE_2_H13_T			cr_ref_clk_mode_2;	 // slave/reg addr = 0x38/0x11
	CR_MAN_RUN_TEST_H13_T			cr_man_run_test;	 // slave/reg addr = 0x38/0x12
	CR_TMR_SCALE_H13_T			cr_tmr_scale;	 // slave/reg addr = 0x38/0x13
	CR_ICP_ADJ_H13_T			cr_icp_adj;	 // slave/reg addr = 0x38/0x14
	CR_KVCO_OFFSET_H13_T			cr_kvco_offset;	 // slave/reg addr = 0x38/0x15
	CR_I2C_PLL_MAN_MODE_H13_T			cr_i2c_pll_man_mode;	 // slave/reg addr = 0x38/0x16
	CR_I2C_MODE_OFFSET_H13_T			cr_i2c_mode_offset;	 // slave/reg addr = 0x38/0x17
	CR_VBGR_CTRL_H13_T			cr_vbgr_ctrl;	 // slave/reg addr = 0x38/0x18
	CR_DIG_VBGR_CTRL_H13_T			cr_dig_vbgr_ctrl;	 // slave/reg addr = 0x38/0x19
	CR_TEST_CLK_EN_H13_T			cr_test_clk_en;	 // slave/reg addr = 0x38/0x1A
	CR_MHL_MAN_SEL_H13_T			cr_mhl_man_sel;	 // slave/reg addr = 0x38/0x1B
	CR_MHL_MAN_MODE_H13_T			cr_mhl_man_mode;	 // slave/reg addr = 0x38/0x1C
	IDR_ADJ_H13_T			idr_adj;	 // slave/reg addr = 0x38/0x1D
	CR_PLL_MODE_OFFSET_H13_T			cr_pll_mode_offset;	 // slave/reg addr = 0x38/0x1E
	CR_HT_LT_H13_T			cr_ht_lt;	 // slave/reg addr = 0x38/0x1F
	CR_LOCK_DONE_H13_T			cr_lock_done;	 // slave/reg addr = 0x38/0x20
	TMR_MEASURE_S4_DONE_H13_T			tmr_measure_s4_done;	 // slave/reg addr = 0x38/0x21
	MODE_SEL_ST_H13_T			mode_sel_st;	 // slave/reg addr = 0x38/0x22
	TMDS_FREQ_1_H13_T			tmds_freq_1;	 // slave/reg addr = 0x38/0x23
	TMDS_FREQ_2_H13_T			tmds_freq_2;	 // slave/reg addr = 0x38/0x24
	CR_OFFSET_MAX_MIN_H13_T			cr_offset_max_min;	 // slave/reg addr = 0x38/0x25
	CR_MHL_MODE_H13_T			cr_mhl_mode;	 // slave/reg addr = 0x38/0x26
	PLL_MODE_DR_H13_T			pll_mode_dr;	 // slave/reg addr = 0x38/0x27
	PIX_CP_I_H13_T			pix_cp_i;	 // slave/reg addr = 0x38/0x30
	PIX_VCO_OFFSET_H13_T			pix_vco_offset;	 // slave/reg addr = 0x38/0x31
	PIX_PCLK_H13_T			pix_pclk;	 // slave/reg addr = 0x38/0x32
	PIX_MAN_DEPTH_H13_T			pix_man_depth;	 // slave/reg addr = 0x38/0x33
	PIX_TEST_EN_H13_T			pix_test_en;	 // slave/reg addr = 0x38/0x34
	PIX_LINK_DEPTH_H13_T			pix_link_depth;	 // slave/reg addr = 0x38/0x35
	EQ_TESTEN_I2C_H13_T			eq_testen_i2c;	 // slave/reg addr = 0x38/0x40
	EQ_CS_RS_SEL_H13_T			eq_cs_rs_sel;	 // slave/reg addr = 0x38/0x41
	EQ_FREEZE_H_L_H13_T			eq_freeze_h_l;	 // slave/reg addr = 0x38/0x42
	EQ_CS_H13_T			eq_cs;	 // slave/reg addr = 0x38/0x43
	EQ_RS_H13_T			eq_rs;	 // slave/reg addr = 0x38/0x44
	EQ_THR_H_H13_T			eq_thr_h;	 // slave/reg addr = 0x38/0x45
	EQ_THR_L_H13_T			eq_thr_l;	 // slave/reg addr = 0x38/0x46
	EQ_TOT_H_H13_T			eq_tot_h;	 // slave/reg addr = 0x38/0x47
	EQ_TOT_L_H13_T			eq_tot_l;	 // slave/reg addr = 0x38/0x48
	EQ_IGMC_ICTL_H13_T			eq_igmc_ictl;	 // slave/reg addr = 0x38/0x49
	EQ_HLDIV_CIDIV_H13_T			eq_hldiv_cidiv;	 // slave/reg addr = 0x38/0x4A
	EQ_START_FRZ_H13_T			eq_start_frz;	 // slave/reg addr = 0x38/0x4B
	EQ_AF_EN_AVG_WIDTH_H13_T			eq_af_en_avg_width;	 // slave/reg addr = 0x38/0x4C
	EQ_OFFSET_H_L_H13_T			eq_offset_h_l;	 // slave/reg addr = 0x38/0x4D
	EQ_CMPC_CMPE_H13_T			eq_cmpc_cmpe;	 // slave/reg addr = 0x38/0x4E
	EQ_M_CS_H13_T			eq_m_cs;	 // slave/reg addr = 0x38/0x4F
	EQ_M_RS_H13_T			eq_m_rs;	 // slave/reg addr = 0x38/0x50
	EQ_FREEZE_FH_H13_T			eq_freeze_fh;	 // slave/reg addr = 0x38/0x51
	EQ_FREEZE_FL_H13_T			eq_freeze_fl;	 // slave/reg addr = 0x38/0x52
	EQ_FREEZE_FLAG_H13_T			eq_freeze_flag;	 // slave/reg addr = 0x38/0x53
	ODT_CTRL_H13_T			odt_ctrl;	 // slave/reg addr = 0x38/0x54
	EQ_ANALOG_PDB_H13_T			eq_analog_pdb;	 // slave/reg addr = 0x38/0x55
	EQ_MHL_MODE_H13_T			eq_mhl_mode;	 // slave/reg addr = 0x38/0x56
	EQ_MANUAL_MHL_H13_T			eq_manual_mhl;	 // slave/reg addr = 0x38/0x57
	EQ_MANUAL_PDB_H13_T			eq_manual_pdb;	 // slave/reg addr = 0x38/0x58
	EQ_CS_SEMI_00_H13_T			eq_cs_semi_00;	 // slave/reg addr = 0x38/0x59
	EQ_CS_SEMI_01_H13_T			eq_cs_semi_01;	 // slave/reg addr = 0x38/0x5A
	EQ_CS_SEMI_10_H13_T			eq_cs_semi_10;	 // slave/reg addr = 0x38/0x5B
	EQ_CS_SEMI_11_H13_T			eq_cs_semi_11;	 // slave/reg addr = 0x38/0x5C
	EQ_RS_SEMI_00_H13_T			eq_rs_semi_00;	 // slave/reg addr = 0x38/0x5D
	EQ_RS_SEMI_01_H13_T			eq_rs_semi_01;	 // slave/reg addr = 0x38/0x5E
	EQ_RS_SEMI_10_H13_T			eq_rs_semi_10;	 // slave/reg addr = 0x38/0x5F
	EQ_RS_SEMI_11_H13_T			eq_rs_semi_11;	 // slave/reg addr = 0x38/0x60
	EQ_MANUAL_CK_MODE_H13_T			eq_manual_ck_mode;	 // slave/reg addr = 0x38/0x61
	EQ_CONT_TRACK_H13_T			eq_cont_track;	 // slave/reg addr = 0x38/0x70
	EQ_FILTER_H13_T			eq_filter;	 // slave/reg addr = 0x38/0x71
	EQ_AVG_START_H13_T			eq_avg_start;	 // slave/reg addr = 0x38/0x72
	EQ_EVAL_TIME_H13_T			eq_eval_time;	 // slave/reg addr = 0x38/0x73
	EQ_CS_LIMIT_M0_H13_T			eq_cs_limit_m0;	 // slave/reg addr = 0x38/0x74
	EQ_CS_LIMIT_M1_H13_T			eq_cs_limit_m1;	 // slave/reg addr = 0x38/0x75
	EQ_CS_LIMIT_M2_H13_T			eq_cs_limit_m2;	 // slave/reg addr = 0x38/0x76
	EQ_CS_LIMIT_M3_H13_T			eq_cs_limit_m3;	 // slave/reg addr = 0x38/0x77
	EQ_CNT_DIFF_H13_T			eq_cnt_diff;	 // slave/reg addr = 0x38/0x78
	EQ_FRZ_H13_T			eq_frz;	 // slave/reg addr = 0x38/0x79
	EQ_CS_OUT_H13_T			eq_cs_out;	 // slave/reg addr = 0x38/0x7A
	EQ_CS_MIN_H13_T			eq_cs_min;	 // slave/reg addr = 0x38/0x7B
	EQ_CS_MAX_H13_T			eq_cs_max;	 // slave/reg addr = 0x38/0x7C
	DR_CLK_INV_CH_H13_T			dr_clk_inv_ch;	 // slave/reg addr = 0x38/0x80
	DR_MAN_MOD_SEL_H13_T			dr_man_mod_sel;	 // slave/reg addr = 0x38/0x81
	DR_MODE_H13_T			dr_mode;	 // slave/reg addr = 0x38/0x82
	DR_N1_H13_T			dr_n1;	 // slave/reg addr = 0x38/0x83
	DR_FILTER_CH0_H13_T			dr_filter_ch0;	 // slave/reg addr = 0x38/0x84
	DR_FILTER_CH1_H13_T			dr_filter_ch1;	 // slave/reg addr = 0x38/0x85
	DR_FILTER_CH2_H13_T			dr_filter_ch2;	 // slave/reg addr = 0x38/0x86
	DR_PHSEL_C_F_CH0_H13_T			dr_phsel_c_f_ch0;	 // slave/reg addr = 0x38/0x87
	DR_PHSEL_C_F_CH1_H13_T			dr_phsel_c_f_ch1;	 // slave/reg addr = 0x38/0x88
	DR_PHSEL_C_F_CH2_H13_T			dr_phsel_c_f_ch2;	 // slave/reg addr = 0x38/0x89
	DR_PHSEL_EN_CH0_H13_T			dr_phsel_en_ch0;	 // slave/reg addr = 0x38/0x8A
	DR_PHSEL_EN_CH1_H13_T			dr_phsel_en_ch1;	 // slave/reg addr = 0x38/0x8B
	DR_PHSEL_EN_CH2_H13_T			dr_phsel_en_ch2;	 // slave/reg addr = 0x38/0x8C
	DR_MONITOR_UI_EN_CH_H13_T			dr_monitor_ui_en_ch;	 // slave/reg addr = 0x38/0x8D
	DR_PH_C_F_CH0_H13_T			dr_ph_c_f_ch0;	 // slave/reg addr = 0x38/0x8E
	DR_PH_C_F_CH1_H13_T			dr_ph_c_f_ch1;	 // slave/reg addr = 0x38/0x8F
	DR_PH_C_F_CH2_H13_T			dr_ph_c_f_ch2;	 // slave/reg addr = 0x38/0x90
	DR_MONITOR_UI_CH2_H13_T			dr_monitor_ui_ch2;	 // slave/reg addr = 0x38/0x91
	DR_MONITOR_UI_CH1_H13_T			dr_monitor_ui_ch1;	 // slave/reg addr = 0x38/0x92
	DR_MONITOR_UI_CH0_H13_T			dr_monitor_ui_ch0;	 // slave/reg addr = 0x38/0x93
	ADD_DIFF_CH0_H13_T			add_diff_ch0;	 // slave/reg addr = 0x38/0x94
	ADD_DIFF_CH1_H13_T			add_diff_ch1;	 // slave/reg addr = 0x38/0x95
	ADD_DIFF_CH2_H13_T			add_diff_ch2;	 // slave/reg addr = 0x38/0x96
	TOT_SYNC_RECOVER_H13_T			tot_sync_recover;	 // slave/reg addr = 0x38/0x97
	TOT_TMDS_ERROR_H13_T			tot_tmds_error;	 // slave/reg addr = 0x38/0x98
	BERT_RUN_CH_H13_T			bert_run_ch;	 // slave/reg addr = 0x38/0xA0
	BERT_CH_SEL_H13_T			bert_ch_sel;	 // slave/reg addr = 0x38/0xA1
	BERT_EX_RUN_H13_T			bert_ex_run;	 // slave/reg addr = 0x38/0xA2
	TMDS_DE_RECOVER_H13_T			tmds_de_recover;	 // slave/reg addr = 0x38/0xA3
	TMDS_CLK_INV_H13_T			tmds_clk_inv;	 // slave/reg addr = 0x38/0xA4
	TMDS_BYPASS_H13_T			tmds_bypass;	 // slave/reg addr = 0x38/0xA5
	BIT_ERR_THRES_H13_T			bit_err_thres;	 // slave/reg addr = 0x38/0xA6
	BERT_SYNC_DONE_H13_T			bert_sync_done;	 // slave/reg addr = 0x38/0xA7
	BERT_INDICATOR_TEST_RES_CH0_H13_T			bert_indicator_test_res_ch0;	 // slave/reg addr = 0x38/0xA8
	BERT_INDICATOR_TEST_RES_CH1_H13_T			bert_indicator_test_res_ch1;	 // slave/reg addr = 0x38/0xA9
	BERT_INDICATOR_TEST_RES_CH2_H13_T			bert_indicator_test_res_ch2;	 // slave/reg addr = 0x38/0xAA
	BERT_NUM_ERR_1_H13_T			bert_num_err_1;	 // slave/reg addr = 0x38/0xAB
	BERT_NUM_ERR_2_H13_T			bert_num_err_2;	 // slave/reg addr = 0x38/0xAC
} PHY_REG_H13_T;