$date
	Fri Feb 13 00:04:44 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! rdata2_tb [31:0] $end
$var wire 32 " rdata1_tb [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd_addr_tb [4:0] $end
$var reg 5 % rs1_addr_tb [4:0] $end
$var reg 5 & rs2_addr_tb [4:0] $end
$var reg 1 ' rst_n_tb $end
$var reg 32 ( wdata_tb [31:0] $end
$var reg 1 ) we_tb $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 * rd_addr [4:0] $end
$var wire 5 + rs1_addr [4:0] $end
$var wire 5 , rs2_addr [4:0] $end
$var wire 1 ' rst_n $end
$var wire 32 - wdata [31:0] $end
$var wire 1 ) we $end
$var wire 32 . rdata2 [31:0] $end
$var wire 32 / rdata1 [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
0'
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 0
1#
#10000
0#
1'
#15000
1#
#20000
0#
#25000
b10101101110010111110110010101111 (
b10101101110010111110110010101111 -
b1 $
b1 *
1)
1#
#30000
0#
#35000
b10101101110010111110110010101111 "
b10101101110010111110110010101111 /
b1 %
b1 +
0)
1#
#40000
0#
#45000
b11111111111111111111111111111111 (
b11111111111111111111111111111111 -
b0 $
b0 *
1)
1#
#50000
0#
#55000
b0 "
b0 /
b0 %
b0 +
0)
1#
#60000
0#
#65000
b11111101101011001011110110101100 (
b11111101101011001011110110101100 -
b10 $
b10 *
1)
1#
#70000
0#
#75000
b11111101101011001011110110101100 !
b11111101101011001011110110101100 .
b10101101110010111110110010101111 "
b10101101110010111110110010101111 /
b10 &
b10 ,
b1 %
b1 +
0)
1#
#80000
0#
#85000
1#
