|mipsPipe_line


|mipsPipe_line|stageF:InsFetch
clk => textMIPS:map_textMIPS.clock
clk => pc:map_pc.clk
PCSrcF[0] => Mux8.IN2
PCSrcF[0] => Mux7.IN2
PCSrcF[0] => Mux6.IN2
PCSrcF[0] => Mux5.IN2
PCSrcF[0] => Mux4.IN2
PCSrcF[0] => Mux3.IN2
PCSrcF[0] => Mux2.IN5
PCSrcF[0] => Mux1.IN2
PCSrcF[0] => Mux0.IN2
PCSrcF[1] => Mux8.IN1
PCSrcF[1] => Mux7.IN1
PCSrcF[1] => Mux6.IN1
PCSrcF[1] => Mux5.IN1
PCSrcF[1] => Mux4.IN1
PCSrcF[1] => Mux3.IN1
PCSrcF[1] => Mux2.IN4
PCSrcF[1] => Mux1.IN1
PCSrcF[1] => Mux0.IN1
StallF => pc:map_pc.wren
PCJumpF[0] => Mux8.IN3
PCJumpF[1] => Mux7.IN3
PCJumpF[2] => Mux6.IN3
PCJumpF[3] => Mux5.IN3
PCJumpF[4] => Mux4.IN3
PCJumpF[5] => Mux3.IN3
PCJumpF[6] => Mux1.IN3
PCJumpF[7] => Mux0.IN3
PCJumpF[8] => ~NO_FANOUT~
PCJumpF[9] => ~NO_FANOUT~
PCJumpF[10] => ~NO_FANOUT~
PCJumpF[11] => ~NO_FANOUT~
PCJumpF[12] => ~NO_FANOUT~
PCJumpF[13] => ~NO_FANOUT~
PCJumpF[14] => ~NO_FANOUT~
PCJumpF[15] => ~NO_FANOUT~
PCJumpF[16] => ~NO_FANOUT~
PCJumpF[17] => ~NO_FANOUT~
PCJumpF[18] => ~NO_FANOUT~
PCJumpF[19] => ~NO_FANOUT~
PCJumpF[20] => ~NO_FANOUT~
PCJumpF[21] => ~NO_FANOUT~
PCJumpF[22] => ~NO_FANOUT~
PCJumpF[23] => ~NO_FANOUT~
PCJumpF[24] => ~NO_FANOUT~
PCJumpF[25] => ~NO_FANOUT~
PCJumpF[26] => ~NO_FANOUT~
PCJumpF[27] => ~NO_FANOUT~
PCJumpF[28] => ~NO_FANOUT~
PCJumpF[29] => ~NO_FANOUT~
PCJumpF[30] => ~NO_FANOUT~
PCJumpF[31] => ~NO_FANOUT~
PCBranchF[0] => Mux8.IN4
PCBranchF[1] => Mux7.IN4
PCBranchF[2] => Mux6.IN4
PCBranchF[3] => Mux5.IN4
PCBranchF[4] => Mux4.IN4
PCBranchF[5] => Mux3.IN4
PCBranchF[6] => Mux1.IN4
PCBranchF[7] => Mux0.IN4
PCBranchF[8] => ~NO_FANOUT~
PCBranchF[9] => ~NO_FANOUT~
PCBranchF[10] => ~NO_FANOUT~
PCBranchF[11] => ~NO_FANOUT~
PCBranchF[12] => ~NO_FANOUT~
PCBranchF[13] => ~NO_FANOUT~
PCBranchF[14] => ~NO_FANOUT~
PCBranchF[15] => ~NO_FANOUT~
PCBranchF[16] => ~NO_FANOUT~
PCBranchF[17] => ~NO_FANOUT~
PCBranchF[18] => ~NO_FANOUT~
PCBranchF[19] => ~NO_FANOUT~
PCBranchF[20] => ~NO_FANOUT~
PCBranchF[21] => ~NO_FANOUT~
PCBranchF[22] => ~NO_FANOUT~
PCBranchF[23] => ~NO_FANOUT~
PCBranchF[24] => ~NO_FANOUT~
PCBranchF[25] => ~NO_FANOUT~
PCBranchF[26] => ~NO_FANOUT~
PCBranchF[27] => ~NO_FANOUT~
PCBranchF[28] => ~NO_FANOUT~
PCBranchF[29] => ~NO_FANOUT~
PCBranchF[30] => ~NO_FANOUT~
PCBranchF[31] => ~NO_FANOUT~
PCPlus4F[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4F[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
InstrF[0] <= textMIPS:map_textMIPS.q[0]
InstrF[1] <= textMIPS:map_textMIPS.q[1]
InstrF[2] <= textMIPS:map_textMIPS.q[2]
InstrF[3] <= textMIPS:map_textMIPS.q[3]
InstrF[4] <= textMIPS:map_textMIPS.q[4]
InstrF[5] <= textMIPS:map_textMIPS.q[5]
InstrF[6] <= textMIPS:map_textMIPS.q[6]
InstrF[7] <= textMIPS:map_textMIPS.q[7]
InstrF[8] <= textMIPS:map_textMIPS.q[8]
InstrF[9] <= textMIPS:map_textMIPS.q[9]
InstrF[10] <= textMIPS:map_textMIPS.q[10]
InstrF[11] <= textMIPS:map_textMIPS.q[11]
InstrF[12] <= textMIPS:map_textMIPS.q[12]
InstrF[13] <= textMIPS:map_textMIPS.q[13]
InstrF[14] <= textMIPS:map_textMIPS.q[14]
InstrF[15] <= textMIPS:map_textMIPS.q[15]
InstrF[16] <= textMIPS:map_textMIPS.q[16]
InstrF[17] <= textMIPS:map_textMIPS.q[17]
InstrF[18] <= textMIPS:map_textMIPS.q[18]
InstrF[19] <= textMIPS:map_textMIPS.q[19]
InstrF[20] <= textMIPS:map_textMIPS.q[20]
InstrF[21] <= textMIPS:map_textMIPS.q[21]
InstrF[22] <= textMIPS:map_textMIPS.q[22]
InstrF[23] <= textMIPS:map_textMIPS.q[23]
InstrF[24] <= textMIPS:map_textMIPS.q[24]
InstrF[25] <= textMIPS:map_textMIPS.q[25]
InstrF[26] <= textMIPS:map_textMIPS.q[26]
InstrF[27] <= textMIPS:map_textMIPS.q[27]
InstrF[28] <= textMIPS:map_textMIPS.q[28]
InstrF[29] <= textMIPS:map_textMIPS.q[29]
InstrF[30] <= textMIPS:map_textMIPS.q[30]
InstrF[31] <= textMIPS:map_textMIPS.q[31]


|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component
wren_a => altsyncram_v2d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v2d1:auto_generated.data_a[0]
data_a[1] => altsyncram_v2d1:auto_generated.data_a[1]
data_a[2] => altsyncram_v2d1:auto_generated.data_a[2]
data_a[3] => altsyncram_v2d1:auto_generated.data_a[3]
data_a[4] => altsyncram_v2d1:auto_generated.data_a[4]
data_a[5] => altsyncram_v2d1:auto_generated.data_a[5]
data_a[6] => altsyncram_v2d1:auto_generated.data_a[6]
data_a[7] => altsyncram_v2d1:auto_generated.data_a[7]
data_a[8] => altsyncram_v2d1:auto_generated.data_a[8]
data_a[9] => altsyncram_v2d1:auto_generated.data_a[9]
data_a[10] => altsyncram_v2d1:auto_generated.data_a[10]
data_a[11] => altsyncram_v2d1:auto_generated.data_a[11]
data_a[12] => altsyncram_v2d1:auto_generated.data_a[12]
data_a[13] => altsyncram_v2d1:auto_generated.data_a[13]
data_a[14] => altsyncram_v2d1:auto_generated.data_a[14]
data_a[15] => altsyncram_v2d1:auto_generated.data_a[15]
data_a[16] => altsyncram_v2d1:auto_generated.data_a[16]
data_a[17] => altsyncram_v2d1:auto_generated.data_a[17]
data_a[18] => altsyncram_v2d1:auto_generated.data_a[18]
data_a[19] => altsyncram_v2d1:auto_generated.data_a[19]
data_a[20] => altsyncram_v2d1:auto_generated.data_a[20]
data_a[21] => altsyncram_v2d1:auto_generated.data_a[21]
data_a[22] => altsyncram_v2d1:auto_generated.data_a[22]
data_a[23] => altsyncram_v2d1:auto_generated.data_a[23]
data_a[24] => altsyncram_v2d1:auto_generated.data_a[24]
data_a[25] => altsyncram_v2d1:auto_generated.data_a[25]
data_a[26] => altsyncram_v2d1:auto_generated.data_a[26]
data_a[27] => altsyncram_v2d1:auto_generated.data_a[27]
data_a[28] => altsyncram_v2d1:auto_generated.data_a[28]
data_a[29] => altsyncram_v2d1:auto_generated.data_a[29]
data_a[30] => altsyncram_v2d1:auto_generated.data_a[30]
data_a[31] => altsyncram_v2d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v2d1:auto_generated.address_a[0]
address_a[1] => altsyncram_v2d1:auto_generated.address_a[1]
address_a[2] => altsyncram_v2d1:auto_generated.address_a[2]
address_a[3] => altsyncram_v2d1:auto_generated.address_a[3]
address_a[4] => altsyncram_v2d1:auto_generated.address_a[4]
address_a[5] => altsyncram_v2d1:auto_generated.address_a[5]
address_a[6] => altsyncram_v2d1:auto_generated.address_a[6]
address_a[7] => altsyncram_v2d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v2d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v2d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v2d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v2d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v2d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v2d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v2d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v2d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v2d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v2d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v2d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v2d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v2d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v2d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v2d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v2d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v2d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_v2d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_v2d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_v2d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_v2d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_v2d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_v2d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_v2d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_v2d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_v2d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_v2d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_v2d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_v2d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_v2d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_v2d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_v2d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_v2d1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mipsPipe_line|stageF:InsFetch|pc:map_pc
ent1[0] => reg_interno[0].DATAIN
ent1[1] => reg_interno[1].DATAIN
ent1[2] => reg_interno[2].DATAIN
ent1[3] => reg_interno[3].DATAIN
ent1[4] => reg_interno[4].DATAIN
ent1[5] => reg_interno[5].DATAIN
ent1[6] => reg_interno[6].DATAIN
ent1[7] => reg_interno[7].DATAIN
clk => reg_interno[0].CLK
clk => reg_interno[1].CLK
clk => reg_interno[2].CLK
clk => reg_interno[3].CLK
clk => reg_interno[4].CLK
clk => reg_interno[5].CLK
clk => reg_interno[6].CLK
clk => reg_interno[7].CLK
wren => reg_interno[0].ENA
wren => reg_interno[1].ENA
wren => reg_interno[2].ENA
wren => reg_interno[3].ENA
wren => reg_interno[4].ENA
wren => reg_interno[5].ENA
wren => reg_interno[6].ENA
wren => reg_interno[7].ENA
saida[0] <= reg_interno[0].DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= reg_interno[1].DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= reg_interno[2].DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= reg_interno[3].DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= reg_interno[4].DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= reg_interno[5].DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= reg_interno[6].DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= reg_interno[7].DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageD:InsDecode
InstD[0] => ~NO_FANOUT~
InstD[1] => ~NO_FANOUT~
InstD[2] => ~NO_FANOUT~
InstD[3] => ~NO_FANOUT~
InstD[4] => ~NO_FANOUT~
InstD[5] => ~NO_FANOUT~
InstD[6] => ~NO_FANOUT~
InstD[7] => ~NO_FANOUT~
InstD[8] => ~NO_FANOUT~
InstD[9] => ~NO_FANOUT~
InstD[10] => ~NO_FANOUT~
InstD[11] => ~NO_FANOUT~
InstD[12] => ~NO_FANOUT~
InstD[13] => ~NO_FANOUT~
InstD[14] => ~NO_FANOUT~
InstD[15] => ~NO_FANOUT~
InstD[16] => ~NO_FANOUT~
InstD[17] => ~NO_FANOUT~
InstD[18] => ~NO_FANOUT~
InstD[19] => ~NO_FANOUT~
InstD[20] => ~NO_FANOUT~
InstD[21] => ~NO_FANOUT~
InstD[22] => ~NO_FANOUT~
InstD[23] => ~NO_FANOUT~
InstD[24] => ~NO_FANOUT~
InstD[25] => ~NO_FANOUT~
InstD[26] => ~NO_FANOUT~
InstD[27] => ~NO_FANOUT~
InstD[28] => ~NO_FANOUT~
InstD[29] => ~NO_FANOUT~
InstD[30] => ~NO_FANOUT~
InstD[31] => ~NO_FANOUT~
PCPlus4D[0] => ~NO_FANOUT~
PCPlus4D[1] => ~NO_FANOUT~
PCPlus4D[2] => ~NO_FANOUT~
PCPlus4D[3] => ~NO_FANOUT~
PCPlus4D[4] => ~NO_FANOUT~
PCPlus4D[5] => ~NO_FANOUT~
PCPlus4D[6] => ~NO_FANOUT~
PCPlus4D[7] => ~NO_FANOUT~
PCPlus4D[8] => ~NO_FANOUT~
PCPlus4D[9] => ~NO_FANOUT~
PCPlus4D[10] => ~NO_FANOUT~
PCPlus4D[11] => ~NO_FANOUT~
PCPlus4D[12] => ~NO_FANOUT~
PCPlus4D[13] => ~NO_FANOUT~
PCPlus4D[14] => ~NO_FANOUT~
PCPlus4D[15] => ~NO_FANOUT~
PCPlus4D[16] => ~NO_FANOUT~
PCPlus4D[17] => ~NO_FANOUT~
PCPlus4D[18] => ~NO_FANOUT~
PCPlus4D[19] => ~NO_FANOUT~
PCPlus4D[20] => ~NO_FANOUT~
PCPlus4D[21] => ~NO_FANOUT~
PCPlus4D[22] => ~NO_FANOUT~
PCPlus4D[23] => ~NO_FANOUT~
PCPlus4D[24] => ~NO_FANOUT~
PCPlus4D[25] => ~NO_FANOUT~
PCPlus4D[26] => ~NO_FANOUT~
PCPlus4D[27] => ~NO_FANOUT~
PCPlus4D[28] => ~NO_FANOUT~
PCPlus4D[29] => ~NO_FANOUT~
PCPlus4D[30] => ~NO_FANOUT~
PCPlus4D[31] => ~NO_FANOUT~
ResultW[0] => ~NO_FANOUT~
ResultW[1] => ~NO_FANOUT~
ResultW[2] => ~NO_FANOUT~
ResultW[3] => ~NO_FANOUT~
ResultW[4] => ~NO_FANOUT~
ResultW[5] => ~NO_FANOUT~
ResultW[6] => ~NO_FANOUT~
ResultW[7] => ~NO_FANOUT~
ResultW[8] => ~NO_FANOUT~
ResultW[9] => ~NO_FANOUT~
ResultW[10] => ~NO_FANOUT~
ResultW[11] => ~NO_FANOUT~
ResultW[12] => ~NO_FANOUT~
ResultW[13] => ~NO_FANOUT~
ResultW[14] => ~NO_FANOUT~
ResultW[15] => ~NO_FANOUT~
ResultW[16] => ~NO_FANOUT~
ResultW[17] => ~NO_FANOUT~
ResultW[18] => ~NO_FANOUT~
ResultW[19] => ~NO_FANOUT~
ResultW[20] => ~NO_FANOUT~
ResultW[21] => ~NO_FANOUT~
ResultW[22] => ~NO_FANOUT~
ResultW[23] => ~NO_FANOUT~
ResultW[24] => ~NO_FANOUT~
ResultW[25] => ~NO_FANOUT~
ResultW[26] => ~NO_FANOUT~
ResultW[27] => ~NO_FANOUT~
ResultW[28] => ~NO_FANOUT~
ResultW[29] => ~NO_FANOUT~
ResultW[30] => ~NO_FANOUT~
ResultW[31] => ~NO_FANOUT~
WriteRegW[0] => ~NO_FANOUT~
WriteRegW[1] => ~NO_FANOUT~
WriteRegW[2] => ~NO_FANOUT~
WriteRegW[3] => ~NO_FANOUT~
WriteRegW[4] => ~NO_FANOUT~
AluOutM[0] => ~NO_FANOUT~
AluOutM[1] => ~NO_FANOUT~
AluOutM[2] => ~NO_FANOUT~
AluOutM[3] => ~NO_FANOUT~
AluOutM[4] => ~NO_FANOUT~
AluOutM[5] => ~NO_FANOUT~
AluOutM[6] => ~NO_FANOUT~
AluOutM[7] => ~NO_FANOUT~
AluOutM[8] => ~NO_FANOUT~
AluOutM[9] => ~NO_FANOUT~
AluOutM[10] => ~NO_FANOUT~
AluOutM[11] => ~NO_FANOUT~
AluOutM[12] => ~NO_FANOUT~
AluOutM[13] => ~NO_FANOUT~
AluOutM[14] => ~NO_FANOUT~
AluOutM[15] => ~NO_FANOUT~
AluOutM[16] => ~NO_FANOUT~
AluOutM[17] => ~NO_FANOUT~
AluOutM[18] => ~NO_FANOUT~
AluOutM[19] => ~NO_FANOUT~
AluOutM[20] => ~NO_FANOUT~
AluOutM[21] => ~NO_FANOUT~
AluOutM[22] => ~NO_FANOUT~
AluOutM[23] => ~NO_FANOUT~
AluOutM[24] => ~NO_FANOUT~
AluOutM[25] => ~NO_FANOUT~
AluOutM[26] => ~NO_FANOUT~
AluOutM[27] => ~NO_FANOUT~
AluOutM[28] => ~NO_FANOUT~
AluOutM[29] => ~NO_FANOUT~
AluOutM[30] => ~NO_FANOUT~
AluOutM[31] => ~NO_FANOUT~
RD1[0] <= RD1[0].DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1[1].DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1[2].DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1[3].DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1[4].DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1[5].DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1[6].DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1[7].DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1[8].DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1[9].DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1[10].DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1[11].DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1[12].DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1[13].DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1[14].DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1[15].DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= RD1[16].DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= RD1[17].DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= RD1[18].DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= RD1[19].DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= RD1[20].DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= RD1[21].DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= RD1[22].DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= RD1[23].DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= RD1[24].DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= RD1[25].DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= RD1[26].DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= RD1[27].DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= RD1[28].DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= RD1[29].DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= RD1[30].DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= RD1[31].DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2[0].DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2[1].DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2[2].DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2[3].DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2[4].DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2[5].DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2[6].DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2[7].DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2[8].DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2[9].DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2[10].DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2[11].DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2[12].DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2[13].DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2[14].DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2[15].DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= RD2[16].DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= RD2[17].DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= RD2[18].DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= RD2[19].DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= RD2[20].DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= RD2[21].DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= RD2[22].DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= RD2[23].DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= RD2[24].DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= RD2[25].DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= RD2[26].DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= RD2[27].DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= RD2[28].DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= RD2[29].DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= RD2[30].DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= RD2[31].DB_MAX_OUTPUT_PORT_TYPE
signImmD[0] <= signImmD[0].DB_MAX_OUTPUT_PORT_TYPE
signImmD[1] <= signImmD[1].DB_MAX_OUTPUT_PORT_TYPE
signImmD[2] <= signImmD[2].DB_MAX_OUTPUT_PORT_TYPE
signImmD[3] <= signImmD[3].DB_MAX_OUTPUT_PORT_TYPE
signImmD[4] <= signImmD[4].DB_MAX_OUTPUT_PORT_TYPE
signImmD[5] <= signImmD[5].DB_MAX_OUTPUT_PORT_TYPE
signImmD[6] <= signImmD[6].DB_MAX_OUTPUT_PORT_TYPE
signImmD[7] <= signImmD[7].DB_MAX_OUTPUT_PORT_TYPE
signImmD[8] <= signImmD[8].DB_MAX_OUTPUT_PORT_TYPE
signImmD[9] <= signImmD[9].DB_MAX_OUTPUT_PORT_TYPE
signImmD[10] <= signImmD[10].DB_MAX_OUTPUT_PORT_TYPE
signImmD[11] <= signImmD[11].DB_MAX_OUTPUT_PORT_TYPE
signImmD[12] <= signImmD[12].DB_MAX_OUTPUT_PORT_TYPE
signImmD[13] <= signImmD[13].DB_MAX_OUTPUT_PORT_TYPE
signImmD[14] <= signImmD[14].DB_MAX_OUTPUT_PORT_TYPE
signImmD[15] <= signImmD[15].DB_MAX_OUTPUT_PORT_TYPE
signImmD[16] <= signImmD[16].DB_MAX_OUTPUT_PORT_TYPE
signImmD[17] <= signImmD[17].DB_MAX_OUTPUT_PORT_TYPE
signImmD[18] <= signImmD[18].DB_MAX_OUTPUT_PORT_TYPE
signImmD[19] <= signImmD[19].DB_MAX_OUTPUT_PORT_TYPE
signImmD[20] <= signImmD[20].DB_MAX_OUTPUT_PORT_TYPE
signImmD[21] <= signImmD[21].DB_MAX_OUTPUT_PORT_TYPE
signImmD[22] <= signImmD[22].DB_MAX_OUTPUT_PORT_TYPE
signImmD[23] <= signImmD[23].DB_MAX_OUTPUT_PORT_TYPE
signImmD[24] <= signImmD[24].DB_MAX_OUTPUT_PORT_TYPE
signImmD[25] <= signImmD[25].DB_MAX_OUTPUT_PORT_TYPE
signImmD[26] <= signImmD[26].DB_MAX_OUTPUT_PORT_TYPE
signImmD[27] <= signImmD[27].DB_MAX_OUTPUT_PORT_TYPE
signImmD[28] <= signImmD[28].DB_MAX_OUTPUT_PORT_TYPE
signImmD[29] <= signImmD[29].DB_MAX_OUTPUT_PORT_TYPE
signImmD[30] <= signImmD[30].DB_MAX_OUTPUT_PORT_TYPE
signImmD[31] <= signImmD[31].DB_MAX_OUTPUT_PORT_TYPE
RsD[0] <= RsD[0].DB_MAX_OUTPUT_PORT_TYPE
RsD[1] <= RsD[1].DB_MAX_OUTPUT_PORT_TYPE
RsD[2] <= RsD[2].DB_MAX_OUTPUT_PORT_TYPE
RsD[3] <= RsD[3].DB_MAX_OUTPUT_PORT_TYPE
RsD[4] <= RsD[4].DB_MAX_OUTPUT_PORT_TYPE
RtD[0] <= RtD[0].DB_MAX_OUTPUT_PORT_TYPE
RtD[1] <= RtD[1].DB_MAX_OUTPUT_PORT_TYPE
RtD[2] <= RtD[2].DB_MAX_OUTPUT_PORT_TYPE
RtD[3] <= RtD[3].DB_MAX_OUTPUT_PORT_TYPE
RtD[4] <= RtD[4].DB_MAX_OUTPUT_PORT_TYPE
RdD[0] <= RdD[0].DB_MAX_OUTPUT_PORT_TYPE
RdD[1] <= RdD[1].DB_MAX_OUTPUT_PORT_TYPE
RdD[2] <= RdD[2].DB_MAX_OUTPUT_PORT_TYPE
RdD[3] <= RdD[3].DB_MAX_OUTPUT_PORT_TYPE
RdD[4] <= RdD[4].DB_MAX_OUTPUT_PORT_TYPE
equalD <= equalD.DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[1] <= PCBranchD[1].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[2] <= PCBranchD[2].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[3] <= PCBranchD[3].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[4] <= PCBranchD[4].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[5] <= PCBranchD[5].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[6] <= PCBranchD[6].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[7] <= PCBranchD[7].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[8] <= PCBranchD[8].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[9] <= PCBranchD[9].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[10] <= PCBranchD[10].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[11] <= PCBranchD[11].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[12] <= PCBranchD[12].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[13] <= PCBranchD[13].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[14] <= PCBranchD[14].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[15] <= PCBranchD[15].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[16] <= PCBranchD[16].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[17] <= PCBranchD[17].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[18] <= PCBranchD[18].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[19] <= PCBranchD[19].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[20] <= PCBranchD[20].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[21] <= PCBranchD[21].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[22] <= PCBranchD[22].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[23] <= PCBranchD[23].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[24] <= PCBranchD[24].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[25] <= PCBranchD[25].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[26] <= PCBranchD[26].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[27] <= PCBranchD[27].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[28] <= PCBranchD[28].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[29] <= PCBranchD[29].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[30] <= PCBranchD[30].DB_MAX_OUTPUT_PORT_TYPE
PCBranchD[31] <= PCBranchD[31].DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageEX:Execute
RegWriteE => RegWriteE_S.DATAIN
MemtoRegE => MemtoRegE_S.DATAIN
MemWriteE => MemWriteE_S.DATAIN
ALUControlE[0] => ulaMIPS:map_ulaMIPS.opULA[0]
ALUControlE[1] => ulaMIPS:map_ulaMIPS.opULA[1]
ALUControlE[2] => ulaMIPS:map_ulaMIPS.opULA[2]
ALUControlE[3] => ulaMIPS:map_ulaMIPS.opULA[3]
ALUSrcE => mux21MIPS:map_mux21MIPS_2.sel
RegDstE => mux21:map_mux21_1.sel
RD1_E[0] => Mux41:map_Mux41_1.A[0]
RD1_E[1] => Mux41:map_Mux41_1.A[1]
RD1_E[2] => Mux41:map_Mux41_1.A[2]
RD1_E[3] => Mux41:map_Mux41_1.A[3]
RD1_E[4] => Mux41:map_Mux41_1.A[4]
RD1_E[5] => Mux41:map_Mux41_1.A[5]
RD1_E[6] => Mux41:map_Mux41_1.A[6]
RD1_E[7] => Mux41:map_Mux41_1.A[7]
RD1_E[8] => Mux41:map_Mux41_1.A[8]
RD1_E[9] => Mux41:map_Mux41_1.A[9]
RD1_E[10] => Mux41:map_Mux41_1.A[10]
RD1_E[11] => Mux41:map_Mux41_1.A[11]
RD1_E[12] => Mux41:map_Mux41_1.A[12]
RD1_E[13] => Mux41:map_Mux41_1.A[13]
RD1_E[14] => Mux41:map_Mux41_1.A[14]
RD1_E[15] => Mux41:map_Mux41_1.A[15]
RD1_E[16] => Mux41:map_Mux41_1.A[16]
RD1_E[17] => Mux41:map_Mux41_1.A[17]
RD1_E[18] => Mux41:map_Mux41_1.A[18]
RD1_E[19] => Mux41:map_Mux41_1.A[19]
RD1_E[20] => Mux41:map_Mux41_1.A[20]
RD1_E[21] => Mux41:map_Mux41_1.A[21]
RD1_E[22] => Mux41:map_Mux41_1.A[22]
RD1_E[23] => Mux41:map_Mux41_1.A[23]
RD1_E[24] => Mux41:map_Mux41_1.A[24]
RD1_E[25] => Mux41:map_Mux41_1.A[25]
RD1_E[26] => Mux41:map_Mux41_1.A[26]
RD1_E[27] => Mux41:map_Mux41_1.A[27]
RD1_E[28] => Mux41:map_Mux41_1.A[28]
RD1_E[29] => Mux41:map_Mux41_1.A[29]
RD1_E[30] => Mux41:map_Mux41_1.A[30]
RD1_E[31] => Mux41:map_Mux41_1.A[31]
RD2_E[0] => Mux41:map_Mux41_2.A[0]
RD2_E[1] => Mux41:map_Mux41_2.A[1]
RD2_E[2] => Mux41:map_Mux41_2.A[2]
RD2_E[3] => Mux41:map_Mux41_2.A[3]
RD2_E[4] => Mux41:map_Mux41_2.A[4]
RD2_E[5] => Mux41:map_Mux41_2.A[5]
RD2_E[6] => Mux41:map_Mux41_2.A[6]
RD2_E[7] => Mux41:map_Mux41_2.A[7]
RD2_E[8] => Mux41:map_Mux41_2.A[8]
RD2_E[9] => Mux41:map_Mux41_2.A[9]
RD2_E[10] => Mux41:map_Mux41_2.A[10]
RD2_E[11] => Mux41:map_Mux41_2.A[11]
RD2_E[12] => Mux41:map_Mux41_2.A[12]
RD2_E[13] => Mux41:map_Mux41_2.A[13]
RD2_E[14] => Mux41:map_Mux41_2.A[14]
RD2_E[15] => Mux41:map_Mux41_2.A[15]
RD2_E[16] => Mux41:map_Mux41_2.A[16]
RD2_E[17] => Mux41:map_Mux41_2.A[17]
RD2_E[18] => Mux41:map_Mux41_2.A[18]
RD2_E[19] => Mux41:map_Mux41_2.A[19]
RD2_E[20] => Mux41:map_Mux41_2.A[20]
RD2_E[21] => Mux41:map_Mux41_2.A[21]
RD2_E[22] => Mux41:map_Mux41_2.A[22]
RD2_E[23] => Mux41:map_Mux41_2.A[23]
RD2_E[24] => Mux41:map_Mux41_2.A[24]
RD2_E[25] => Mux41:map_Mux41_2.A[25]
RD2_E[26] => Mux41:map_Mux41_2.A[26]
RD2_E[27] => Mux41:map_Mux41_2.A[27]
RD2_E[28] => Mux41:map_Mux41_2.A[28]
RD2_E[29] => Mux41:map_Mux41_2.A[29]
RD2_E[30] => Mux41:map_Mux41_2.A[30]
RD2_E[31] => Mux41:map_Mux41_2.A[31]
RtE[0] => mux21:map_mux21_1.A[0]
RtE[1] => mux21:map_mux21_1.A[1]
RtE[2] => mux21:map_mux21_1.A[2]
RtE[3] => mux21:map_mux21_1.A[3]
RtE[4] => mux21:map_mux21_1.A[4]
RdE[0] => mux21:map_mux21_1.B[0]
RdE[1] => mux21:map_mux21_1.B[1]
RdE[2] => mux21:map_mux21_1.B[2]
RdE[3] => mux21:map_mux21_1.B[3]
RdE[4] => mux21:map_mux21_1.B[4]
SignImmE[0] => mux21MIPS:map_mux21MIPS_2.B[0]
SignImmE[1] => mux21MIPS:map_mux21MIPS_2.B[1]
SignImmE[2] => mux21MIPS:map_mux21MIPS_2.B[2]
SignImmE[3] => mux21MIPS:map_mux21MIPS_2.B[3]
SignImmE[4] => mux21MIPS:map_mux21MIPS_2.B[4]
SignImmE[5] => mux21MIPS:map_mux21MIPS_2.B[5]
SignImmE[6] => mux21MIPS:map_mux21MIPS_2.B[6]
SignImmE[7] => mux21MIPS:map_mux21MIPS_2.B[7]
SignImmE[8] => mux21MIPS:map_mux21MIPS_2.B[8]
SignImmE[9] => mux21MIPS:map_mux21MIPS_2.B[9]
SignImmE[10] => mux21MIPS:map_mux21MIPS_2.B[10]
SignImmE[11] => mux21MIPS:map_mux21MIPS_2.B[11]
SignImmE[12] => mux21MIPS:map_mux21MIPS_2.B[12]
SignImmE[13] => mux21MIPS:map_mux21MIPS_2.B[13]
SignImmE[14] => mux21MIPS:map_mux21MIPS_2.B[14]
SignImmE[15] => mux21MIPS:map_mux21MIPS_2.B[15]
SignImmE[16] => mux21MIPS:map_mux21MIPS_2.B[16]
SignImmE[17] => mux21MIPS:map_mux21MIPS_2.B[17]
SignImmE[18] => mux21MIPS:map_mux21MIPS_2.B[18]
SignImmE[19] => mux21MIPS:map_mux21MIPS_2.B[19]
SignImmE[20] => mux21MIPS:map_mux21MIPS_2.B[20]
SignImmE[21] => mux21MIPS:map_mux21MIPS_2.B[21]
SignImmE[22] => mux21MIPS:map_mux21MIPS_2.B[22]
SignImmE[23] => mux21MIPS:map_mux21MIPS_2.B[23]
SignImmE[24] => mux21MIPS:map_mux21MIPS_2.B[24]
SignImmE[25] => mux21MIPS:map_mux21MIPS_2.B[25]
SignImmE[26] => mux21MIPS:map_mux21MIPS_2.B[26]
SignImmE[27] => mux21MIPS:map_mux21MIPS_2.B[27]
SignImmE[28] => mux21MIPS:map_mux21MIPS_2.B[28]
SignImmE[29] => mux21MIPS:map_mux21MIPS_2.B[29]
SignImmE[30] => mux21MIPS:map_mux21MIPS_2.B[30]
SignImmE[31] => mux21MIPS:map_mux21MIPS_2.B[31]
ResultW[0] => Mux41:map_Mux41_1.B[0]
ResultW[0] => Mux41:map_Mux41_2.B[0]
ResultW[1] => Mux41:map_Mux41_1.B[1]
ResultW[1] => Mux41:map_Mux41_2.B[1]
ResultW[2] => Mux41:map_Mux41_1.B[2]
ResultW[2] => Mux41:map_Mux41_2.B[2]
ResultW[3] => Mux41:map_Mux41_1.B[3]
ResultW[3] => Mux41:map_Mux41_2.B[3]
ResultW[4] => Mux41:map_Mux41_1.B[4]
ResultW[4] => Mux41:map_Mux41_2.B[4]
ResultW[5] => Mux41:map_Mux41_1.B[5]
ResultW[5] => Mux41:map_Mux41_2.B[5]
ResultW[6] => Mux41:map_Mux41_1.B[6]
ResultW[6] => Mux41:map_Mux41_2.B[6]
ResultW[7] => Mux41:map_Mux41_1.B[7]
ResultW[7] => Mux41:map_Mux41_2.B[7]
ResultW[8] => Mux41:map_Mux41_1.B[8]
ResultW[8] => Mux41:map_Mux41_2.B[8]
ResultW[9] => Mux41:map_Mux41_1.B[9]
ResultW[9] => Mux41:map_Mux41_2.B[9]
ResultW[10] => Mux41:map_Mux41_1.B[10]
ResultW[10] => Mux41:map_Mux41_2.B[10]
ResultW[11] => Mux41:map_Mux41_1.B[11]
ResultW[11] => Mux41:map_Mux41_2.B[11]
ResultW[12] => Mux41:map_Mux41_1.B[12]
ResultW[12] => Mux41:map_Mux41_2.B[12]
ResultW[13] => Mux41:map_Mux41_1.B[13]
ResultW[13] => Mux41:map_Mux41_2.B[13]
ResultW[14] => Mux41:map_Mux41_1.B[14]
ResultW[14] => Mux41:map_Mux41_2.B[14]
ResultW[15] => Mux41:map_Mux41_1.B[15]
ResultW[15] => Mux41:map_Mux41_2.B[15]
ResultW[16] => Mux41:map_Mux41_1.B[16]
ResultW[16] => Mux41:map_Mux41_2.B[16]
ResultW[17] => Mux41:map_Mux41_1.B[17]
ResultW[17] => Mux41:map_Mux41_2.B[17]
ResultW[18] => Mux41:map_Mux41_1.B[18]
ResultW[18] => Mux41:map_Mux41_2.B[18]
ResultW[19] => Mux41:map_Mux41_1.B[19]
ResultW[19] => Mux41:map_Mux41_2.B[19]
ResultW[20] => Mux41:map_Mux41_1.B[20]
ResultW[20] => Mux41:map_Mux41_2.B[20]
ResultW[21] => Mux41:map_Mux41_1.B[21]
ResultW[21] => Mux41:map_Mux41_2.B[21]
ResultW[22] => Mux41:map_Mux41_1.B[22]
ResultW[22] => Mux41:map_Mux41_2.B[22]
ResultW[23] => Mux41:map_Mux41_1.B[23]
ResultW[23] => Mux41:map_Mux41_2.B[23]
ResultW[24] => Mux41:map_Mux41_1.B[24]
ResultW[24] => Mux41:map_Mux41_2.B[24]
ResultW[25] => Mux41:map_Mux41_1.B[25]
ResultW[25] => Mux41:map_Mux41_2.B[25]
ResultW[26] => Mux41:map_Mux41_1.B[26]
ResultW[26] => Mux41:map_Mux41_2.B[26]
ResultW[27] => Mux41:map_Mux41_1.B[27]
ResultW[27] => Mux41:map_Mux41_2.B[27]
ResultW[28] => Mux41:map_Mux41_1.B[28]
ResultW[28] => Mux41:map_Mux41_2.B[28]
ResultW[29] => Mux41:map_Mux41_1.B[29]
ResultW[29] => Mux41:map_Mux41_2.B[29]
ResultW[30] => Mux41:map_Mux41_1.B[30]
ResultW[30] => Mux41:map_Mux41_2.B[30]
ResultW[31] => Mux41:map_Mux41_1.B[31]
ResultW[31] => Mux41:map_Mux41_2.B[31]
ALUOutM[0] => Mux41:map_Mux41_1.C[0]
ALUOutM[0] => Mux41:map_Mux41_2.C[0]
ALUOutM[1] => Mux41:map_Mux41_1.C[1]
ALUOutM[1] => Mux41:map_Mux41_2.C[1]
ALUOutM[2] => Mux41:map_Mux41_1.C[2]
ALUOutM[2] => Mux41:map_Mux41_2.C[2]
ALUOutM[3] => Mux41:map_Mux41_1.C[3]
ALUOutM[3] => Mux41:map_Mux41_2.C[3]
ALUOutM[4] => Mux41:map_Mux41_1.C[4]
ALUOutM[4] => Mux41:map_Mux41_2.C[4]
ALUOutM[5] => Mux41:map_Mux41_1.C[5]
ALUOutM[5] => Mux41:map_Mux41_2.C[5]
ALUOutM[6] => Mux41:map_Mux41_1.C[6]
ALUOutM[6] => Mux41:map_Mux41_2.C[6]
ALUOutM[7] => Mux41:map_Mux41_1.C[7]
ALUOutM[7] => Mux41:map_Mux41_2.C[7]
ALUOutM[8] => Mux41:map_Mux41_1.C[8]
ALUOutM[8] => Mux41:map_Mux41_2.C[8]
ALUOutM[9] => Mux41:map_Mux41_1.C[9]
ALUOutM[9] => Mux41:map_Mux41_2.C[9]
ALUOutM[10] => Mux41:map_Mux41_1.C[10]
ALUOutM[10] => Mux41:map_Mux41_2.C[10]
ALUOutM[11] => Mux41:map_Mux41_1.C[11]
ALUOutM[11] => Mux41:map_Mux41_2.C[11]
ALUOutM[12] => Mux41:map_Mux41_1.C[12]
ALUOutM[12] => Mux41:map_Mux41_2.C[12]
ALUOutM[13] => Mux41:map_Mux41_1.C[13]
ALUOutM[13] => Mux41:map_Mux41_2.C[13]
ALUOutM[14] => Mux41:map_Mux41_1.C[14]
ALUOutM[14] => Mux41:map_Mux41_2.C[14]
ALUOutM[15] => Mux41:map_Mux41_1.C[15]
ALUOutM[15] => Mux41:map_Mux41_2.C[15]
ALUOutM[16] => Mux41:map_Mux41_1.C[16]
ALUOutM[16] => Mux41:map_Mux41_2.C[16]
ALUOutM[17] => Mux41:map_Mux41_1.C[17]
ALUOutM[17] => Mux41:map_Mux41_2.C[17]
ALUOutM[18] => Mux41:map_Mux41_1.C[18]
ALUOutM[18] => Mux41:map_Mux41_2.C[18]
ALUOutM[19] => Mux41:map_Mux41_1.C[19]
ALUOutM[19] => Mux41:map_Mux41_2.C[19]
ALUOutM[20] => Mux41:map_Mux41_1.C[20]
ALUOutM[20] => Mux41:map_Mux41_2.C[20]
ALUOutM[21] => Mux41:map_Mux41_1.C[21]
ALUOutM[21] => Mux41:map_Mux41_2.C[21]
ALUOutM[22] => Mux41:map_Mux41_1.C[22]
ALUOutM[22] => Mux41:map_Mux41_2.C[22]
ALUOutM[23] => Mux41:map_Mux41_1.C[23]
ALUOutM[23] => Mux41:map_Mux41_2.C[23]
ALUOutM[24] => Mux41:map_Mux41_1.C[24]
ALUOutM[24] => Mux41:map_Mux41_2.C[24]
ALUOutM[25] => Mux41:map_Mux41_1.C[25]
ALUOutM[25] => Mux41:map_Mux41_2.C[25]
ALUOutM[26] => Mux41:map_Mux41_1.C[26]
ALUOutM[26] => Mux41:map_Mux41_2.C[26]
ALUOutM[27] => Mux41:map_Mux41_1.C[27]
ALUOutM[27] => Mux41:map_Mux41_2.C[27]
ALUOutM[28] => Mux41:map_Mux41_1.C[28]
ALUOutM[28] => Mux41:map_Mux41_2.C[28]
ALUOutM[29] => Mux41:map_Mux41_1.C[29]
ALUOutM[29] => Mux41:map_Mux41_2.C[29]
ALUOutM[30] => Mux41:map_Mux41_1.C[30]
ALUOutM[30] => Mux41:map_Mux41_2.C[30]
ALUOutM[31] => Mux41:map_Mux41_1.C[31]
ALUOutM[31] => Mux41:map_Mux41_2.C[31]
ForwardAE[0] => Mux41:map_Mux41_1.sel[0]
ForwardAE[1] => Mux41:map_Mux41_1.sel[1]
ForwardBE[0] => Mux41:map_Mux41_2.sel[0]
ForwardBE[1] => Mux41:map_Mux41_2.sel[1]
ALUOutE[0] <= ulaMIPS:map_ulaMIPS.S[0]
ALUOutE[1] <= ulaMIPS:map_ulaMIPS.S[1]
ALUOutE[2] <= ulaMIPS:map_ulaMIPS.S[2]
ALUOutE[3] <= ulaMIPS:map_ulaMIPS.S[3]
ALUOutE[4] <= ulaMIPS:map_ulaMIPS.S[4]
ALUOutE[5] <= ulaMIPS:map_ulaMIPS.S[5]
ALUOutE[6] <= ulaMIPS:map_ulaMIPS.S[6]
ALUOutE[7] <= ulaMIPS:map_ulaMIPS.S[7]
ALUOutE[8] <= ulaMIPS:map_ulaMIPS.S[8]
ALUOutE[9] <= ulaMIPS:map_ulaMIPS.S[9]
ALUOutE[10] <= ulaMIPS:map_ulaMIPS.S[10]
ALUOutE[11] <= ulaMIPS:map_ulaMIPS.S[11]
ALUOutE[12] <= ulaMIPS:map_ulaMIPS.S[12]
ALUOutE[13] <= ulaMIPS:map_ulaMIPS.S[13]
ALUOutE[14] <= ulaMIPS:map_ulaMIPS.S[14]
ALUOutE[15] <= ulaMIPS:map_ulaMIPS.S[15]
ALUOutE[16] <= ulaMIPS:map_ulaMIPS.S[16]
ALUOutE[17] <= ulaMIPS:map_ulaMIPS.S[17]
ALUOutE[18] <= ulaMIPS:map_ulaMIPS.S[18]
ALUOutE[19] <= ulaMIPS:map_ulaMIPS.S[19]
ALUOutE[20] <= ulaMIPS:map_ulaMIPS.S[20]
ALUOutE[21] <= ulaMIPS:map_ulaMIPS.S[21]
ALUOutE[22] <= ulaMIPS:map_ulaMIPS.S[22]
ALUOutE[23] <= ulaMIPS:map_ulaMIPS.S[23]
ALUOutE[24] <= ulaMIPS:map_ulaMIPS.S[24]
ALUOutE[25] <= ulaMIPS:map_ulaMIPS.S[25]
ALUOutE[26] <= ulaMIPS:map_ulaMIPS.S[26]
ALUOutE[27] <= ulaMIPS:map_ulaMIPS.S[27]
ALUOutE[28] <= ulaMIPS:map_ulaMIPS.S[28]
ALUOutE[29] <= ulaMIPS:map_ulaMIPS.S[29]
ALUOutE[30] <= ulaMIPS:map_ulaMIPS.S[30]
ALUOutE[31] <= ulaMIPS:map_ulaMIPS.S[31]
WriteDataE[0] <= Mux41:map_Mux41_2.S[0]
WriteDataE[1] <= Mux41:map_Mux41_2.S[1]
WriteDataE[2] <= Mux41:map_Mux41_2.S[2]
WriteDataE[3] <= Mux41:map_Mux41_2.S[3]
WriteDataE[4] <= Mux41:map_Mux41_2.S[4]
WriteDataE[5] <= Mux41:map_Mux41_2.S[5]
WriteDataE[6] <= Mux41:map_Mux41_2.S[6]
WriteDataE[7] <= Mux41:map_Mux41_2.S[7]
WriteDataE[8] <= Mux41:map_Mux41_2.S[8]
WriteDataE[9] <= Mux41:map_Mux41_2.S[9]
WriteDataE[10] <= Mux41:map_Mux41_2.S[10]
WriteDataE[11] <= Mux41:map_Mux41_2.S[11]
WriteDataE[12] <= Mux41:map_Mux41_2.S[12]
WriteDataE[13] <= Mux41:map_Mux41_2.S[13]
WriteDataE[14] <= Mux41:map_Mux41_2.S[14]
WriteDataE[15] <= Mux41:map_Mux41_2.S[15]
WriteDataE[16] <= Mux41:map_Mux41_2.S[16]
WriteDataE[17] <= Mux41:map_Mux41_2.S[17]
WriteDataE[18] <= Mux41:map_Mux41_2.S[18]
WriteDataE[19] <= Mux41:map_Mux41_2.S[19]
WriteDataE[20] <= Mux41:map_Mux41_2.S[20]
WriteDataE[21] <= Mux41:map_Mux41_2.S[21]
WriteDataE[22] <= Mux41:map_Mux41_2.S[22]
WriteDataE[23] <= Mux41:map_Mux41_2.S[23]
WriteDataE[24] <= Mux41:map_Mux41_2.S[24]
WriteDataE[25] <= Mux41:map_Mux41_2.S[25]
WriteDataE[26] <= Mux41:map_Mux41_2.S[26]
WriteDataE[27] <= Mux41:map_Mux41_2.S[27]
WriteDataE[28] <= Mux41:map_Mux41_2.S[28]
WriteDataE[29] <= Mux41:map_Mux41_2.S[29]
WriteDataE[30] <= Mux41:map_Mux41_2.S[30]
WriteDataE[31] <= Mux41:map_Mux41_2.S[31]
WriteRegE[0] <= mux21:map_mux21_1.S[0]
WriteRegE[1] <= mux21:map_mux21_1.S[1]
WriteRegE[2] <= mux21:map_mux21_1.S[2]
WriteRegE[3] <= mux21:map_mux21_1.S[3]
WriteRegE[4] <= mux21:map_mux21_1.S[4]
ALUOutOvfl <= ulaMIPS:map_ulaMIPS.ovfl
ALUOutZero <= ulaMIPS:map_ulaMIPS.zero
RegWriteE_S <= RegWriteE.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegE_S <= MemtoRegE.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE_S <= MemWriteE.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageEX:Execute|mux21:map_mux21_1
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageEX:Execute|mux41:map_Mux41_1
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[0] => Mux14.IN2
sel[0] => Mux15.IN2
sel[0] => Mux16.IN2
sel[0] => Mux17.IN2
sel[0] => Mux18.IN2
sel[0] => Mux19.IN2
sel[0] => Mux20.IN2
sel[0] => Mux21.IN2
sel[0] => Mux22.IN2
sel[0] => Mux23.IN2
sel[0] => Mux24.IN2
sel[0] => Mux25.IN2
sel[0] => Mux26.IN2
sel[0] => Mux27.IN2
sel[0] => Mux28.IN2
sel[0] => Mux29.IN2
sel[0] => Mux30.IN2
sel[0] => Mux31.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[1] => Mux14.IN1
sel[1] => Mux15.IN1
sel[1] => Mux16.IN1
sel[1] => Mux17.IN1
sel[1] => Mux18.IN1
sel[1] => Mux19.IN1
sel[1] => Mux20.IN1
sel[1] => Mux21.IN1
sel[1] => Mux22.IN1
sel[1] => Mux23.IN1
sel[1] => Mux24.IN1
sel[1] => Mux25.IN1
sel[1] => Mux26.IN1
sel[1] => Mux27.IN1
sel[1] => Mux28.IN1
sel[1] => Mux29.IN1
sel[1] => Mux30.IN1
sel[1] => Mux31.IN1
A[0] => Mux31.IN3
A[1] => Mux30.IN3
A[2] => Mux29.IN3
A[3] => Mux28.IN3
A[4] => Mux27.IN3
A[5] => Mux26.IN3
A[6] => Mux25.IN3
A[7] => Mux24.IN3
A[8] => Mux23.IN3
A[9] => Mux22.IN3
A[10] => Mux21.IN3
A[11] => Mux20.IN3
A[12] => Mux19.IN3
A[13] => Mux18.IN3
A[14] => Mux17.IN3
A[15] => Mux16.IN3
A[16] => Mux15.IN3
A[17] => Mux14.IN3
A[18] => Mux13.IN3
A[19] => Mux12.IN3
A[20] => Mux11.IN3
A[21] => Mux10.IN3
A[22] => Mux9.IN3
A[23] => Mux8.IN3
A[24] => Mux7.IN3
A[25] => Mux6.IN3
A[26] => Mux5.IN3
A[27] => Mux4.IN3
A[28] => Mux3.IN3
A[29] => Mux2.IN3
A[30] => Mux1.IN3
A[31] => Mux0.IN3
B[0] => Mux31.IN4
B[1] => Mux30.IN4
B[2] => Mux29.IN4
B[3] => Mux28.IN4
B[4] => Mux27.IN4
B[5] => Mux26.IN4
B[6] => Mux25.IN4
B[7] => Mux24.IN4
B[8] => Mux23.IN4
B[9] => Mux22.IN4
B[10] => Mux21.IN4
B[11] => Mux20.IN4
B[12] => Mux19.IN4
B[13] => Mux18.IN4
B[14] => Mux17.IN4
B[15] => Mux16.IN4
B[16] => Mux15.IN4
B[17] => Mux14.IN4
B[18] => Mux13.IN4
B[19] => Mux12.IN4
B[20] => Mux11.IN4
B[21] => Mux10.IN4
B[22] => Mux9.IN4
B[23] => Mux8.IN4
B[24] => Mux7.IN4
B[25] => Mux6.IN4
B[26] => Mux5.IN4
B[27] => Mux4.IN4
B[28] => Mux3.IN4
B[29] => Mux2.IN4
B[30] => Mux1.IN4
B[31] => Mux0.IN4
C[0] => Mux31.IN5
C[1] => Mux30.IN5
C[2] => Mux29.IN5
C[3] => Mux28.IN5
C[4] => Mux27.IN5
C[5] => Mux26.IN5
C[6] => Mux25.IN5
C[7] => Mux24.IN5
C[8] => Mux23.IN5
C[9] => Mux22.IN5
C[10] => Mux21.IN5
C[11] => Mux20.IN5
C[12] => Mux19.IN5
C[13] => Mux18.IN5
C[14] => Mux17.IN5
C[15] => Mux16.IN5
C[16] => Mux15.IN5
C[17] => Mux14.IN5
C[18] => Mux13.IN5
C[19] => Mux12.IN5
C[20] => Mux11.IN5
C[21] => Mux10.IN5
C[22] => Mux9.IN5
C[23] => Mux8.IN5
C[24] => Mux7.IN5
C[25] => Mux6.IN5
C[26] => Mux5.IN5
C[27] => Mux4.IN5
C[28] => Mux3.IN5
C[29] => Mux2.IN5
C[30] => Mux1.IN5
C[31] => Mux0.IN5
S[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageEX:Execute|mux41:map_Mux41_2
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[0] => Mux14.IN2
sel[0] => Mux15.IN2
sel[0] => Mux16.IN2
sel[0] => Mux17.IN2
sel[0] => Mux18.IN2
sel[0] => Mux19.IN2
sel[0] => Mux20.IN2
sel[0] => Mux21.IN2
sel[0] => Mux22.IN2
sel[0] => Mux23.IN2
sel[0] => Mux24.IN2
sel[0] => Mux25.IN2
sel[0] => Mux26.IN2
sel[0] => Mux27.IN2
sel[0] => Mux28.IN2
sel[0] => Mux29.IN2
sel[0] => Mux30.IN2
sel[0] => Mux31.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[1] => Mux14.IN1
sel[1] => Mux15.IN1
sel[1] => Mux16.IN1
sel[1] => Mux17.IN1
sel[1] => Mux18.IN1
sel[1] => Mux19.IN1
sel[1] => Mux20.IN1
sel[1] => Mux21.IN1
sel[1] => Mux22.IN1
sel[1] => Mux23.IN1
sel[1] => Mux24.IN1
sel[1] => Mux25.IN1
sel[1] => Mux26.IN1
sel[1] => Mux27.IN1
sel[1] => Mux28.IN1
sel[1] => Mux29.IN1
sel[1] => Mux30.IN1
sel[1] => Mux31.IN1
A[0] => Mux31.IN3
A[1] => Mux30.IN3
A[2] => Mux29.IN3
A[3] => Mux28.IN3
A[4] => Mux27.IN3
A[5] => Mux26.IN3
A[6] => Mux25.IN3
A[7] => Mux24.IN3
A[8] => Mux23.IN3
A[9] => Mux22.IN3
A[10] => Mux21.IN3
A[11] => Mux20.IN3
A[12] => Mux19.IN3
A[13] => Mux18.IN3
A[14] => Mux17.IN3
A[15] => Mux16.IN3
A[16] => Mux15.IN3
A[17] => Mux14.IN3
A[18] => Mux13.IN3
A[19] => Mux12.IN3
A[20] => Mux11.IN3
A[21] => Mux10.IN3
A[22] => Mux9.IN3
A[23] => Mux8.IN3
A[24] => Mux7.IN3
A[25] => Mux6.IN3
A[26] => Mux5.IN3
A[27] => Mux4.IN3
A[28] => Mux3.IN3
A[29] => Mux2.IN3
A[30] => Mux1.IN3
A[31] => Mux0.IN3
B[0] => Mux31.IN4
B[1] => Mux30.IN4
B[2] => Mux29.IN4
B[3] => Mux28.IN4
B[4] => Mux27.IN4
B[5] => Mux26.IN4
B[6] => Mux25.IN4
B[7] => Mux24.IN4
B[8] => Mux23.IN4
B[9] => Mux22.IN4
B[10] => Mux21.IN4
B[11] => Mux20.IN4
B[12] => Mux19.IN4
B[13] => Mux18.IN4
B[14] => Mux17.IN4
B[15] => Mux16.IN4
B[16] => Mux15.IN4
B[17] => Mux14.IN4
B[18] => Mux13.IN4
B[19] => Mux12.IN4
B[20] => Mux11.IN4
B[21] => Mux10.IN4
B[22] => Mux9.IN4
B[23] => Mux8.IN4
B[24] => Mux7.IN4
B[25] => Mux6.IN4
B[26] => Mux5.IN4
B[27] => Mux4.IN4
B[28] => Mux3.IN4
B[29] => Mux2.IN4
B[30] => Mux1.IN4
B[31] => Mux0.IN4
C[0] => Mux31.IN5
C[1] => Mux30.IN5
C[2] => Mux29.IN5
C[3] => Mux28.IN5
C[4] => Mux27.IN5
C[5] => Mux26.IN5
C[6] => Mux25.IN5
C[7] => Mux24.IN5
C[8] => Mux23.IN5
C[9] => Mux22.IN5
C[10] => Mux21.IN5
C[11] => Mux20.IN5
C[12] => Mux19.IN5
C[13] => Mux18.IN5
C[14] => Mux17.IN5
C[15] => Mux16.IN5
C[16] => Mux15.IN5
C[17] => Mux14.IN5
C[18] => Mux13.IN5
C[19] => Mux12.IN5
C[20] => Mux11.IN5
C[21] => Mux10.IN5
C[22] => Mux9.IN5
C[23] => Mux8.IN5
C[24] => Mux7.IN5
C[25] => Mux6.IN5
C[26] => Mux5.IN5
C[27] => Mux4.IN5
C[28] => Mux3.IN5
C[29] => Mux2.IN5
C[30] => Mux1.IN5
C[31] => Mux0.IN5
S[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageEX:Execute|mux21MIPS:map_mux21MIPS_2
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
B[5] => S.DATAA
B[6] => S.DATAA
B[7] => S.DATAA
B[8] => S.DATAA
B[9] => S.DATAA
B[10] => S.DATAA
B[11] => S.DATAA
B[12] => S.DATAA
B[13] => S.DATAA
B[14] => S.DATAA
B[15] => S.DATAA
B[16] => S.DATAA
B[17] => S.DATAA
B[18] => S.DATAA
B[19] => S.DATAA
B[20] => S.DATAA
B[21] => S.DATAA
B[22] => S.DATAA
B[23] => S.DATAA
B[24] => S.DATAA
B[25] => S.DATAA
B[26] => S.DATAA
B[27] => S.DATAA
B[28] => S.DATAA
B[29] => S.DATAA
B[30] => S.DATAA
B[31] => S.DATAA
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageEX:Execute|ulaMIPS:map_ulaMIPS
opULA[0] => Mux0.IN18
opULA[0] => Mux1.IN19
opULA[0] => Mux2.IN19
opULA[0] => Mux3.IN19
opULA[0] => Mux4.IN19
opULA[0] => Mux5.IN19
opULA[0] => Mux6.IN19
opULA[0] => Mux7.IN19
opULA[0] => Mux8.IN19
opULA[0] => Mux9.IN19
opULA[0] => Mux10.IN19
opULA[0] => Mux11.IN19
opULA[0] => Mux12.IN19
opULA[0] => Mux13.IN19
opULA[0] => Mux14.IN19
opULA[0] => Mux15.IN19
opULA[0] => Mux16.IN19
opULA[0] => Mux17.IN19
opULA[0] => Mux18.IN19
opULA[0] => Mux19.IN19
opULA[0] => Mux20.IN19
opULA[0] => Mux21.IN19
opULA[0] => Mux22.IN19
opULA[0] => Mux23.IN19
opULA[0] => Mux24.IN19
opULA[0] => Mux25.IN19
opULA[0] => Mux26.IN19
opULA[0] => Mux27.IN19
opULA[0] => Mux28.IN19
opULA[0] => Mux29.IN19
opULA[0] => Mux30.IN19
opULA[0] => Mux31.IN18
opULA[0] => Mux32.IN19
opULA[1] => Mux0.IN17
opULA[1] => Mux1.IN18
opULA[1] => Mux2.IN18
opULA[1] => Mux3.IN18
opULA[1] => Mux4.IN18
opULA[1] => Mux5.IN18
opULA[1] => Mux6.IN18
opULA[1] => Mux7.IN18
opULA[1] => Mux8.IN18
opULA[1] => Mux9.IN18
opULA[1] => Mux10.IN18
opULA[1] => Mux11.IN18
opULA[1] => Mux12.IN18
opULA[1] => Mux13.IN18
opULA[1] => Mux14.IN18
opULA[1] => Mux15.IN18
opULA[1] => Mux16.IN18
opULA[1] => Mux17.IN18
opULA[1] => Mux18.IN18
opULA[1] => Mux19.IN18
opULA[1] => Mux20.IN18
opULA[1] => Mux21.IN18
opULA[1] => Mux22.IN18
opULA[1] => Mux23.IN18
opULA[1] => Mux24.IN18
opULA[1] => Mux25.IN18
opULA[1] => Mux26.IN18
opULA[1] => Mux27.IN18
opULA[1] => Mux28.IN18
opULA[1] => Mux29.IN18
opULA[1] => Mux30.IN18
opULA[1] => Mux31.IN17
opULA[1] => Mux32.IN18
opULA[2] => Mux0.IN16
opULA[2] => Mux1.IN17
opULA[2] => Mux2.IN17
opULA[2] => Mux3.IN17
opULA[2] => Mux4.IN17
opULA[2] => Mux5.IN17
opULA[2] => Mux6.IN17
opULA[2] => Mux7.IN17
opULA[2] => Mux8.IN17
opULA[2] => Mux9.IN17
opULA[2] => Mux10.IN17
opULA[2] => Mux11.IN17
opULA[2] => Mux12.IN17
opULA[2] => Mux13.IN17
opULA[2] => Mux14.IN17
opULA[2] => Mux15.IN17
opULA[2] => Mux16.IN17
opULA[2] => Mux17.IN17
opULA[2] => Mux18.IN17
opULA[2] => Mux19.IN17
opULA[2] => Mux20.IN17
opULA[2] => Mux21.IN17
opULA[2] => Mux22.IN17
opULA[2] => Mux23.IN17
opULA[2] => Mux24.IN17
opULA[2] => Mux25.IN17
opULA[2] => Mux26.IN17
opULA[2] => Mux27.IN17
opULA[2] => Mux28.IN17
opULA[2] => Mux29.IN17
opULA[2] => Mux30.IN17
opULA[2] => Mux31.IN16
opULA[2] => Mux32.IN17
opULA[3] => Mux0.IN15
opULA[3] => Mux1.IN16
opULA[3] => Mux2.IN16
opULA[3] => Mux3.IN16
opULA[3] => Mux4.IN16
opULA[3] => Mux5.IN16
opULA[3] => Mux6.IN16
opULA[3] => Mux7.IN16
opULA[3] => Mux8.IN16
opULA[3] => Mux9.IN16
opULA[3] => Mux10.IN16
opULA[3] => Mux11.IN16
opULA[3] => Mux12.IN16
opULA[3] => Mux13.IN16
opULA[3] => Mux14.IN16
opULA[3] => Mux15.IN16
opULA[3] => Mux16.IN16
opULA[3] => Mux17.IN16
opULA[3] => Mux18.IN16
opULA[3] => Mux19.IN16
opULA[3] => Mux20.IN16
opULA[3] => Mux21.IN16
opULA[3] => Mux22.IN16
opULA[3] => Mux23.IN16
opULA[3] => Mux24.IN16
opULA[3] => Mux25.IN16
opULA[3] => Mux26.IN16
opULA[3] => Mux27.IN16
opULA[3] => Mux28.IN16
opULA[3] => Mux29.IN16
opULA[3] => Mux30.IN16
opULA[3] => Mux31.IN15
opULA[3] => Mux32.IN16
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => Add0.IN32
A[0] => LessThan0.IN64
A[0] => LessThan3.IN64
A[0] => Add1.IN64
A[0] => LessThan6.IN32
A[0] => LessThan8.IN32
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => ShiftRight0.IN5
A[0] => ShiftRight1.IN4
A[0] => ShiftLeft0.IN5
A[0] => Mux31.IN11
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => Add0.IN31
A[1] => LessThan0.IN63
A[1] => LessThan3.IN63
A[1] => Add1.IN63
A[1] => LessThan6.IN31
A[1] => LessThan8.IN31
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => ShiftRight0.IN4
A[1] => ShiftRight1.IN3
A[1] => ShiftLeft0.IN4
A[1] => Mux30.IN12
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => Add0.IN30
A[2] => LessThan0.IN62
A[2] => LessThan3.IN62
A[2] => Add1.IN62
A[2] => LessThan6.IN30
A[2] => LessThan8.IN30
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => ShiftRight0.IN3
A[2] => ShiftRight1.IN2
A[2] => ShiftLeft0.IN3
A[2] => Mux29.IN12
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => Add0.IN29
A[3] => LessThan0.IN61
A[3] => LessThan3.IN61
A[3] => Add1.IN61
A[3] => LessThan6.IN29
A[3] => LessThan8.IN29
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => ShiftRight0.IN2
A[3] => ShiftRight1.IN1
A[3] => ShiftLeft0.IN2
A[3] => Mux28.IN12
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => Add0.IN28
A[4] => LessThan0.IN60
A[4] => LessThan3.IN60
A[4] => Add1.IN60
A[4] => LessThan6.IN28
A[4] => LessThan8.IN28
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => ShiftRight0.IN1
A[4] => ShiftRight1.IN0
A[4] => ShiftLeft0.IN1
A[4] => Mux27.IN12
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => Add0.IN27
A[5] => LessThan0.IN59
A[5] => LessThan3.IN59
A[5] => Add1.IN59
A[5] => LessThan6.IN27
A[5] => LessThan8.IN27
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => Mux26.IN12
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => Add0.IN26
A[6] => LessThan0.IN58
A[6] => LessThan3.IN58
A[6] => Add1.IN58
A[6] => LessThan6.IN26
A[6] => LessThan8.IN26
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => Mux25.IN12
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => Add0.IN25
A[7] => LessThan0.IN57
A[7] => LessThan3.IN57
A[7] => Add1.IN57
A[7] => LessThan6.IN25
A[7] => LessThan8.IN25
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => Mux24.IN12
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => Add0.IN24
A[8] => LessThan0.IN56
A[8] => LessThan3.IN56
A[8] => Add1.IN56
A[8] => LessThan6.IN24
A[8] => LessThan8.IN24
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => Mux23.IN12
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => Add0.IN23
A[9] => LessThan0.IN55
A[9] => LessThan3.IN55
A[9] => Add1.IN55
A[9] => LessThan6.IN23
A[9] => LessThan8.IN23
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => Mux22.IN12
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => Add0.IN22
A[10] => LessThan0.IN54
A[10] => LessThan3.IN54
A[10] => Add1.IN54
A[10] => LessThan6.IN22
A[10] => LessThan8.IN22
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => Mux21.IN12
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => Add0.IN21
A[11] => LessThan0.IN53
A[11] => LessThan3.IN53
A[11] => Add1.IN53
A[11] => LessThan6.IN21
A[11] => LessThan8.IN21
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => Mux20.IN12
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => Add0.IN20
A[12] => LessThan0.IN52
A[12] => LessThan3.IN52
A[12] => Add1.IN52
A[12] => LessThan6.IN20
A[12] => LessThan8.IN20
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => Mux19.IN12
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => Add0.IN19
A[13] => LessThan0.IN51
A[13] => LessThan3.IN51
A[13] => Add1.IN51
A[13] => LessThan6.IN19
A[13] => LessThan8.IN19
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => Mux18.IN12
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => Add0.IN18
A[14] => LessThan0.IN50
A[14] => LessThan3.IN50
A[14] => Add1.IN50
A[14] => LessThan6.IN18
A[14] => LessThan8.IN18
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => Mux17.IN12
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => Add0.IN17
A[15] => LessThan0.IN49
A[15] => LessThan3.IN49
A[15] => Add1.IN49
A[15] => LessThan6.IN17
A[15] => LessThan8.IN17
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => Mux16.IN12
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => Add0.IN16
A[16] => LessThan0.IN48
A[16] => LessThan3.IN48
A[16] => Add1.IN48
A[16] => LessThan6.IN16
A[16] => LessThan8.IN16
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => Mux15.IN12
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => Add0.IN15
A[17] => LessThan0.IN47
A[17] => LessThan3.IN47
A[17] => Add1.IN47
A[17] => LessThan6.IN15
A[17] => LessThan8.IN15
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => Mux14.IN12
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => Add0.IN14
A[18] => LessThan0.IN46
A[18] => LessThan3.IN46
A[18] => Add1.IN46
A[18] => LessThan6.IN14
A[18] => LessThan8.IN14
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => Mux13.IN12
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => Add0.IN13
A[19] => LessThan0.IN45
A[19] => LessThan3.IN45
A[19] => Add1.IN45
A[19] => LessThan6.IN13
A[19] => LessThan8.IN13
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => Mux12.IN12
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => Add0.IN12
A[20] => LessThan0.IN44
A[20] => LessThan3.IN44
A[20] => Add1.IN44
A[20] => LessThan6.IN12
A[20] => LessThan8.IN12
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => Mux11.IN12
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => Add0.IN11
A[21] => LessThan0.IN43
A[21] => LessThan3.IN43
A[21] => Add1.IN43
A[21] => LessThan6.IN11
A[21] => LessThan8.IN11
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => Mux10.IN12
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => Add0.IN10
A[22] => LessThan0.IN42
A[22] => LessThan3.IN42
A[22] => Add1.IN42
A[22] => LessThan6.IN10
A[22] => LessThan8.IN10
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => Mux9.IN12
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => Add0.IN9
A[23] => LessThan0.IN41
A[23] => LessThan3.IN41
A[23] => Add1.IN41
A[23] => LessThan6.IN9
A[23] => LessThan8.IN9
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => Mux8.IN12
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => Add0.IN8
A[24] => LessThan0.IN40
A[24] => LessThan3.IN40
A[24] => Add1.IN40
A[24] => LessThan6.IN8
A[24] => LessThan8.IN8
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => Mux7.IN12
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => Add0.IN7
A[25] => LessThan0.IN39
A[25] => LessThan3.IN39
A[25] => Add1.IN39
A[25] => LessThan6.IN7
A[25] => LessThan8.IN7
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => Mux6.IN12
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => Add0.IN6
A[26] => LessThan0.IN38
A[26] => LessThan3.IN38
A[26] => Add1.IN38
A[26] => LessThan6.IN6
A[26] => LessThan8.IN6
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => Mux5.IN12
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => Add0.IN5
A[27] => LessThan0.IN37
A[27] => LessThan3.IN37
A[27] => Add1.IN37
A[27] => LessThan6.IN5
A[27] => LessThan8.IN5
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => Mux4.IN12
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => Add0.IN4
A[28] => LessThan0.IN36
A[28] => LessThan3.IN36
A[28] => Add1.IN36
A[28] => LessThan6.IN4
A[28] => LessThan8.IN4
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => Mux3.IN12
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => Add0.IN3
A[29] => LessThan0.IN35
A[29] => LessThan3.IN35
A[29] => Add1.IN35
A[29] => LessThan6.IN3
A[29] => LessThan8.IN3
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => Mux2.IN12
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => Add0.IN2
A[30] => LessThan0.IN34
A[30] => LessThan3.IN34
A[30] => Add1.IN34
A[30] => LessThan6.IN2
A[30] => LessThan8.IN2
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => Mux1.IN12
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => Add0.IN1
A[31] => LessThan0.IN33
A[31] => LessThan3.IN33
A[31] => Add1.IN33
A[31] => LessThan6.IN1
A[31] => LessThan8.IN1
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => Mux0.IN11
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add0.IN64
B[0] => LessThan1.IN64
B[0] => LessThan4.IN64
B[0] => ShiftRight0.IN37
B[0] => ShiftRight1.IN37
B[0] => ShiftLeft0.IN37
B[0] => LessThan6.IN64
B[0] => LessThan8.IN64
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add1.IN32
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add0.IN63
B[1] => LessThan1.IN63
B[1] => LessThan4.IN63
B[1] => ShiftRight0.IN36
B[1] => ShiftRight1.IN36
B[1] => ShiftLeft0.IN36
B[1] => LessThan6.IN63
B[1] => LessThan8.IN63
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add1.IN31
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add0.IN62
B[2] => LessThan1.IN62
B[2] => LessThan4.IN62
B[2] => ShiftRight0.IN35
B[2] => ShiftRight1.IN35
B[2] => ShiftLeft0.IN35
B[2] => LessThan6.IN62
B[2] => LessThan8.IN62
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add1.IN30
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add0.IN61
B[3] => LessThan1.IN61
B[3] => LessThan4.IN61
B[3] => ShiftRight0.IN34
B[3] => ShiftRight1.IN34
B[3] => ShiftLeft0.IN34
B[3] => LessThan6.IN61
B[3] => LessThan8.IN61
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add1.IN29
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add0.IN60
B[4] => LessThan1.IN60
B[4] => LessThan4.IN60
B[4] => ShiftRight0.IN33
B[4] => ShiftRight1.IN33
B[4] => ShiftLeft0.IN33
B[4] => LessThan6.IN60
B[4] => LessThan8.IN60
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add1.IN28
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add0.IN59
B[5] => LessThan1.IN59
B[5] => LessThan4.IN59
B[5] => ShiftRight0.IN32
B[5] => ShiftRight1.IN32
B[5] => ShiftLeft0.IN32
B[5] => LessThan6.IN59
B[5] => LessThan8.IN59
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add1.IN27
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add0.IN58
B[6] => LessThan1.IN58
B[6] => LessThan4.IN58
B[6] => ShiftRight0.IN31
B[6] => ShiftRight1.IN31
B[6] => ShiftLeft0.IN31
B[6] => LessThan6.IN58
B[6] => LessThan8.IN58
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add1.IN26
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add0.IN57
B[7] => LessThan1.IN57
B[7] => LessThan4.IN57
B[7] => ShiftRight0.IN30
B[7] => ShiftRight1.IN30
B[7] => ShiftLeft0.IN30
B[7] => LessThan6.IN57
B[7] => LessThan8.IN57
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add1.IN25
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add0.IN56
B[8] => LessThan1.IN56
B[8] => LessThan4.IN56
B[8] => ShiftRight0.IN29
B[8] => ShiftRight1.IN29
B[8] => ShiftLeft0.IN29
B[8] => LessThan6.IN56
B[8] => LessThan8.IN56
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add1.IN24
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add0.IN55
B[9] => LessThan1.IN55
B[9] => LessThan4.IN55
B[9] => ShiftRight0.IN28
B[9] => ShiftRight1.IN28
B[9] => ShiftLeft0.IN28
B[9] => LessThan6.IN55
B[9] => LessThan8.IN55
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add1.IN23
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add0.IN54
B[10] => LessThan1.IN54
B[10] => LessThan4.IN54
B[10] => ShiftRight0.IN27
B[10] => ShiftRight1.IN27
B[10] => ShiftLeft0.IN27
B[10] => LessThan6.IN54
B[10] => LessThan8.IN54
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add1.IN22
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add0.IN53
B[11] => LessThan1.IN53
B[11] => LessThan4.IN53
B[11] => ShiftRight0.IN26
B[11] => ShiftRight1.IN26
B[11] => ShiftLeft0.IN26
B[11] => LessThan6.IN53
B[11] => LessThan8.IN53
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add1.IN21
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add0.IN52
B[12] => LessThan1.IN52
B[12] => LessThan4.IN52
B[12] => ShiftRight0.IN25
B[12] => ShiftRight1.IN25
B[12] => ShiftLeft0.IN25
B[12] => LessThan6.IN52
B[12] => LessThan8.IN52
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add1.IN20
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add0.IN51
B[13] => LessThan1.IN51
B[13] => LessThan4.IN51
B[13] => ShiftRight0.IN24
B[13] => ShiftRight1.IN24
B[13] => ShiftLeft0.IN24
B[13] => LessThan6.IN51
B[13] => LessThan8.IN51
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add1.IN19
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add0.IN50
B[14] => LessThan1.IN50
B[14] => LessThan4.IN50
B[14] => ShiftRight0.IN23
B[14] => ShiftRight1.IN23
B[14] => ShiftLeft0.IN23
B[14] => LessThan6.IN50
B[14] => LessThan8.IN50
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add1.IN18
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add0.IN49
B[15] => LessThan1.IN49
B[15] => LessThan4.IN49
B[15] => ShiftRight0.IN22
B[15] => ShiftRight1.IN22
B[15] => ShiftLeft0.IN22
B[15] => LessThan6.IN49
B[15] => LessThan8.IN49
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add1.IN17
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add0.IN48
B[16] => LessThan1.IN48
B[16] => LessThan4.IN48
B[16] => ShiftRight0.IN21
B[16] => ShiftRight1.IN21
B[16] => ShiftLeft0.IN21
B[16] => LessThan6.IN48
B[16] => LessThan8.IN48
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add1.IN16
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add0.IN47
B[17] => LessThan1.IN47
B[17] => LessThan4.IN47
B[17] => ShiftRight0.IN20
B[17] => ShiftRight1.IN20
B[17] => ShiftLeft0.IN20
B[17] => LessThan6.IN47
B[17] => LessThan8.IN47
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add1.IN15
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add0.IN46
B[18] => LessThan1.IN46
B[18] => LessThan4.IN46
B[18] => ShiftRight0.IN19
B[18] => ShiftRight1.IN19
B[18] => ShiftLeft0.IN19
B[18] => LessThan6.IN46
B[18] => LessThan8.IN46
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add1.IN14
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add0.IN45
B[19] => LessThan1.IN45
B[19] => LessThan4.IN45
B[19] => ShiftRight0.IN18
B[19] => ShiftRight1.IN18
B[19] => ShiftLeft0.IN18
B[19] => LessThan6.IN45
B[19] => LessThan8.IN45
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add1.IN13
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add0.IN44
B[20] => LessThan1.IN44
B[20] => LessThan4.IN44
B[20] => ShiftRight0.IN17
B[20] => ShiftRight1.IN17
B[20] => ShiftLeft0.IN17
B[20] => LessThan6.IN44
B[20] => LessThan8.IN44
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add1.IN12
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add0.IN43
B[21] => LessThan1.IN43
B[21] => LessThan4.IN43
B[21] => ShiftRight0.IN16
B[21] => ShiftRight1.IN16
B[21] => ShiftLeft0.IN16
B[21] => LessThan6.IN43
B[21] => LessThan8.IN43
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add1.IN11
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add0.IN42
B[22] => LessThan1.IN42
B[22] => LessThan4.IN42
B[22] => ShiftRight0.IN15
B[22] => ShiftRight1.IN15
B[22] => ShiftLeft0.IN15
B[22] => LessThan6.IN42
B[22] => LessThan8.IN42
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add1.IN10
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add0.IN41
B[23] => LessThan1.IN41
B[23] => LessThan4.IN41
B[23] => ShiftRight0.IN14
B[23] => ShiftRight1.IN14
B[23] => ShiftLeft0.IN14
B[23] => LessThan6.IN41
B[23] => LessThan8.IN41
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add1.IN9
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add0.IN40
B[24] => LessThan1.IN40
B[24] => LessThan4.IN40
B[24] => ShiftRight0.IN13
B[24] => ShiftRight1.IN13
B[24] => ShiftLeft0.IN13
B[24] => LessThan6.IN40
B[24] => LessThan8.IN40
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add1.IN8
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add0.IN39
B[25] => LessThan1.IN39
B[25] => LessThan4.IN39
B[25] => ShiftRight0.IN12
B[25] => ShiftRight1.IN12
B[25] => ShiftLeft0.IN12
B[25] => LessThan6.IN39
B[25] => LessThan8.IN39
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add1.IN7
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add0.IN38
B[26] => LessThan1.IN38
B[26] => LessThan4.IN38
B[26] => ShiftRight0.IN11
B[26] => ShiftRight1.IN11
B[26] => ShiftLeft0.IN11
B[26] => LessThan6.IN38
B[26] => LessThan8.IN38
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add1.IN6
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add0.IN37
B[27] => LessThan1.IN37
B[27] => LessThan4.IN37
B[27] => ShiftRight0.IN10
B[27] => ShiftRight1.IN10
B[27] => ShiftLeft0.IN10
B[27] => LessThan6.IN37
B[27] => LessThan8.IN37
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add1.IN5
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add0.IN36
B[28] => LessThan1.IN36
B[28] => LessThan4.IN36
B[28] => ShiftRight0.IN9
B[28] => ShiftRight1.IN9
B[28] => ShiftLeft0.IN9
B[28] => LessThan6.IN36
B[28] => LessThan8.IN36
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add1.IN4
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add0.IN35
B[29] => LessThan1.IN35
B[29] => LessThan4.IN35
B[29] => ShiftRight0.IN8
B[29] => ShiftRight1.IN8
B[29] => ShiftLeft0.IN8
B[29] => LessThan6.IN35
B[29] => LessThan8.IN35
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add1.IN3
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add0.IN34
B[30] => LessThan1.IN34
B[30] => LessThan4.IN34
B[30] => ShiftRight0.IN7
B[30] => ShiftRight1.IN7
B[30] => ShiftLeft0.IN7
B[30] => LessThan6.IN34
B[30] => LessThan8.IN34
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add1.IN2
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add0.IN33
B[31] => LessThan1.IN33
B[31] => LessThan4.IN33
B[31] => ShiftRight0.IN6
B[31] => ShiftRight1.IN5
B[31] => ShiftRight1.IN6
B[31] => ShiftLeft0.IN6
B[31] => LessThan6.IN33
B[31] => LessThan8.IN33
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add1.IN1
S[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ovfl <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageMEM:Memory
RegWriteM => RegWriteM_S.DATAIN
MemtoRegM => MemtoRegM_S.DATAIN
MemWriteM => dataMIPS:map_DataMemory.wren
clk => dataMIPS:map_DataMemory.clock
ALUOutM[0] => dataMIPS:map_DataMemory.address[0]
ALUOutM[1] => dataMIPS:map_DataMemory.address[1]
ALUOutM[2] => dataMIPS:map_DataMemory.address[2]
ALUOutM[3] => dataMIPS:map_DataMemory.address[3]
ALUOutM[4] => dataMIPS:map_DataMemory.address[4]
ALUOutM[5] => dataMIPS:map_DataMemory.address[5]
ALUOutM[6] => dataMIPS:map_DataMemory.address[6]
ALUOutM[7] => dataMIPS:map_DataMemory.address[7]
ALUOutM[8] => ~NO_FANOUT~
ALUOutM[9] => ~NO_FANOUT~
ALUOutM[10] => ~NO_FANOUT~
ALUOutM[11] => ~NO_FANOUT~
ALUOutM[12] => ~NO_FANOUT~
ALUOutM[13] => ~NO_FANOUT~
ALUOutM[14] => ~NO_FANOUT~
ALUOutM[15] => ~NO_FANOUT~
ALUOutM[16] => ~NO_FANOUT~
ALUOutM[17] => ~NO_FANOUT~
ALUOutM[18] => ~NO_FANOUT~
ALUOutM[19] => ~NO_FANOUT~
ALUOutM[20] => ~NO_FANOUT~
ALUOutM[21] => ~NO_FANOUT~
ALUOutM[22] => ~NO_FANOUT~
ALUOutM[23] => ~NO_FANOUT~
ALUOutM[24] => ~NO_FANOUT~
ALUOutM[25] => ~NO_FANOUT~
ALUOutM[26] => ~NO_FANOUT~
ALUOutM[27] => ~NO_FANOUT~
ALUOutM[28] => ~NO_FANOUT~
ALUOutM[29] => ~NO_FANOUT~
ALUOutM[30] => ~NO_FANOUT~
ALUOutM[31] => ~NO_FANOUT~
WriteDataM[0] => dataMIPS:map_DataMemory.data[0]
WriteDataM[1] => dataMIPS:map_DataMemory.data[1]
WriteDataM[2] => dataMIPS:map_DataMemory.data[2]
WriteDataM[3] => dataMIPS:map_DataMemory.data[3]
WriteDataM[4] => dataMIPS:map_DataMemory.data[4]
WriteDataM[5] => dataMIPS:map_DataMemory.data[5]
WriteDataM[6] => dataMIPS:map_DataMemory.data[6]
WriteDataM[7] => dataMIPS:map_DataMemory.data[7]
WriteDataM[8] => dataMIPS:map_DataMemory.data[8]
WriteDataM[9] => dataMIPS:map_DataMemory.data[9]
WriteDataM[10] => dataMIPS:map_DataMemory.data[10]
WriteDataM[11] => dataMIPS:map_DataMemory.data[11]
WriteDataM[12] => dataMIPS:map_DataMemory.data[12]
WriteDataM[13] => dataMIPS:map_DataMemory.data[13]
WriteDataM[14] => dataMIPS:map_DataMemory.data[14]
WriteDataM[15] => dataMIPS:map_DataMemory.data[15]
WriteDataM[16] => dataMIPS:map_DataMemory.data[16]
WriteDataM[17] => dataMIPS:map_DataMemory.data[17]
WriteDataM[18] => dataMIPS:map_DataMemory.data[18]
WriteDataM[19] => dataMIPS:map_DataMemory.data[19]
WriteDataM[20] => dataMIPS:map_DataMemory.data[20]
WriteDataM[21] => dataMIPS:map_DataMemory.data[21]
WriteDataM[22] => dataMIPS:map_DataMemory.data[22]
WriteDataM[23] => dataMIPS:map_DataMemory.data[23]
WriteDataM[24] => dataMIPS:map_DataMemory.data[24]
WriteDataM[25] => dataMIPS:map_DataMemory.data[25]
WriteDataM[26] => dataMIPS:map_DataMemory.data[26]
WriteDataM[27] => dataMIPS:map_DataMemory.data[27]
WriteDataM[28] => dataMIPS:map_DataMemory.data[28]
WriteDataM[29] => dataMIPS:map_DataMemory.data[29]
WriteDataM[30] => dataMIPS:map_DataMemory.data[30]
WriteDataM[31] => dataMIPS:map_DataMemory.data[31]
WriteRegM[0] => WriteRegM_S[0].DATAIN
WriteRegM[1] => WriteRegM_S[1].DATAIN
WriteRegM[2] => WriteRegM_S[2].DATAIN
WriteRegM[3] => WriteRegM_S[3].DATAIN
WriteRegM[4] => WriteRegM_S[4].DATAIN
ReadDataM[0] <= dataMIPS:map_DataMemory.q[0]
ReadDataM[1] <= dataMIPS:map_DataMemory.q[1]
ReadDataM[2] <= dataMIPS:map_DataMemory.q[2]
ReadDataM[3] <= dataMIPS:map_DataMemory.q[3]
ReadDataM[4] <= dataMIPS:map_DataMemory.q[4]
ReadDataM[5] <= dataMIPS:map_DataMemory.q[5]
ReadDataM[6] <= dataMIPS:map_DataMemory.q[6]
ReadDataM[7] <= dataMIPS:map_DataMemory.q[7]
ReadDataM[8] <= dataMIPS:map_DataMemory.q[8]
ReadDataM[9] <= dataMIPS:map_DataMemory.q[9]
ReadDataM[10] <= dataMIPS:map_DataMemory.q[10]
ReadDataM[11] <= dataMIPS:map_DataMemory.q[11]
ReadDataM[12] <= dataMIPS:map_DataMemory.q[12]
ReadDataM[13] <= dataMIPS:map_DataMemory.q[13]
ReadDataM[14] <= dataMIPS:map_DataMemory.q[14]
ReadDataM[15] <= dataMIPS:map_DataMemory.q[15]
ReadDataM[16] <= dataMIPS:map_DataMemory.q[16]
ReadDataM[17] <= dataMIPS:map_DataMemory.q[17]
ReadDataM[18] <= dataMIPS:map_DataMemory.q[18]
ReadDataM[19] <= dataMIPS:map_DataMemory.q[19]
ReadDataM[20] <= dataMIPS:map_DataMemory.q[20]
ReadDataM[21] <= dataMIPS:map_DataMemory.q[21]
ReadDataM[22] <= dataMIPS:map_DataMemory.q[22]
ReadDataM[23] <= dataMIPS:map_DataMemory.q[23]
ReadDataM[24] <= dataMIPS:map_DataMemory.q[24]
ReadDataM[25] <= dataMIPS:map_DataMemory.q[25]
ReadDataM[26] <= dataMIPS:map_DataMemory.q[26]
ReadDataM[27] <= dataMIPS:map_DataMemory.q[27]
ReadDataM[28] <= dataMIPS:map_DataMemory.q[28]
ReadDataM[29] <= dataMIPS:map_DataMemory.q[29]
ReadDataM[30] <= dataMIPS:map_DataMemory.q[30]
ReadDataM[31] <= dataMIPS:map_DataMemory.q[31]
WriteRegM_S[0] <= WriteRegM[0].DB_MAX_OUTPUT_PORT_TYPE
WriteRegM_S[1] <= WriteRegM[1].DB_MAX_OUTPUT_PORT_TYPE
WriteRegM_S[2] <= WriteRegM[2].DB_MAX_OUTPUT_PORT_TYPE
WriteRegM_S[3] <= WriteRegM[3].DB_MAX_OUTPUT_PORT_TYPE
WriteRegM_S[4] <= WriteRegM[4].DB_MAX_OUTPUT_PORT_TYPE
RegWriteM_S <= RegWriteM.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegM_S <= MemtoRegM.DB_MAX_OUTPUT_PORT_TYPE


|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component
wren_a => altsyncram_k1d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k1d1:auto_generated.data_a[0]
data_a[1] => altsyncram_k1d1:auto_generated.data_a[1]
data_a[2] => altsyncram_k1d1:auto_generated.data_a[2]
data_a[3] => altsyncram_k1d1:auto_generated.data_a[3]
data_a[4] => altsyncram_k1d1:auto_generated.data_a[4]
data_a[5] => altsyncram_k1d1:auto_generated.data_a[5]
data_a[6] => altsyncram_k1d1:auto_generated.data_a[6]
data_a[7] => altsyncram_k1d1:auto_generated.data_a[7]
data_a[8] => altsyncram_k1d1:auto_generated.data_a[8]
data_a[9] => altsyncram_k1d1:auto_generated.data_a[9]
data_a[10] => altsyncram_k1d1:auto_generated.data_a[10]
data_a[11] => altsyncram_k1d1:auto_generated.data_a[11]
data_a[12] => altsyncram_k1d1:auto_generated.data_a[12]
data_a[13] => altsyncram_k1d1:auto_generated.data_a[13]
data_a[14] => altsyncram_k1d1:auto_generated.data_a[14]
data_a[15] => altsyncram_k1d1:auto_generated.data_a[15]
data_a[16] => altsyncram_k1d1:auto_generated.data_a[16]
data_a[17] => altsyncram_k1d1:auto_generated.data_a[17]
data_a[18] => altsyncram_k1d1:auto_generated.data_a[18]
data_a[19] => altsyncram_k1d1:auto_generated.data_a[19]
data_a[20] => altsyncram_k1d1:auto_generated.data_a[20]
data_a[21] => altsyncram_k1d1:auto_generated.data_a[21]
data_a[22] => altsyncram_k1d1:auto_generated.data_a[22]
data_a[23] => altsyncram_k1d1:auto_generated.data_a[23]
data_a[24] => altsyncram_k1d1:auto_generated.data_a[24]
data_a[25] => altsyncram_k1d1:auto_generated.data_a[25]
data_a[26] => altsyncram_k1d1:auto_generated.data_a[26]
data_a[27] => altsyncram_k1d1:auto_generated.data_a[27]
data_a[28] => altsyncram_k1d1:auto_generated.data_a[28]
data_a[29] => altsyncram_k1d1:auto_generated.data_a[29]
data_a[30] => altsyncram_k1d1:auto_generated.data_a[30]
data_a[31] => altsyncram_k1d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k1d1:auto_generated.address_a[0]
address_a[1] => altsyncram_k1d1:auto_generated.address_a[1]
address_a[2] => altsyncram_k1d1:auto_generated.address_a[2]
address_a[3] => altsyncram_k1d1:auto_generated.address_a[3]
address_a[4] => altsyncram_k1d1:auto_generated.address_a[4]
address_a[5] => altsyncram_k1d1:auto_generated.address_a[5]
address_a[6] => altsyncram_k1d1:auto_generated.address_a[6]
address_a[7] => altsyncram_k1d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k1d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k1d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k1d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k1d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k1d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k1d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k1d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k1d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k1d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k1d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k1d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k1d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k1d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k1d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k1d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k1d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k1d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k1d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k1d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k1d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k1d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k1d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k1d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k1d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k1d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k1d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k1d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k1d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k1d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k1d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k1d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k1d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k1d1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mipsPipe_line|stageWB:WriteBack
memtoregW => mux21MIPS:map_mux21MIPS.sel
ALUoutW[0] => mux21MIPS:map_mux21MIPS.A[0]
ALUoutW[1] => mux21MIPS:map_mux21MIPS.A[1]
ALUoutW[2] => mux21MIPS:map_mux21MIPS.A[2]
ALUoutW[3] => mux21MIPS:map_mux21MIPS.A[3]
ALUoutW[4] => mux21MIPS:map_mux21MIPS.A[4]
ALUoutW[5] => mux21MIPS:map_mux21MIPS.A[5]
ALUoutW[6] => mux21MIPS:map_mux21MIPS.A[6]
ALUoutW[7] => mux21MIPS:map_mux21MIPS.A[7]
ALUoutW[8] => mux21MIPS:map_mux21MIPS.A[8]
ALUoutW[9] => mux21MIPS:map_mux21MIPS.A[9]
ALUoutW[10] => mux21MIPS:map_mux21MIPS.A[10]
ALUoutW[11] => mux21MIPS:map_mux21MIPS.A[11]
ALUoutW[12] => mux21MIPS:map_mux21MIPS.A[12]
ALUoutW[13] => mux21MIPS:map_mux21MIPS.A[13]
ALUoutW[14] => mux21MIPS:map_mux21MIPS.A[14]
ALUoutW[15] => mux21MIPS:map_mux21MIPS.A[15]
ALUoutW[16] => mux21MIPS:map_mux21MIPS.A[16]
ALUoutW[17] => mux21MIPS:map_mux21MIPS.A[17]
ALUoutW[18] => mux21MIPS:map_mux21MIPS.A[18]
ALUoutW[19] => mux21MIPS:map_mux21MIPS.A[19]
ALUoutW[20] => mux21MIPS:map_mux21MIPS.A[20]
ALUoutW[21] => mux21MIPS:map_mux21MIPS.A[21]
ALUoutW[22] => mux21MIPS:map_mux21MIPS.A[22]
ALUoutW[23] => mux21MIPS:map_mux21MIPS.A[23]
ALUoutW[24] => mux21MIPS:map_mux21MIPS.A[24]
ALUoutW[25] => mux21MIPS:map_mux21MIPS.A[25]
ALUoutW[26] => mux21MIPS:map_mux21MIPS.A[26]
ALUoutW[27] => mux21MIPS:map_mux21MIPS.A[27]
ALUoutW[28] => mux21MIPS:map_mux21MIPS.A[28]
ALUoutW[29] => mux21MIPS:map_mux21MIPS.A[29]
ALUoutW[30] => mux21MIPS:map_mux21MIPS.A[30]
ALUoutW[31] => mux21MIPS:map_mux21MIPS.A[31]
ReadDataW[0] => mux21MIPS:map_mux21MIPS.B[0]
ReadDataW[1] => mux21MIPS:map_mux21MIPS.B[1]
ReadDataW[2] => mux21MIPS:map_mux21MIPS.B[2]
ReadDataW[3] => mux21MIPS:map_mux21MIPS.B[3]
ReadDataW[4] => mux21MIPS:map_mux21MIPS.B[4]
ReadDataW[5] => mux21MIPS:map_mux21MIPS.B[5]
ReadDataW[6] => mux21MIPS:map_mux21MIPS.B[6]
ReadDataW[7] => mux21MIPS:map_mux21MIPS.B[7]
ReadDataW[8] => mux21MIPS:map_mux21MIPS.B[8]
ReadDataW[9] => mux21MIPS:map_mux21MIPS.B[9]
ReadDataW[10] => mux21MIPS:map_mux21MIPS.B[10]
ReadDataW[11] => mux21MIPS:map_mux21MIPS.B[11]
ReadDataW[12] => mux21MIPS:map_mux21MIPS.B[12]
ReadDataW[13] => mux21MIPS:map_mux21MIPS.B[13]
ReadDataW[14] => mux21MIPS:map_mux21MIPS.B[14]
ReadDataW[15] => mux21MIPS:map_mux21MIPS.B[15]
ReadDataW[16] => mux21MIPS:map_mux21MIPS.B[16]
ReadDataW[17] => mux21MIPS:map_mux21MIPS.B[17]
ReadDataW[18] => mux21MIPS:map_mux21MIPS.B[18]
ReadDataW[19] => mux21MIPS:map_mux21MIPS.B[19]
ReadDataW[20] => mux21MIPS:map_mux21MIPS.B[20]
ReadDataW[21] => mux21MIPS:map_mux21MIPS.B[21]
ReadDataW[22] => mux21MIPS:map_mux21MIPS.B[22]
ReadDataW[23] => mux21MIPS:map_mux21MIPS.B[23]
ReadDataW[24] => mux21MIPS:map_mux21MIPS.B[24]
ReadDataW[25] => mux21MIPS:map_mux21MIPS.B[25]
ReadDataW[26] => mux21MIPS:map_mux21MIPS.B[26]
ReadDataW[27] => mux21MIPS:map_mux21MIPS.B[27]
ReadDataW[28] => mux21MIPS:map_mux21MIPS.B[28]
ReadDataW[29] => mux21MIPS:map_mux21MIPS.B[29]
ReadDataW[30] => mux21MIPS:map_mux21MIPS.B[30]
ReadDataW[31] => mux21MIPS:map_mux21MIPS.B[31]
ResultW[0] <= mux21MIPS:map_mux21MIPS.S[0]
ResultW[1] <= mux21MIPS:map_mux21MIPS.S[1]
ResultW[2] <= mux21MIPS:map_mux21MIPS.S[2]
ResultW[3] <= mux21MIPS:map_mux21MIPS.S[3]
ResultW[4] <= mux21MIPS:map_mux21MIPS.S[4]
ResultW[5] <= mux21MIPS:map_mux21MIPS.S[5]
ResultW[6] <= mux21MIPS:map_mux21MIPS.S[6]
ResultW[7] <= mux21MIPS:map_mux21MIPS.S[7]
ResultW[8] <= mux21MIPS:map_mux21MIPS.S[8]
ResultW[9] <= mux21MIPS:map_mux21MIPS.S[9]
ResultW[10] <= mux21MIPS:map_mux21MIPS.S[10]
ResultW[11] <= mux21MIPS:map_mux21MIPS.S[11]
ResultW[12] <= mux21MIPS:map_mux21MIPS.S[12]
ResultW[13] <= mux21MIPS:map_mux21MIPS.S[13]
ResultW[14] <= mux21MIPS:map_mux21MIPS.S[14]
ResultW[15] <= mux21MIPS:map_mux21MIPS.S[15]
ResultW[16] <= mux21MIPS:map_mux21MIPS.S[16]
ResultW[17] <= mux21MIPS:map_mux21MIPS.S[17]
ResultW[18] <= mux21MIPS:map_mux21MIPS.S[18]
ResultW[19] <= mux21MIPS:map_mux21MIPS.S[19]
ResultW[20] <= mux21MIPS:map_mux21MIPS.S[20]
ResultW[21] <= mux21MIPS:map_mux21MIPS.S[21]
ResultW[22] <= mux21MIPS:map_mux21MIPS.S[22]
ResultW[23] <= mux21MIPS:map_mux21MIPS.S[23]
ResultW[24] <= mux21MIPS:map_mux21MIPS.S[24]
ResultW[25] <= mux21MIPS:map_mux21MIPS.S[25]
ResultW[26] <= mux21MIPS:map_mux21MIPS.S[26]
ResultW[27] <= mux21MIPS:map_mux21MIPS.S[27]
ResultW[28] <= mux21MIPS:map_mux21MIPS.S[28]
ResultW[29] <= mux21MIPS:map_mux21MIPS.S[29]
ResultW[30] <= mux21MIPS:map_mux21MIPS.S[30]
ResultW[31] <= mux21MIPS:map_mux21MIPS.S[31]


|mipsPipe_line|stageWB:WriteBack|mux21MIPS:map_mux21MIPS
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
A[0] => S.DATAB
A[1] => S.DATAB
A[2] => S.DATAB
A[3] => S.DATAB
A[4] => S.DATAB
A[5] => S.DATAB
A[6] => S.DATAB
A[7] => S.DATAB
A[8] => S.DATAB
A[9] => S.DATAB
A[10] => S.DATAB
A[11] => S.DATAB
A[12] => S.DATAB
A[13] => S.DATAB
A[14] => S.DATAB
A[15] => S.DATAB
A[16] => S.DATAB
A[17] => S.DATAB
A[18] => S.DATAB
A[19] => S.DATAB
A[20] => S.DATAB
A[21] => S.DATAB
A[22] => S.DATAB
A[23] => S.DATAB
A[24] => S.DATAB
A[25] => S.DATAB
A[26] => S.DATAB
A[27] => S.DATAB
A[28] => S.DATAB
A[29] => S.DATAB
A[30] => S.DATAB
A[31] => S.DATAB
B[0] => S.DATAA
B[1] => S.DATAA
B[2] => S.DATAA
B[3] => S.DATAA
B[4] => S.DATAA
B[5] => S.DATAA
B[6] => S.DATAA
B[7] => S.DATAA
B[8] => S.DATAA
B[9] => S.DATAA
B[10] => S.DATAA
B[11] => S.DATAA
B[12] => S.DATAA
B[13] => S.DATAA
B[14] => S.DATAA
B[15] => S.DATAA
B[16] => S.DATAA
B[17] => S.DATAA
B[18] => S.DATAA
B[19] => S.DATAA
B[20] => S.DATAA
B[21] => S.DATAA
B[22] => S.DATAA
B[23] => S.DATAA
B[24] => S.DATAA
B[25] => S.DATAA
B[26] => S.DATAA
B[27] => S.DATAA
B[28] => S.DATAA
B[29] => S.DATAA
B[30] => S.DATAA
B[31] => S.DATAA
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


