
final_integrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc3c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010d8  0800ddd0  0800ddd0  0000edd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eea8  0800eea8  00010264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eea8  0800eea8  0000fea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eeb0  0800eeb0  00010264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eeb0  0800eeb0  0000feb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eeb4  0800eeb4  0000feb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0800eeb8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010264  2**0
                  CONTENTS
 10 .bss          000006cc  20000268  20000268  00010268  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000934  20000934  00010268  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010264  2**0
                  CONTENTS, READONLY
 13 .debug_info   000128c9  00000000  00000000  00010294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028b2  00000000  00000000  00022b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001100  00000000  00000000  00025410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dcc  00000000  00000000  00026510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000400d  00000000  00000000  000272dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016562  00000000  00000000  0002b2e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0d72  00000000  00000000  0004184b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001125bd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f1c  00000000  00000000  00112600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0011851c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000268 	.word	0x20000268
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ddb4 	.word	0x0800ddb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000026c 	.word	0x2000026c
 80001cc:	0800ddb4 	.word	0x0800ddb4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HC_SR04_Delay_Init>:
/**
  * @brief  Initialize microsecond delay timer
  * @param  htim: Timer handle for delay
  * @retval None
  */
void HC_SR04_Delay_Init(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    delay_timer = htim;
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start(delay_timer);
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f006 f81a 	bl	800706c <HAL_TIM_Base_Start>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000468 	.word	0x20000468

08001044 <delay_us>:
/**
  * @brief  Microsecond delay function
  * @param  us: Delay time in microseconds
  * @retval None
  */
void delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    if (delay_timer == NULL) return;
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <delay_us+0x38>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00d      	beq.n	8001070 <delay_us+0x2c>
    __HAL_TIM_SET_COUNTER(delay_timer, 0);
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <delay_us+0x38>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(delay_timer) < us);
 800105e:	bf00      	nop
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <delay_us+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8f8      	bhi.n	8001060 <delay_us+0x1c>
 800106e:	e000      	b.n	8001072 <delay_us+0x2e>
    if (delay_timer == NULL) return;
 8001070:	bf00      	nop
}
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000468 	.word	0x20000468

08001080 <Sensors_Pin_Init>:

/**
  * @brief  Initialize sensor pin mapping
  * @retval None
  */
static void Sensors_Pin_Init(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
    // Sensor 1: TIM1_CH1 (PE9) - Trig PE10
    sensors[0].htim = &htim1;
 8001086:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001088:	4a86      	ldr	r2, [pc, #536]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 800108a:	601a      	str	r2, [r3, #0]
    sensors[0].channel = TIM_CHANNEL_1;
 800108c:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
    sensors[0].TRIG_PORT = GPIOE;
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001094:	4a84      	ldr	r2, [pc, #528]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 8001096:	609a      	str	r2, [r3, #8]
    sensors[0].TRIG_PIN = Trig_1_Pin;
 8001098:	4b81      	ldr	r3, [pc, #516]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800109a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109e:	819a      	strh	r2, [r3, #12]
    sensors[0].name = "US1";
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <Sensors_Pin_Init+0x22c>)
 80010a4:	611a      	str	r2, [r3, #16]

    // Sensor 2: TIM1_CH2 (PE11) - Trig PE12
    sensors[1].htim = &htim1;
 80010a6:	4b7e      	ldr	r3, [pc, #504]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a8:	4a7e      	ldr	r2, [pc, #504]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sensors[1].channel = TIM_CHANNEL_2;
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ae:	2204      	movs	r2, #4
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
    sensors[1].TRIG_PORT = GPIOE;
 80010b2:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010b4:	4a7c      	ldr	r2, [pc, #496]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010b6:	645a      	str	r2, [r3, #68]	@ 0x44
    sensors[1].TRIG_PIN = Trig_2_Pin;
 80010b8:	4b79      	ldr	r3, [pc, #484]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    sensors[1].name = "US2";
 80010c2:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010c4:	4a7a      	ldr	r2, [pc, #488]	@ (80012b0 <Sensors_Pin_Init+0x230>)
 80010c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Sensor 3: TIM1_CH3 (PE13) - Trig PE14
    sensors[2].htim = &htim1;
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
    sensors[2].channel = TIM_CHANNEL_3;
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
    sensors[2].TRIG_PORT = GPIOE;
 80010d4:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    sensors[2].TRIG_PIN = Trig_3_Pin;
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010e2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    sensors[2].name = "US3";
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010e8:	4a72      	ldr	r2, [pc, #456]	@ (80012b4 <Sensors_Pin_Init+0x234>)
 80010ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    // Sensor 4: TIM1_CH4 (PA11) - Trig PA12
    sensors[3].htim = &htim1;
 80010ee:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f0:	4a6c      	ldr	r2, [pc, #432]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    sensors[3].channel = TIM_CHANNEL_4;
 80010f6:	4b6a      	ldr	r3, [pc, #424]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    sensors[3].TRIG_PORT = Trig_4_GPIO_Port;
 80010fe:	4b68      	ldr	r3, [pc, #416]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001100:	4a6d      	ldr	r2, [pc, #436]	@ (80012b8 <Sensors_Pin_Init+0x238>)
 8001102:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    sensors[3].TRIG_PIN = Trig_4_Pin;
 8001106:	4b66      	ldr	r3, [pc, #408]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
    sensors[3].name = "US4";
 8001110:	4b63      	ldr	r3, [pc, #396]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001112:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <Sensors_Pin_Init+0x23c>)
 8001114:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Sensor 5: TIM8_CH4 (PC9) - Trig PD15
    sensors[4].htim = &htim8;
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800111a:	4a69      	ldr	r2, [pc, #420]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800111c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    sensors[4].channel = TIM_CHANNEL_4;
 8001120:	4b5f      	ldr	r3, [pc, #380]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001122:	220c      	movs	r2, #12
 8001124:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    sensors[4].TRIG_PORT = GPIOD;
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 800112c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    sensors[4].TRIG_PIN = Trig_5_Pin;
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001132:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001136:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
    sensors[4].name = "US5";
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800113c:	4a62      	ldr	r2, [pc, #392]	@ (80012c8 <Sensors_Pin_Init+0x248>)
 800113e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    // Sensor 6: TIM8_CH3 (PC8) - Trig PD14
    sensors[5].htim = &htim8;
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001144:	4a5e      	ldr	r2, [pc, #376]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001146:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    sensors[5].channel = TIM_CHANNEL_3;
 800114a:	4b55      	ldr	r3, [pc, #340]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800114c:	2208      	movs	r2, #8
 800114e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    sensors[5].TRIG_PORT = GPIOD;
 8001152:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001154:	4a5b      	ldr	r2, [pc, #364]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001156:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    sensors[5].TRIG_PIN = Trig_6_Pin;
 800115a:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800115c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001160:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    sensors[5].name = "US6";
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001166:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <Sensors_Pin_Init+0x24c>)
 8001168:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    // Sensor 7: TIM8_CH2 (PC7) - Trig PD13
    sensors[6].htim = &htim8;
 800116c:	4b4c      	ldr	r3, [pc, #304]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001170:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    sensors[6].channel = TIM_CHANNEL_2;
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001176:	2204      	movs	r2, #4
 8001178:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    sensors[6].TRIG_PORT = GPIOD;
 800117c:	4b48      	ldr	r3, [pc, #288]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800117e:	4a51      	ldr	r2, [pc, #324]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001180:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    sensors[6].TRIG_PIN = Trig_7_Pin;
 8001184:	4b46      	ldr	r3, [pc, #280]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800118a:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
    sensors[6].name = "US7";
 800118e:	4b44      	ldr	r3, [pc, #272]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <Sensors_Pin_Init+0x250>)
 8001192:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    // Sensor 8: TIM8_CH1 (PC6) - Trig PD12
    sensors[7].htim = &htim8;
 8001196:	4b42      	ldr	r3, [pc, #264]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800119a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    sensors[7].channel = TIM_CHANNEL_1;
 800119e:	4b40      	ldr	r3, [pc, #256]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    sensors[7].TRIG_PORT = GPIOD;
 80011a6:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a8:	4a46      	ldr	r2, [pc, #280]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 80011aa:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    sensors[7].TRIG_PIN = Trig_8_Pin;
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
    sensors[7].name = "US8";
 80011b8:	4b39      	ldr	r3, [pc, #228]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011ba:	4a46      	ldr	r2, [pc, #280]	@ (80012d4 <Sensors_Pin_Init+0x254>)
 80011bc:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    // Initialize all sensor variables
    for (int i = 0; i < NUM_SENSORS; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	e061      	b.n	800128a <Sensors_Pin_Init+0x20a>
        sensors[i].is_first_captured = false;
 80011c6:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3320      	adds	r3, #32
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
        sensors[i].is_captured = false;
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	3321      	adds	r3, #33	@ 0x21
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
        sensors[i].difference = 0;
 80011ee:	492c      	ldr	r1, [pc, #176]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	331c      	adds	r3, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
        sensors[i].distance = 0.0f;
 8001202:	4927      	ldr	r1, [pc, #156]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3334      	adds	r3, #52	@ 0x34
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
        sensors[i].filtered_distance = 0.0f;
 8001218:	4921      	ldr	r1, [pc, #132]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	1a9b      	subs	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3338      	adds	r3, #56	@ 0x38
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
        sensors[i].buffer_index = 0;
 800122e:	491c      	ldr	r1, [pc, #112]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	1a9b      	subs	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3330      	adds	r3, #48	@ 0x30
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
        sensors[i].buffer_full = false;
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	3331      	adds	r3, #49	@ 0x31
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

        for (int j = 0; j < FILTER_SIZE; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	e010      	b.n	800127e <Sensors_Pin_Init+0x1fe>
            sensors[i].buffer[j] = 0.0f;
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	4413      	add	r3, r2
 800126a:	3308      	adds	r3, #8
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	3304      	adds	r3, #4
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < FILTER_SIZE; j++) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddeb      	ble.n	800125c <Sensors_Pin_Init+0x1dc>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dd9a      	ble.n	80011c6 <Sensors_Pin_Init+0x146>
        }
    }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000284 	.word	0x20000284
 80012a4:	200004c0 	.word	0x200004c0
 80012a8:	40021000 	.word	0x40021000
 80012ac:	0800ddd0 	.word	0x0800ddd0
 80012b0:	0800ddd4 	.word	0x0800ddd4
 80012b4:	0800ddd8 	.word	0x0800ddd8
 80012b8:	40020000 	.word	0x40020000
 80012bc:	0800dddc 	.word	0x0800dddc
 80012c0:	200005e0 	.word	0x200005e0
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	0800dde0 	.word	0x0800dde0
 80012cc:	0800dde4 	.word	0x0800dde4
 80012d0:	0800dde8 	.word	0x0800dde8
 80012d4:	0800ddec 	.word	0x0800ddec

080012d8 <HC_SR04_Init>:

/**
  * @brief  Initialize all sensors and start input capture
  * @retval None
  */
void HC_SR04_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    // Initialize pin mapping
    Sensors_Pin_Init();
 80012dc:	f7ff fed0 	bl	8001080 <Sensors_Pin_Init>

    // Start TIM1 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4810      	ldr	r0, [pc, #64]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012e4:	f006 f89c 	bl	8007420 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80012e8:	2104      	movs	r1, #4
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012ec:	f006 f898 	bl	8007420 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 80012f0:	2108      	movs	r1, #8
 80012f2:	480c      	ldr	r0, [pc, #48]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012f4:	f006 f894 	bl	8007420 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80012f8:	210c      	movs	r1, #12
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012fc:	f006 f890 	bl	8007420 <HAL_TIM_IC_Start_IT>

    // Start TIM8 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001300:	2100      	movs	r1, #0
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <HC_SR04_Init+0x50>)
 8001304:	f006 f88c 	bl	8007420 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001308:	2104      	movs	r1, #4
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HC_SR04_Init+0x50>)
 800130c:	f006 f888 	bl	8007420 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001310:	2108      	movs	r1, #8
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HC_SR04_Init+0x50>)
 8001314:	f006 f884 	bl	8007420 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8001318:	210c      	movs	r1, #12
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HC_SR04_Init+0x50>)
 800131c:	f006 f880 	bl	8007420 <HAL_TIM_IC_Start_IT>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200004c0 	.word	0x200004c0
 8001328:	200005e0 	.word	0x200005e0

0800132c <HC_SR04_Trigger_All>:

/**
  * @brief  Trigger all sensors simultaneously
  * @retval None
  */
void HC_SR04_Trigger_All(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
    // Reset flags and counter
    sensors_captured_count = 0;
 8001332:	4b9b      	ldr	r3, [pc, #620]	@ (80015a0 <HC_SR04_Trigger_All+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	e106      	b.n	800154c <HC_SR04_Trigger_All+0x220>
        sensors[i].is_captured = false;
 800133e:	4999      	ldr	r1, [pc, #612]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3321      	adds	r3, #33	@ 0x21
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
        sensors[i].is_first_captured = false;
 8001352:	4994      	ldr	r1, [pc, #592]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3320      	adds	r3, #32
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
        // Ensure polarity is set to RISING
        __HAL_TIM_SET_CAPTUREPOLARITY(sensors[i].htim, sensors[i].channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001366:	498f      	ldr	r1, [pc, #572]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4613      	mov	r3, r2
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HC_SR04_Trigger_All+0x7e>
 800137c:	4989      	ldr	r1, [pc, #548]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a19      	ldr	r1, [r3, #32]
 8001390:	4884      	ldr	r0, [pc, #528]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4613      	mov	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f021 020a 	bic.w	r2, r1, #10
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	e059      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013aa:	497e      	ldr	r1, [pc, #504]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d116      	bne.n	80013ee <HC_SR04_Trigger_All+0xc2>
 80013c0:	4978      	ldr	r1, [pc, #480]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4613      	mov	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	4873      	ldr	r0, [pc, #460]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4403      	add	r3, r0
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f021 03a0 	bic.w	r3, r1, #160	@ 0xa0
 80013ea:	6213      	str	r3, [r2, #32]
 80013ec:	e037      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013ee:	496d      	ldr	r1, [pc, #436]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4613      	mov	r3, r2
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d116      	bne.n	8001432 <HC_SR04_Trigger_All+0x106>
 8001404:	4967      	ldr	r1, [pc, #412]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4613      	mov	r3, r2
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a19      	ldr	r1, [r3, #32]
 8001418:	4862      	ldr	r0, [pc, #392]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4613      	mov	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	f421 6320 	bic.w	r3, r1, #2560	@ 0xa00
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	e015      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 8001432:	495c      	ldr	r1, [pc, #368]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a19      	ldr	r1, [r3, #32]
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4613      	mov	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	1a9b      	subs	r3, r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f421 4320 	bic.w	r3, r1, #40960	@ 0xa000
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	4951      	ldr	r1, [pc, #324]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d114      	bne.n	800149e <HC_SR04_Trigger_All+0x172>
 8001474:	494b      	ldr	r1, [pc, #300]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	4847      	ldr	r0, [pc, #284]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4613      	mov	r3, r2
 800148c:	011b      	lsls	r3, r3, #4
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a0a      	ldr	r2, [r1, #32]
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e053      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800149e:	4941      	ldr	r1, [pc, #260]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d114      	bne.n	80014de <HC_SR04_Trigger_All+0x1b2>
 80014b4:	493b      	ldr	r1, [pc, #236]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4613      	mov	r3, r2
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	6a0b      	ldr	r3, [r1, #32]
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e033      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 80014de:	4931      	ldr	r1, [pc, #196]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d114      	bne.n	800151e <HC_SR04_Trigger_All+0x1f2>
 80014f4:	492b      	ldr	r1, [pc, #172]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	4827      	ldr	r0, [pc, #156]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4403      	add	r3, r0
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	6a0b      	ldr	r3, [r1, #32]
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e013      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800151e:	4921      	ldr	r1, [pc, #132]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4403      	add	r3, r0
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	6a0b      	ldr	r3, [r1, #32]
 8001544:	6213      	str	r3, [r2, #32]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b07      	cmp	r3, #7
 8001550:	f77f aef5 	ble.w	800133e <HC_SR04_Trigger_All+0x12>
    }

    // Set all trigger pins HIGH
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	e018      	b.n	800158c <HC_SR04_Trigger_All+0x260>
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_SET);
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3308      	adds	r3, #8
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	330c      	adds	r3, #12
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f004 f88d 	bl	80056a0 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3301      	adds	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde3      	ble.n	800155a <HC_SR04_Trigger_All+0x22e>
    }

    delay_us(12);  // 10-12us trigger pulse
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff fd56 	bl	8001044 <delay_us>

    // Set all trigger pins LOW
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	e01d      	b.n	80015da <HC_SR04_Trigger_All+0x2ae>
 800159e:	bf00      	nop
 80015a0:	20000464 	.word	0x20000464
 80015a4:	20000284 	.word	0x20000284
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_RESET);
 80015a8:	4914      	ldr	r1, [pc, #80]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3308      	adds	r3, #8
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	4910      	ldr	r1, [pc, #64]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a9b      	subs	r3, r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	330c      	adds	r3, #12
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	4619      	mov	r1, r3
 80015d0:	f004 f866 	bl	80056a0 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b07      	cmp	r3, #7
 80015de:	dde3      	ble.n	80015a8 <HC_SR04_Trigger_All+0x27c>
    }

    // Start timeout timer
    if (delay_timer != NULL) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <HC_SR04_Trigger_All+0x2c6>
        __HAL_TIM_SET_COUNTER(delay_timer, 0);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000284 	.word	0x20000284
 8001600:	20000468 	.word	0x20000468

08001604 <HC_SR04_Calculate_Distance>:
/**
  * @brief  Calculate distance from pulse width
  * @param  sensor: Pointer to sensor structure
  * @retval Distance in cm (0.0 if invalid)
  */
float HC_SR04_Calculate_Distance(HC_SR04_IC *sensor) {
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    if (!sensor->is_captured) {
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001612:	b2db      	uxtb	r3, r3
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <HC_SR04_Calculate_Distance+0x20>
        return 0.0f;
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e024      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    // Speed of sound = 343 m/s = 0.0343 cm/us
    // Distance = (time * speed) / 2
    // Distance = (time_us * 0.0343) / 2 = time_us * 0.01715
    float distance = (float)sensor->difference * 0.01715f;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001630:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001680 <HC_SR04_Calculate_Distance+0x7c>
 8001634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001638:	edc7 7a03 	vstr	s15, [r7, #12]

    // Validate range (2.5cm - 400cm for HC-SR04)
    if (distance < 2.5f || distance > 400.0f) {
 800163c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001640:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d408      	bmi.n	8001660 <HC_SR04_Calculate_Distance+0x5c>
 800164e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001652:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001684 <HC_SR04_Calculate_Distance+0x80>
 8001656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165e:	dd02      	ble.n	8001666 <HC_SR04_Calculate_Distance+0x62>
        return 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e003      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    sensor->distance = distance;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34
    return distance;
 800166c:	68fb      	ldr	r3, [r7, #12]
}
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eeb0 0a67 	vmov.f32	s0, s15
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	3c8c7e28 	.word	0x3c8c7e28
 8001684:	43c80000 	.word	0x43c80000

08001688 <HC_SR04_Capture_Callback>:
/**
  * @brief  Input Capture Callback (to be called from main.c)
  * @param  htim: Timer handle
  * @retval None
  */
void HC_SR04_Capture_Callback(TIM_HandleTypeDef *htim) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
    HC_SR04_IC *sensor = NULL;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
    uint32_t capture_value;

    // Fast sensor lookup
    if (htim->Instance == TIM1) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a90      	ldr	r2, [pc, #576]	@ (80018dc <HC_SR04_Capture_Callback+0x254>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d124      	bne.n	80016e8 <HC_SR04_Capture_Callback+0x60>
        switch (htim->Channel) {
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	7f1b      	ldrb	r3, [r3, #28]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	2b07      	cmp	r3, #7
 80016a6:	f200 8164 	bhi.w	8001972 <HC_SR04_Capture_Callback+0x2ea>
 80016aa:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <HC_SR04_Capture_Callback+0x28>)
 80016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b0:	080016d1 	.word	0x080016d1
 80016b4:	080016d7 	.word	0x080016d7
 80016b8:	08001973 	.word	0x08001973
 80016bc:	080016dd 	.word	0x080016dd
 80016c0:	08001973 	.word	0x08001973
 80016c4:	08001973 	.word	0x08001973
 80016c8:	08001973 	.word	0x08001973
 80016cc:	080016e3 	.word	0x080016e3
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[0]; break;
 80016d0:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HC_SR04_Capture_Callback+0x258>)
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	e034      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[1]; break;
 80016d6:	4b83      	ldr	r3, [pc, #524]	@ (80018e4 <HC_SR04_Capture_Callback+0x25c>)
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	e031      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[2]; break;
 80016dc:	4b82      	ldr	r3, [pc, #520]	@ (80018e8 <HC_SR04_Capture_Callback+0x260>)
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e02e      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[3]; break;
 80016e2:	4b82      	ldr	r3, [pc, #520]	@ (80018ec <HC_SR04_Capture_Callback+0x264>)
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e02b      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            default: return;
        }
    }
    else if (htim->Instance == TIM8) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a80      	ldr	r2, [pc, #512]	@ (80018f0 <HC_SR04_Capture_Callback+0x268>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	f040 8141 	bne.w	8001976 <HC_SR04_Capture_Callback+0x2ee>
        switch (htim->Channel) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7f1b      	ldrb	r3, [r3, #28]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	2b07      	cmp	r3, #7
 80016fc:	f200 813d 	bhi.w	800197a <HC_SR04_Capture_Callback+0x2f2>
 8001700:	a201      	add	r2, pc, #4	@ (adr r2, 8001708 <HC_SR04_Capture_Callback+0x80>)
 8001702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001706:	bf00      	nop
 8001708:	08001729 	.word	0x08001729
 800170c:	0800172f 	.word	0x0800172f
 8001710:	0800197b 	.word	0x0800197b
 8001714:	08001735 	.word	0x08001735
 8001718:	0800197b 	.word	0x0800197b
 800171c:	0800197b 	.word	0x0800197b
 8001720:	0800197b 	.word	0x0800197b
 8001724:	0800173b 	.word	0x0800173b
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[7]; break;
 8001728:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <HC_SR04_Capture_Callback+0x26c>)
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e008      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[6]; break;
 800172e:	4b72      	ldr	r3, [pc, #456]	@ (80018f8 <HC_SR04_Capture_Callback+0x270>)
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	e005      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[5]; break;
 8001734:	4b71      	ldr	r3, [pc, #452]	@ (80018fc <HC_SR04_Capture_Callback+0x274>)
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e002      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[4]; break;
 800173a:	4b71      	ldr	r3, [pc, #452]	@ (8001900 <HC_SR04_Capture_Callback+0x278>)
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	bf00      	nop
    }
    else {
        return;
    }

    capture_value = HAL_TIM_ReadCapturedValue(htim, sensor->channel);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4619      	mov	r1, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f006 faa8 	bl	8007c9c <HAL_TIM_ReadCapturedValue>
 800174c:	60b8      	str	r0, [r7, #8]

    if (!sensor->is_first_captured) {
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f083 0301 	eor.w	r3, r3, #1
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d065      	beq.n	800182c <HC_SR04_Capture_Callback+0x1a4>
        // First capture (RISING edge)
        sensor->ic_val1 = capture_value;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	615a      	str	r2, [r3, #20]
        sensor->is_first_captured = true;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d108      	bne.n	8001788 <HC_SR04_Capture_Callback+0x100>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6a1a      	ldr	r2, [r3, #32]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 020a 	bic.w	r2, r2, #10
 8001784:	621a      	str	r2, [r3, #32]
 8001786:	e021      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d108      	bne.n	80017a2 <HC_SR04_Capture_Callback+0x11a>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800179e:	6213      	str	r3, [r2, #32]
 80017a0:	e014      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d108      	bne.n	80017bc <HC_SR04_Capture_Callback+0x134>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80017b8:	6213      	str	r3, [r2, #32]
 80017ba:	e007      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80017ca:	6213      	str	r3, [r2, #32]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d108      	bne.n	80017e6 <HC_SR04_Capture_Callback+0x15e>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6a1a      	ldr	r2, [r3, #32]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0202 	orr.w	r2, r2, #2
 80017e2:	621a      	str	r2, [r3, #32]
 80017e4:	e0ca      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d108      	bne.n	8001800 <HC_SR04_Capture_Callback+0x178>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	6213      	str	r3, [r2, #32]
 80017fe:	e0bd      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b08      	cmp	r3, #8
 8001806:	d108      	bne.n	800181a <HC_SR04_Capture_Callback+0x192>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001816:	6213      	str	r3, [r2, #32]
 8001818:	e0b0      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001828:	6213      	str	r3, [r2, #32]
 800182a:	e0a7      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
    }
    else {
        // Second capture (FALLING edge)
        sensor->ic_val2 = capture_value;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	619a      	str	r2, [r3, #24]

        // Calculate pulse width (handle timer overflow)
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	699a      	ldr	r2, [r3, #24]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	695b      	ldr	r3, [r3, #20]
                           (sensor->ic_val2 - sensor->ic_val1) :
 800183a:	429a      	cmp	r2, r3
 800183c:	d305      	bcc.n	800184a <HC_SR04_Capture_Callback+0x1c2>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	699a      	ldr	r2, [r3, #24]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	e007      	b.n	800185a <HC_SR04_Capture_Callback+0x1d2>
                           (0xFFFF - sensor->ic_val1 + sensor->ic_val2);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	699a      	ldr	r2, [r3, #24]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	1ad3      	subs	r3, r2, r3
                           (sensor->ic_val2 - sensor->ic_val1) :
 8001854:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001858:	33ff      	adds	r3, #255	@ 0xff
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	61d3      	str	r3, [r2, #28]

        // Validate pulse width (150us - 23200us = 2.5cm - 400cm)
        sensor->is_captured = (sensor->difference >= 150 && sensor->difference <= 23200);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	2b95      	cmp	r3, #149	@ 0x95
 8001864:	d907      	bls.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 800186e:	4293      	cmp	r3, r2
 8001870:	d801      	bhi.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <HC_SR04_Capture_Callback+0x1f0>
 8001876:	2300      	movs	r3, #0
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	b2da      	uxtb	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Reset for next measurement
        sensor->is_first_captured = false;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d108      	bne.n	80018a6 <HC_SR04_Capture_Callback+0x21e>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6a1a      	ldr	r2, [r3, #32]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 020a 	bic.w	r2, r2, #10
 80018a2:	621a      	str	r2, [r3, #32]
 80018a4:	e036      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d108      	bne.n	80018c0 <HC_SR04_Capture_Callback+0x238>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80018bc:	6213      	str	r3, [r2, #32]
 80018be:	e029      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d11d      	bne.n	8001904 <HC_SR04_Capture_Callback+0x27c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80018d6:	6213      	str	r3, [r2, #32]
 80018d8:	e01c      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018da:	bf00      	nop
 80018dc:	40010000 	.word	0x40010000
 80018e0:	20000284 	.word	0x20000284
 80018e4:	200002c0 	.word	0x200002c0
 80018e8:	200002fc 	.word	0x200002fc
 80018ec:	20000338 	.word	0x20000338
 80018f0:	40010400 	.word	0x40010400
 80018f4:	20000428 	.word	0x20000428
 80018f8:	200003ec 	.word	0x200003ec
 80018fc:	200003b0 	.word	0x200003b0
 8001900:	20000374 	.word	0x20000374
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001912:	6213      	str	r3, [r2, #32]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d106      	bne.n	800192a <HC_SR04_Capture_Callback+0x2a2>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6a12      	ldr	r2, [r2, #32]
 8001926:	621a      	str	r2, [r3, #32]
 8001928:	e01b      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d106      	bne.n	8001940 <HC_SR04_Capture_Callback+0x2b8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	6213      	str	r3, [r2, #32]
 800193e:	e010      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d106      	bne.n	8001956 <HC_SR04_Capture_Callback+0x2ce>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e005      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	6213      	str	r3, [r2, #32]

        // Increment completion counter
        sensors_captured_count++;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	3301      	adds	r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e004      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 8001972:	bf00      	nop
 8001974:	e002      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
        return;
 8001976:	bf00      	nop
 8001978:	e000      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 800197a:	bf00      	nop
    }
}
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000464 	.word	0x20000464

08001988 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <MX_I2C1_Init+0x50>)
 800198e:	4a13      	ldr	r2, [pc, #76]	@ (80019dc <MX_I2C1_Init+0x54>)
 8001990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <MX_I2C1_Init+0x50>)
 8001994:	4a12      	ldr	r2, [pc, #72]	@ (80019e0 <MX_I2C1_Init+0x58>)
 8001996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <MX_I2C1_Init+0x50>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c4:	4804      	ldr	r0, [pc, #16]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019c6:	f003 fe85 	bl	80056d4 <HAL_I2C_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019d0:	f001 fedb 	bl	800378a <Error_Handler>
  }

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	2000046c 	.word	0x2000046c
 80019dc:	40005400 	.word	0x40005400
 80019e0:	00061a80 	.word	0x00061a80

080019e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	@ 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a19      	ldr	r2, [pc, #100]	@ (8001a68 <HAL_I2C_MspInit+0x84>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d12b      	bne.n	8001a5e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a17      	ldr	r2, [pc, #92]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a22:	23c0      	movs	r3, #192	@ 0xc0
 8001a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a26:	2312      	movs	r3, #18
 8001a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a32:	2304      	movs	r3, #4
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <HAL_I2C_MspInit+0x8c>)
 8001a3e:	f003 fc93 	bl	8005368 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	4a08      	ldr	r2, [pc, #32]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	@ 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40005400 	.word	0x40005400
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020400 	.word	0x40020400

08001a74 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ==================== Override printf untuk UART ====================
int _write(int file, char *ptr, int len) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	f04f 33ff 	mov.w	r3, #4294967295
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	4804      	ldr	r0, [pc, #16]	@ (8001a9c <_write+0x28>)
 8001a8c:	f006 fe92 	bl	80087b4 <HAL_UART_Transmit>
    return len;
 8001a90:	687b      	ldr	r3, [r7, #4]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200006b8 	.word	0x200006b8

08001aa0 <main>:
    yawAngle_deg = 0.0f;
    printf("IMU Yaw telah di-reset kalibrasi ke 0.\r\n");
}

int main(void)
{
 8001aa0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001aa4:	b094      	sub	sp, #80	@ 0x50
 8001aa6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aa8:	f003 fab6 	bl	8005018 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aac:	f001 fa2a 	bl	8002f04 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab0:	f001 fdb6 	bl	8003620 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001ab4:	f001 fa90 	bl	8002fd8 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001ab8:	f001 fc54 	bl	8003364 <MX_TIM8_Init>
  MX_TIM2_Init();
 8001abc:	f001 fb20 	bl	8003100 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001ac0:	f001 fd84 	bl	80035cc <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001ac4:	f001 fb9c 	bl	8003200 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001ac8:	f001 fbfe 	bl	80032c8 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001acc:	f001 fcde 	bl	800348c <MX_TIM9_Init>
  MX_TIM12_Init();
 8001ad0:	f001 fd2c 	bl	800352c <MX_TIM12_Init>
  MX_I2C1_Init();
 8001ad4:	f7ff ff58 	bl	8001988 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize HC-SR04 sensor library
  HC_SR04_Delay_Init(&htim5);  // Initialize delay timer
 8001ad8:	48c5      	ldr	r0, [pc, #788]	@ (8001df0 <main+0x350>)
 8001ada:	f7ff faa1 	bl	8001020 <HC_SR04_Delay_Init>
  HAL_Delay(100);              // Wait for timers to stabilize
 8001ade:	2064      	movs	r0, #100	@ 0x64
 8001ae0:	f003 fb0c 	bl	80050fc <HAL_Delay>
  HC_SR04_Init();              // Initialize all 8 sensors + start input capture
 8001ae4:	f7ff fbf8 	bl	80012d8 <HC_SR04_Init>
  HAL_Delay(200);              // Wait for sensors to settle after power-on
 8001ae8:	20c8      	movs	r0, #200	@ 0xc8
 8001aea:	f003 fb07 	bl	80050fc <HAL_Delay>

  // Dummy reads to clear any noise
  HC_SR04_Trigger_All();
 8001aee:	f7ff fc1d 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001af2:	203c      	movs	r0, #60	@ 0x3c
 8001af4:	f003 fb02 	bl	80050fc <HAL_Delay>
  HC_SR04_Trigger_All();
 8001af8:	f7ff fc18 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001afc:	203c      	movs	r0, #60	@ 0x3c
 8001afe:	f003 fafd 	bl	80050fc <HAL_Delay>

  Motor_Init();
 8001b02:	f001 fe49 	bl	8003798 <Motor_Init>

  // Initialize MPU6050
  MPU6050_Init(&hi2c1);
 8001b06:	48bb      	ldr	r0, [pc, #748]	@ (8001df4 <main+0x354>)
 8001b08:	f002 faf3 	bl	80040f2 <MPU6050_Init>
  printf("MPU6050 initialized.\r\n");
 8001b0c:	48ba      	ldr	r0, [pc, #744]	@ (8001df8 <main+0x358>)
 8001b0e:	f008 f99b 	bl	8009e48 <puts>
  HAL_Delay(100);
 8001b12:	2064      	movs	r0, #100	@ 0x64
 8001b14:	f003 faf2 	bl	80050fc <HAL_Delay>

  // Initialize timing untuk yaw calculation
  lastTick = HAL_GetTick();
 8001b18:	f003 fae4 	bl	80050e4 <HAL_GetTick>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4ab7      	ldr	r2, [pc, #732]	@ (8001dfc <main+0x35c>)
 8001b20:	6013      	str	r3, [r2, #0]

  printf("SYSTEM READY - CONTINUOUS FORWARD MODE\r\n");
 8001b22:	48b7      	ldr	r0, [pc, #732]	@ (8001e00 <main+0x360>)
 8001b24:	f008 f990 	bl	8009e48 <puts>
  printf("Sensor settling complete.\r\n");
 8001b28:	48b6      	ldr	r0, [pc, #728]	@ (8001e04 <main+0x364>)
 8001b2a:	f008 f98d 	bl	8009e48 <puts>
  HAL_Delay(100);
 8001b2e:	2064      	movs	r0, #100	@ 0x64
 8001b30:	f003 fae4 	bl	80050fc <HAL_Delay>
	      }
	#else
    // ========================================================================
    // LANGKAH 1: BACA SEMUA SENSOR (SETIAP SAAT)
    // ========================================================================
    HC_SR04_Trigger_All();
 8001b34:	f7ff fbfa 	bl	800132c <HC_SR04_Trigger_All>
    HAL_Delay(50); // Beri waktu untuk proses echo (interrupt akan menangkapnya)
 8001b38:	2032      	movs	r0, #50	@ 0x32
 8001b3a:	f003 fadf 	bl	80050fc <HAL_Delay>

    float sensor_a = HC_SR04_Calculate_Distance(&sensors[0]); // Depan Kanan
 8001b3e:	48b2      	ldr	r0, [pc, #712]	@ (8001e08 <main+0x368>)
 8001b40:	f7ff fd60 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b44:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sensor_b = HC_SR04_Calculate_Distance(&sensors[1]); // Depan Kiri
 8001b48:	48b0      	ldr	r0, [pc, #704]	@ (8001e0c <main+0x36c>)
 8001b4a:	f7ff fd5b 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b4e:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float sensor_c = HC_SR04_Calculate_Distance(&sensors[2]); // Samping Kiri Depan
 8001b52:	48af      	ldr	r0, [pc, #700]	@ (8001e10 <main+0x370>)
 8001b54:	f7ff fd56 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b58:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float sensor_d = HC_SR04_Calculate_Distance(&sensors[3]); // Samping Kiri Belakang
 8001b5c:	48ad      	ldr	r0, [pc, #692]	@ (8001e14 <main+0x374>)
 8001b5e:	f7ff fd51 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b62:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    float sensor_e = HC_SR04_Calculate_Distance(&sensors[4]); // Belakang Kiri
 8001b66:	48ac      	ldr	r0, [pc, #688]	@ (8001e18 <main+0x378>)
 8001b68:	f7ff fd4c 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b6c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float sensor_f = HC_SR04_Calculate_Distance(&sensors[5]); // Belakang Kanan
 8001b70:	48aa      	ldr	r0, [pc, #680]	@ (8001e1c <main+0x37c>)
 8001b72:	f7ff fd47 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b76:	ed87 0a08 	vstr	s0, [r7, #32]
    float sensor_g = HC_SR04_Calculate_Distance(&sensors[6]); // Samping Kanan Belakang
 8001b7a:	48a9      	ldr	r0, [pc, #676]	@ (8001e20 <main+0x380>)
 8001b7c:	f7ff fd42 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b80:	ed87 0a07 	vstr	s0, [r7, #28]
    float sensor_h = HC_SR04_Calculate_Distance(&sensors[7]); // Samping Kanan Depan
 8001b84:	48a7      	ldr	r0, [pc, #668]	@ (8001e24 <main+0x384>)
 8001b86:	f7ff fd3d 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b8a:	ed87 0a06 	vstr	s0, [r7, #24]

    // ========================================================================
    // LANGKAH 1.5: UPDATE MPU6050 DAN YAW ANGLE
    // ========================================================================
    // 1. Hitung delta time (dt)
    uint32_t currentTick = HAL_GetTick();
 8001b8e:	f003 faa9 	bl	80050e4 <HAL_GetTick>
 8001b92:	6178      	str	r0, [r7, #20]
    dt = (float)(currentTick - lastTick) / 1000.0f; // Konversi ke detik
 8001b94:	4b99      	ldr	r3, [pc, #612]	@ (8001dfc <main+0x35c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	ee07 3a90 	vmov	s15, r3
 8001ba0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ba4:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 8001e28 <main+0x388>
 8001ba8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bac:	4b9f      	ldr	r3, [pc, #636]	@ (8001e2c <main+0x38c>)
 8001bae:	edc3 7a00 	vstr	s15, [r3]
    lastTick = currentTick;
 8001bb2:	4a92      	ldr	r2, [pc, #584]	@ (8001dfc <main+0x35c>)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	6013      	str	r3, [r2, #0]

    // 2. Baca data MPU6050
    MPU6050_Read_All(&hi2c1, &MPU6050);
 8001bb8:	499d      	ldr	r1, [pc, #628]	@ (8001e30 <main+0x390>)
 8001bba:	488e      	ldr	r0, [pc, #568]	@ (8001df4 <main+0x354>)
 8001bbc:	f002 faf0 	bl	80041a0 <MPU6050_Read_All>

    // 3. Update yaw angle dengan integrasi gyroscope
    yawAngle_deg += MPU6050.Gz * dt;
 8001bc0:	4b9c      	ldr	r3, [pc, #624]	@ (8001e34 <main+0x394>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fcbf 	bl	8000548 <__aeabi_f2d>
 8001bca:	4680      	mov	r8, r0
 8001bcc:	4689      	mov	r9, r1
 8001bce:	4b98      	ldr	r3, [pc, #608]	@ (8001e30 <main+0x390>)
 8001bd0:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001bd4:	4b95      	ldr	r3, [pc, #596]	@ (8001e2c <main+0x38c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fcb5 	bl	8000548 <__aeabi_f2d>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4620      	mov	r0, r4
 8001be4:	4629      	mov	r1, r5
 8001be6:	f7fe fd07 	bl	80005f8 <__aeabi_dmul>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4640      	mov	r0, r8
 8001bf0:	4649      	mov	r1, r9
 8001bf2:	f7fe fb4b 	bl	800028c <__adddf3>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f7fe fff3 	bl	8000be8 <__aeabi_d2f>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4a8b      	ldr	r2, [pc, #556]	@ (8001e34 <main+0x394>)
 8001c06:	6013      	str	r3, [r2, #0]

    // ========================================================================
    // LANGKAH 2: PROSES DATA SENSOR MENJADI INFORMASI
    // ========================================================================
    // Kondisi Jarak
    bool ada_halangan_depan = (sensor_a < batas_jarak_depan && sensor_a > 0) || (sensor_b < batas_jarak_depan && sensor_b > 0);
 8001c08:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c0c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c18:	d506      	bpl.n	8001c28 <main+0x188>
 8001c1a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c26:	dc0f      	bgt.n	8001c48 <main+0x1a8>
 8001c28:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001c2c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001c30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c38:	d508      	bpl.n	8001c4c <main+0x1ac>
 8001c3a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001c3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c46:	dd01      	ble.n	8001c4c <main+0x1ac>
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e000      	b.n	8001c4e <main+0x1ae>
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	74fb      	strb	r3, [r7, #19]
 8001c50:	7cfb      	ldrb	r3, [r7, #19]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	74fb      	strb	r3, [r7, #19]
    // ========================================================================
    // Cetak informasi penting untuk debugging di satu baris

    //printf("State:%d | Dpn(A,B):%.0f,%.0f | Bkg(E,F):%.0f,%.0f | yaw: %.0f" ,
    		//keadaan_robot, sensor_a, sensor_b, sensor_e, sensor_f, yawAngle_deg);
    printf(" State: %d | Yaw: %.0f \r\n", keadaan_robot, yawAngle_deg);
 8001c58:	4b77      	ldr	r3, [pc, #476]	@ (8001e38 <main+0x398>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	461c      	mov	r4, r3
 8001c60:	4b74      	ldr	r3, [pc, #464]	@ (8001e34 <main+0x394>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc6f 	bl	8000548 <__aeabi_f2d>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4621      	mov	r1, r4
 8001c70:	4872      	ldr	r0, [pc, #456]	@ (8001e3c <main+0x39c>)
 8001c72:	f008 f881 	bl	8009d78 <iprintf>


    // ========================================================================
    // LANGKAH 4: STATE MACHINE UTAMA
    // ========================================================================
    switch (keadaan_robot) {
 8001c76:	4b70      	ldr	r3, [pc, #448]	@ (8001e38 <main+0x398>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b15      	cmp	r3, #21
 8001c7e:	f201 8125 	bhi.w	8002ecc <main+0x142c>
 8001c82:	a201      	add	r2, pc, #4	@ (adr r2, 8001c88 <main+0x1e8>)
 8001c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c88:	08001ce1 	.word	0x08001ce1
 8001c8c:	08001d01 	.word	0x08001d01
 8001c90:	08001dc1 	.word	0x08001dc1
 8001c94:	08001e83 	.word	0x08001e83
 8001c98:	08001edd 	.word	0x08001edd
 8001c9c:	08001fb5 	.word	0x08001fb5
 8001ca0:	080021f7 	.word	0x080021f7
 8001ca4:	08002247 	.word	0x08002247
 8001ca8:	08002299 	.word	0x08002299
 8001cac:	08002359 	.word	0x08002359
 8001cb0:	080023bb 	.word	0x080023bb
 8001cb4:	08002493 	.word	0x08002493
 8001cb8:	08002535 	.word	0x08002535
 8001cbc:	08002749 	.word	0x08002749
 8001cc0:	080027b5 	.word	0x080027b5
 8001cc4:	08002897 	.word	0x08002897
 8001cc8:	08002a79 	.word	0x08002a79
 8001ccc:	08002ae5 	.word	0x08002ae5
 8001cd0:	08002bff 	.word	0x08002bff
 8001cd4:	08002c3d 	.word	0x08002c3d
 8001cd8:	08002e4f 	.word	0x08002e4f
 8001cdc:	08002e65 	.word	0x08002e65
        case STATE_START:
            printf("STATE: START -> LINTASAN_1_MAJU\r\n");
 8001ce0:	4857      	ldr	r0, [pc, #348]	@ (8001e40 <main+0x3a0>)
 8001ce2:	f008 f8b1 	bl	8009e48 <puts>

            //test langsung ke lintasan 2
            keadaan_robot = STATE_LINTASAN_1_MAJU;
 8001ce6:	4b54      	ldr	r3, [pc, #336]	@ (8001e38 <main+0x398>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	701a      	strb	r2, [r3, #0]
            waktu_terakhir_gerak = HAL_GetTick();
 8001cec:	f003 f9fa 	bl	80050e4 <HAL_GetTick>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a54      	ldr	r2, [pc, #336]	@ (8001e44 <main+0x3a4>)
 8001cf4:	6013      	str	r3, [r2, #0]
            sedang_bergerak = true; // Mulai dengan bergerak
 8001cf6:	4b54      	ldr	r3, [pc, #336]	@ (8001e48 <main+0x3a8>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	701a      	strb	r2, [r3, #0]
            break;
 8001cfc:	f001 b8f8 	b.w	8002ef0 <main+0x1450>

      // ======================= LINTASAN 1 ======================================

        case STATE_LINTASAN_1_MAJU:
            // Cek kondisi transisi state: jika ada halangan di depan
            if (ada_halangan_depan) {
 8001d00:	7cfb      	ldrb	r3, [r7, #19]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d009      	beq.n	8001d1a <main+0x27a>
                Motor_Stop_All();
 8001d06:	f001 fdc3 	bl	8003890 <Motor_Stop_All>
                printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8001d0a:	4850      	ldr	r0, [pc, #320]	@ (8001e4c <main+0x3ac>)
 8001d0c:	f008 f89c 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_1_MANUVER_DEPAN;
 8001d10:	4b49      	ldr	r3, [pc, #292]	@ (8001e38 <main+0x398>)
 8001d12:	2202      	movs	r2, #2
 8001d14:	701a      	strb	r2, [r3, #0]
                break;
 8001d16:	f001 b8eb 	b.w	8002ef0 <main+0x1450>
            }

            // Logika gerak 2 detik jalan, 1 detik berhenti
            if (sedang_bergerak) {
 8001d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e48 <main+0x3a8>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d016      	beq.n	8001d50 <main+0x2b0>
                if (HAL_GetTick() - waktu_terakhir_gerak >= delay_jalan_ms) {
 8001d22:	f003 f9df 	bl	80050e4 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	4b46      	ldr	r3, [pc, #280]	@ (8001e44 <main+0x3a4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d32:	d321      	bcc.n	8001d78 <main+0x2d8>
                    Motor_Stop_All();
 8001d34:	f001 fdac 	bl	8003890 <Motor_Stop_All>

                    //TODO: !PLACEHOLDER CAPTURE
                    sedang_bergerak = false;
 8001d38:	4b43      	ldr	r3, [pc, #268]	@ (8001e48 <main+0x3a8>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
                    waktu_terakhir_gerak = HAL_GetTick();
 8001d3e:	f003 f9d1 	bl	80050e4 <HAL_GetTick>
 8001d42:	4603      	mov	r3, r0
 8001d44:	4a3f      	ldr	r2, [pc, #252]	@ (8001e44 <main+0x3a4>)
 8001d46:	6013      	str	r3, [r2, #0]
                    printf("Berhenti sejenak...\r\n");
 8001d48:	4841      	ldr	r0, [pc, #260]	@ (8001e50 <main+0x3b0>)
 8001d4a:	f008 f87d 	bl	8009e48 <puts>
 8001d4e:	e013      	b.n	8001d78 <main+0x2d8>
                }
            } else {
                if (HAL_GetTick() - waktu_terakhir_gerak >= delay_berhenti_ms) {
 8001d50:	f003 f9c8 	bl	80050e4 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4b3b      	ldr	r3, [pc, #236]	@ (8001e44 <main+0x3a4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d60:	d30a      	bcc.n	8001d78 <main+0x2d8>
                    sedang_bergerak = true;
 8001d62:	4b39      	ldr	r3, [pc, #228]	@ (8001e48 <main+0x3a8>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	701a      	strb	r2, [r3, #0]
                    waktu_terakhir_gerak = HAL_GetTick();
 8001d68:	f003 f9bc 	bl	80050e4 <HAL_GetTick>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4a35      	ldr	r2, [pc, #212]	@ (8001e44 <main+0x3a4>)
 8001d70:	6013      	str	r3, [r2, #0]
                    printf("Melanjutkan gerak maju...\r\n");
 8001d72:	4838      	ldr	r0, [pc, #224]	@ (8001e54 <main+0x3b4>)
 8001d74:	f008 f868 	bl	8009e48 <puts>
                }
            }

            // Jika sedang dalam periode gerak, lakukan wall following
            if (sedang_bergerak) {
 8001d78:	4b33      	ldr	r3, [pc, #204]	@ (8001e48 <main+0x3a8>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f001 80ac 	beq.w	8002eda <main+0x143a>
                // Kita asumsikan robot lurus dan hanya fokus pada gerak maju.
                //Motor_Forward(kecepatan_motor);

            	if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 8001d82:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d86:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	dc08      	bgt.n	8001da6 <main+0x306>
 8001d94:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001d98:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001d9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da4:	dd04      	ble.n	8001db0 <main+0x310>
            	   Motor_Forward(kecepatan_motor);
 8001da6:	200f      	movs	r0, #15
 8001da8:	f002 f90a 	bl	8003fc0 <Motor_Forward>
            	     // Target tercapai, berhenti
            	     Motor_Stop_All();
            	     HAL_Delay(2000);
            	   }
            }
            break;
 8001dac:	f001 b895 	b.w	8002eda <main+0x143a>
            	     Motor_Stop_All();
 8001db0:	f001 fd6e 	bl	8003890 <Motor_Stop_All>
            	     HAL_Delay(2000);
 8001db4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001db8:	f003 f9a0 	bl	80050fc <HAL_Delay>
            break;
 8001dbc:	f001 b88d 	b.w	8002eda <main+0x143a>

        case STATE_LINTASAN_1_MANUVER_DEPAN:
            // Tujuan: Maju pelan sampai jarak < 2cm
            if (sensor_a > otw_mentok_depan && sensor_b > otw_mentok_depan) {
 8001dc0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001dc4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001dc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd0:	dd42      	ble.n	8001e58 <main+0x3b8>
 8001dd2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001dd6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001dda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de2:	dd39      	ble.n	8001e58 <main+0x3b8>
                // Masih jauh, lanjutkan maju pelan
                Motor_Forward(kecepatan_motor);
 8001de4:	200f      	movs	r0, #15
 8001de6:	f002 f8eb 	bl	8003fc0 <Motor_Forward>
                printf("Mentok depan tercapai. Capture #1 (Depan)!\r\n");
                HAL_Delay(take_photo_ms); // Blocking delay untuk capture
                printf("STATE: Selesai manuver depan, lanjut mundur.\r\n");
                keadaan_robot = STATE_LINTASAN_1_MUNDUR_DARI_DEPAN;
            }
            break;
 8001dea:	f001 b881 	b.w	8002ef0 <main+0x1450>
 8001dee:	bf00      	nop
 8001df0:	20000598 	.word	0x20000598
 8001df4:	2000046c 	.word	0x2000046c
 8001df8:	0800de88 	.word	0x0800de88
 8001dfc:	20000784 	.word	0x20000784
 8001e00:	0800dea0 	.word	0x0800dea0
 8001e04:	0800dec8 	.word	0x0800dec8
 8001e08:	20000284 	.word	0x20000284
 8001e0c:	200002c0 	.word	0x200002c0
 8001e10:	200002fc 	.word	0x200002fc
 8001e14:	20000338 	.word	0x20000338
 8001e18:	20000374 	.word	0x20000374
 8001e1c:	200003b0 	.word	0x200003b0
 8001e20:	200003ec 	.word	0x200003ec
 8001e24:	20000428 	.word	0x20000428
 8001e28:	447a0000 	.word	0x447a0000
 8001e2c:	20000788 	.word	0x20000788
 8001e30:	20000728 	.word	0x20000728
 8001e34:	20000780 	.word	0x20000780
 8001e38:	20000700 	.word	0x20000700
 8001e3c:	0800dee4 	.word	0x0800dee4
 8001e40:	0800df00 	.word	0x0800df00
 8001e44:	20000704 	.word	0x20000704
 8001e48:	20000708 	.word	0x20000708
 8001e4c:	0800df24 	.word	0x0800df24
 8001e50:	0800df5c 	.word	0x0800df5c
 8001e54:	0800df74 	.word	0x0800df74
                Motor_Stop_All();
 8001e58:	f001 fd1a 	bl	8003890 <Motor_Stop_All>
                HAL_Delay(1500);
 8001e5c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001e60:	f003 f94c 	bl	80050fc <HAL_Delay>
                printf("Mentok depan tercapai. Capture #1 (Depan)!\r\n");
 8001e64:	48bf      	ldr	r0, [pc, #764]	@ (8002164 <main+0x6c4>)
 8001e66:	f007 ffef 	bl	8009e48 <puts>
                HAL_Delay(take_photo_ms); // Blocking delay untuk capture
 8001e6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e6e:	f003 f945 	bl	80050fc <HAL_Delay>
                printf("STATE: Selesai manuver depan, lanjut mundur.\r\n");
 8001e72:	48bd      	ldr	r0, [pc, #756]	@ (8002168 <main+0x6c8>)
 8001e74:	f007 ffe8 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_1_MUNDUR_DARI_DEPAN;
 8001e78:	4bbc      	ldr	r3, [pc, #752]	@ (800216c <main+0x6cc>)
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	701a      	strb	r2, [r3, #0]
            break;
 8001e7e:	f001 b837 	b.w	8002ef0 <main+0x1450>

        case STATE_LINTASAN_1_MUNDUR_DARI_DEPAN:
            // Tujuan: Mundur sampai jarak tertentu
            if (sensor_a < jarak_stop_depan || sensor_b < jarak_stop_depan) {
 8001e82:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e86:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e92:	d408      	bmi.n	8001ea6 <main+0x406>
 8001e94:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001e98:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001e9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea4:	d504      	bpl.n	8001eb0 <main+0x410>
                // Masih terlalu dekat, lanjutkan mundur
                Motor_Reverse(kecepatan_motor);
 8001ea6:	200f      	movs	r0, #15
 8001ea8:	f002 f8a9 	bl	8003ffe <Motor_Reverse>
                printf("Yaw angle di-reset ke 0.\r\n");
                yawAngle_deg = 0.0f; // RESET YAW SEBELUM PINDAH STATE
                keadaan_robot = STATE_LINTASAN_1_PUTAR_KIRI;
                waktu_mulai_putar_90 = HAL_GetTick(); // Mulai timer timeout untuk putaran
            }
            break;
 8001eac:	f001 b820 	b.w	8002ef0 <main+0x1450>
                Motor_Stop_All();
 8001eb0:	f001 fcee 	bl	8003890 <Motor_Stop_All>
                printf("STATE: Posisi mundur aman tercapai, lanjut putar kiri.\r\n");
 8001eb4:	48ae      	ldr	r0, [pc, #696]	@ (8002170 <main+0x6d0>)
 8001eb6:	f007 ffc7 	bl	8009e48 <puts>
                printf("Yaw angle di-reset ke 0.\r\n");
 8001eba:	48ae      	ldr	r0, [pc, #696]	@ (8002174 <main+0x6d4>)
 8001ebc:	f007 ffc4 	bl	8009e48 <puts>
                yawAngle_deg = 0.0f; // RESET YAW SEBELUM PINDAH STATE
 8001ec0:	4bad      	ldr	r3, [pc, #692]	@ (8002178 <main+0x6d8>)
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
                keadaan_robot = STATE_LINTASAN_1_PUTAR_KIRI;
 8001ec8:	4ba8      	ldr	r3, [pc, #672]	@ (800216c <main+0x6cc>)
 8001eca:	2204      	movs	r2, #4
 8001ecc:	701a      	strb	r2, [r3, #0]
                waktu_mulai_putar_90 = HAL_GetTick(); // Mulai timer timeout untuk putaran
 8001ece:	f003 f909 	bl	80050e4 <HAL_GetTick>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4aa9      	ldr	r2, [pc, #676]	@ (800217c <main+0x6dc>)
 8001ed6:	6013      	str	r3, [r2, #0]
            break;
 8001ed8:	f001 b80a 	b.w	8002ef0 <main+0x1450>
//
//            }
//            break;

        	// Timeout protection - maksimal 10 detik untuk putar 180
         if (HAL_GetTick() - waktu_mulai_putar_90 > 5000) {
 8001edc:	f003 f902 	bl	80050e4 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	4ba6      	ldr	r3, [pc, #664]	@ (800217c <main+0x6dc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d914      	bls.n	8001f1a <main+0x47a>
        	 Motor_Stop_All();
 8001ef0:	f001 fcce 	bl	8003890 <Motor_Stop_All>
        	 printf("STATE L1: Timeout putar 90 (5 detik), paksa lanjut!\r\n");
 8001ef4:	48a2      	ldr	r0, [pc, #648]	@ (8002180 <main+0x6e0>)
 8001ef6:	f007 ffa7 	bl	8009e48 <puts>
        	 keadaan_robot = STATE_LINTASAN_1_KOREKSI_LURUS;
 8001efa:	4b9c      	ldr	r3, [pc, #624]	@ (800216c <main+0x6cc>)
 8001efc:	2205      	movs	r2, #5
 8001efe:	701a      	strb	r2, [r3, #0]
        	 waktu_mulai_koreksi = HAL_GetTick();
 8001f00:	f003 f8f0 	bl	80050e4 <HAL_GetTick>
 8001f04:	4603      	mov	r3, r0
 8001f06:	4a9f      	ldr	r2, [pc, #636]	@ (8002184 <main+0x6e4>)
 8001f08:	6013      	str	r3, [r2, #0]
        	 counter_koreksi_stabil = 0;
 8001f0a:	4b9f      	ldr	r3, [pc, #636]	@ (8002188 <main+0x6e8>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
        	 waktu_mulai_putar_90 = 0;
 8001f10:	4b9a      	ldr	r3, [pc, #616]	@ (800217c <main+0x6dc>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
        	 break;
 8001f16:	f000 bfeb 	b.w	8002ef0 <main+0x1450>
         }

         // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
         if (fabs(yawAngle_deg) > 135.0f) {
 8001f1a:	4b97      	ldr	r3, [pc, #604]	@ (8002178 <main+0x6d8>)
 8001f1c:	edd3 7a00 	vldr	s15, [r3]
 8001f20:	eef0 7ae7 	vabs.f32	s15, s15
 8001f24:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800218c <main+0x6ec>
 8001f28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f30:	dd22      	ble.n	8001f78 <main+0x4d8>
        	 // Sudah putar 90 (meskipun belum tentu lurus)
        	 Motor_Stop_All();
 8001f32:	f001 fcad 	bl	8003890 <Motor_Stop_All>
        	 printf("STATE L1: Putaran 90 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8001f36:	4b90      	ldr	r3, [pc, #576]	@ (8002178 <main+0x6d8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fb04 	bl	8000548 <__aeabi_f2d>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4892      	ldr	r0, [pc, #584]	@ (8002190 <main+0x6f0>)
 8001f46:	f007 ff17 	bl	8009d78 <iprintf>
        	 HAL_Delay(500);
 8001f4a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f4e:	f003 f8d5 	bl	80050fc <HAL_Delay>

        	 // Transisi ke koreksi lurus dengan sensor belakang
        	 printf("STATE L1: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8001f52:	4890      	ldr	r0, [pc, #576]	@ (8002194 <main+0x6f4>)
 8001f54:	f007 ff78 	bl	8009e48 <puts>
        	 keadaan_robot = STATE_LINTASAN_1_KOREKSI_LURUS;
 8001f58:	4b84      	ldr	r3, [pc, #528]	@ (800216c <main+0x6cc>)
 8001f5a:	2205      	movs	r2, #5
 8001f5c:	701a      	strb	r2, [r3, #0]
        	 waktu_mulai_koreksi = HAL_GetTick();
 8001f5e:	f003 f8c1 	bl	80050e4 <HAL_GetTick>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4a87      	ldr	r2, [pc, #540]	@ (8002184 <main+0x6e4>)
 8001f66:	6013      	str	r3, [r2, #0]
        	 counter_koreksi_stabil = 0;
 8001f68:	4b87      	ldr	r3, [pc, #540]	@ (8002188 <main+0x6e8>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
        	 waktu_mulai_putar_180 = 0;
 8001f6e:	4b8a      	ldr	r3, [pc, #552]	@ (8002198 <main+0x6f8>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
        	 if (HAL_GetTick() - last_debug_print > 500) {
        		 printf("Putar Yaw=%.1f \r\n", yawAngle_deg);
        		 last_debug_print = HAL_GetTick();
        	 }
         }
         break;
 8001f74:	f000 bfb3 	b.w	8002ede <main+0x143e>
        	 Motor_Rotate_Left(25);
 8001f78:	2019      	movs	r0, #25
 8001f7a:	f002 f862 	bl	8004042 <Motor_Rotate_Left>
        	 if (HAL_GetTick() - last_debug_print > 500) {
 8001f7e:	f003 f8b1 	bl	80050e4 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	4b85      	ldr	r3, [pc, #532]	@ (800219c <main+0x6fc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f8e:	f240 87a6 	bls.w	8002ede <main+0x143e>
        		 printf("Putar Yaw=%.1f \r\n", yawAngle_deg);
 8001f92:	4b79      	ldr	r3, [pc, #484]	@ (8002178 <main+0x6d8>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fad6 	bl	8000548 <__aeabi_f2d>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	487f      	ldr	r0, [pc, #508]	@ (80021a0 <main+0x700>)
 8001fa2:	f007 fee9 	bl	8009d78 <iprintf>
        		 last_debug_print = HAL_GetTick();
 8001fa6:	f003 f89d 	bl	80050e4 <HAL_GetTick>
 8001faa:	4603      	mov	r3, r0
 8001fac:	4a7b      	ldr	r2, [pc, #492]	@ (800219c <main+0x6fc>)
 8001fae:	6013      	str	r3, [r2, #0]
         break;
 8001fb0:	f000 bf95 	b.w	8002ede <main+0x143e>

        case STATE_LINTASAN_1_KOREKSI_LURUS:
            // Timeout check - maksimal 5 detik untuk koreksi
            if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8001fb4:	f003 f896 	bl	80050e4 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b72      	ldr	r3, [pc, #456]	@ (8002184 <main+0x6e4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d909      	bls.n	8001fdc <main+0x53c>
                Motor_Stop_All();
 8001fc8:	f001 fc62 	bl	8003890 <Motor_Stop_All>
                printf("STATE: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8001fcc:	4875      	ldr	r0, [pc, #468]	@ (80021a4 <main+0x704>)
 8001fce:	f007 ff3b 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 8001fd2:	4b66      	ldr	r3, [pc, #408]	@ (800216c <main+0x6cc>)
 8001fd4:	2206      	movs	r2, #6
 8001fd6:	701a      	strb	r2, [r3, #0]
                break;
 8001fd8:	f000 bf8a 	b.w	8002ef0 <main+0x1450>
            }

            // Validasi: Pastikan sensor samping kanan (G & H) mendeteksi dinding
            if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 8001fdc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fe0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe8:	f340 80e8 	ble.w	80021bc <main+0x71c>
 8001fec:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ff0:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80021a8 <main+0x708>
 8001ff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	f140 80de 	bpl.w	80021bc <main+0x71c>
 8002000:	edd7 7a06 	vldr	s15, [r7, #24]
 8002004:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200c:	f340 80d6 	ble.w	80021bc <main+0x71c>
 8002010:	edd7 7a06 	vldr	s15, [r7, #24]
 8002014:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80021a8 <main+0x708>
 8002018:	eef4 7ac7 	vcmpe.f32	s15, s14
 800201c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002020:	f140 80cc 	bpl.w	80021bc <main+0x71c>

                float selisih_samping = fabs(sensor_h - sensor_g);
 8002024:	ed97 7a06 	vldr	s14, [r7, #24]
 8002028:	edd7 7a07 	vldr	s15, [r7, #28]
 800202c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002030:	eef0 7ae7 	vabs.f32	s15, s15
 8002034:	edc7 7a00 	vstr	s15, [r7]

                if (selisih_samping > 0.5f) {
 8002038:	edd7 7a00 	vldr	s15, [r7]
 800203c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002040:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002048:	dd53      	ble.n	80020f2 <main+0x652>
                    // Robot belum lurus, perlu koreksi
                    counter_koreksi_stabil = 0;  // Reset counter stabilitas
 800204a:	4b4f      	ldr	r3, [pc, #316]	@ (8002188 <main+0x6e8>)
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]

                    if (sensor_h > sensor_g) {
 8002050:	ed97 7a06 	vldr	s14, [r7, #24]
 8002054:	edd7 7a07 	vldr	s15, [r7, #28]
 8002058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800205c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002060:	dd23      	ble.n	80020aa <main+0x60a>
                        // Kondisi: Bagian DEPAN robot lebih jauh dari dinding kanan
                        // Artinya: Ekor robot lebih dekat ke dinding (robot miring ke kiri)
                        // Solusi: Putar KANAN untuk meluruskan
                        printf("Koreksi: Putar kanan | H:%.1f > G:%.1f | Diff:%.1f\r\n",
 8002062:	69b8      	ldr	r0, [r7, #24]
 8002064:	f7fe fa70 	bl	8000548 <__aeabi_f2d>
 8002068:	4680      	mov	r8, r0
 800206a:	4689      	mov	r9, r1
 800206c:	69f8      	ldr	r0, [r7, #28]
 800206e:	f7fe fa6b 	bl	8000548 <__aeabi_f2d>
 8002072:	4604      	mov	r4, r0
 8002074:	460d      	mov	r5, r1
 8002076:	6838      	ldr	r0, [r7, #0]
 8002078:	f7fe fa66 	bl	8000548 <__aeabi_f2d>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002084:	e9cd 4500 	strd	r4, r5, [sp]
 8002088:	4642      	mov	r2, r8
 800208a:	464b      	mov	r3, r9
 800208c:	4847      	ldr	r0, [pc, #284]	@ (80021ac <main+0x70c>)
 800208e:	f007 fe73 	bl	8009d78 <iprintf>
                               sensor_h, sensor_g, selisih_samping);
                        Motor_Rotate_Right(25);
 8002092:	2019      	movs	r0, #25
 8002094:	f002 f801 	bl	800409a <Motor_Rotate_Right>
                        HAL_Delay(100);
 8002098:	2064      	movs	r0, #100	@ 0x64
 800209a:	f003 f82f 	bl	80050fc <HAL_Delay>
                        Motor_Stop_All();
 800209e:	f001 fbf7 	bl	8003890 <Motor_Stop_All>
                        HAL_Delay(50);
 80020a2:	2032      	movs	r0, #50	@ 0x32
 80020a4:	f003 f82a 	bl	80050fc <HAL_Delay>
            if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 80020a8:	e0a3      	b.n	80021f2 <main+0x752>

                    } else {
                        // Kondisi: Bagian BELAKANG robot lebih jauh dari dinding kanan
                        // Artinya: Kepala robot lebih dekat ke dinding (robot miring ke kanan)
                        // Solusi: Putar KIRI untuk meluruskan
                        printf("Koreksi: Putar kiri | G:%.1f > H:%.1f | Diff:%.1f\r\n",
 80020aa:	69f8      	ldr	r0, [r7, #28]
 80020ac:	f7fe fa4c 	bl	8000548 <__aeabi_f2d>
 80020b0:	4680      	mov	r8, r0
 80020b2:	4689      	mov	r9, r1
 80020b4:	69b8      	ldr	r0, [r7, #24]
 80020b6:	f7fe fa47 	bl	8000548 <__aeabi_f2d>
 80020ba:	4604      	mov	r4, r0
 80020bc:	460d      	mov	r5, r1
 80020be:	6838      	ldr	r0, [r7, #0]
 80020c0:	f7fe fa42 	bl	8000548 <__aeabi_f2d>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80020cc:	e9cd 4500 	strd	r4, r5, [sp]
 80020d0:	4642      	mov	r2, r8
 80020d2:	464b      	mov	r3, r9
 80020d4:	4836      	ldr	r0, [pc, #216]	@ (80021b0 <main+0x710>)
 80020d6:	f007 fe4f 	bl	8009d78 <iprintf>
                               sensor_g, sensor_h, selisih_samping);
                        Motor_Rotate_Left(25);
 80020da:	2019      	movs	r0, #25
 80020dc:	f001 ffb1 	bl	8004042 <Motor_Rotate_Left>
                        HAL_Delay(100);
 80020e0:	2064      	movs	r0, #100	@ 0x64
 80020e2:	f003 f80b 	bl	80050fc <HAL_Delay>
                        Motor_Stop_All();
 80020e6:	f001 fbd3 	bl	8003890 <Motor_Stop_All>
                        HAL_Delay(50);
 80020ea:	2032      	movs	r0, #50	@ 0x32
 80020ec:	f003 f806 	bl	80050fc <HAL_Delay>
            if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 80020f0:	e07f      	b.n	80021f2 <main+0x752>
                    }

                } else {
                    // Robot sudah cukup lurus (selisih <= 0.5cm)
                    counter_koreksi_stabil++;
 80020f2:	4b25      	ldr	r3, [pc, #148]	@ (8002188 <main+0x6e8>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	3301      	adds	r3, #1
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <main+0x6e8>)
 80020fc:	701a      	strb	r2, [r3, #0]
                    printf("Lurus! H:%.1f G:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 80020fe:	69b8      	ldr	r0, [r7, #24]
 8002100:	f7fe fa22 	bl	8000548 <__aeabi_f2d>
 8002104:	4680      	mov	r8, r0
 8002106:	4689      	mov	r9, r1
 8002108:	69f8      	ldr	r0, [r7, #28]
 800210a:	f7fe fa1d 	bl	8000548 <__aeabi_f2d>
 800210e:	4604      	mov	r4, r0
 8002110:	460d      	mov	r5, r1
 8002112:	6838      	ldr	r0, [r7, #0]
 8002114:	f7fe fa18 	bl	8000548 <__aeabi_f2d>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	491a      	ldr	r1, [pc, #104]	@ (8002188 <main+0x6e8>)
 800211e:	7809      	ldrb	r1, [r1, #0]
 8002120:	9104      	str	r1, [sp, #16]
 8002122:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002126:	e9cd 4500 	strd	r4, r5, [sp]
 800212a:	4642      	mov	r2, r8
 800212c:	464b      	mov	r3, r9
 800212e:	4821      	ldr	r0, [pc, #132]	@ (80021b4 <main+0x714>)
 8002130:	f007 fe22 	bl	8009d78 <iprintf>
                           sensor_h, sensor_g, selisih_samping, counter_koreksi_stabil);

                    if (counter_koreksi_stabil >= 3) {
 8002134:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <main+0x6e8>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d90c      	bls.n	8002156 <main+0x6b6>
                        // Validasi: Sudah lurus 3x pembacaan berturut-turut
                        Motor_Stop_All();
 800213c:	f001 fba8 	bl	8003890 <Motor_Stop_All>
                        printf("STATE: Koreksi lurus SELESAI! Lanjut manuver belakang.\r\n");
 8002140:	481d      	ldr	r0, [pc, #116]	@ (80021b8 <main+0x718>)
 8002142:	f007 fe81 	bl	8009e48 <puts>
                        HAL_Delay(1000);
 8002146:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800214a:	f002 ffd7 	bl	80050fc <HAL_Delay>
                        keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 800214e:	4b07      	ldr	r3, [pc, #28]	@ (800216c <main+0x6cc>)
 8002150:	2206      	movs	r2, #6
 8002152:	701a      	strb	r2, [r3, #0]
            if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 8002154:	e04d      	b.n	80021f2 <main+0x752>
                    } else {
                        // Tunggu pembacaan sensor berikutnya untuk validasi
                        Motor_Stop_All();
 8002156:	f001 fb9b 	bl	8003890 <Motor_Stop_All>
                        HAL_Delay(100);
 800215a:	2064      	movs	r0, #100	@ 0x64
 800215c:	f002 ffce 	bl	80050fc <HAL_Delay>
            if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 8002160:	e047      	b.n	80021f2 <main+0x752>
 8002162:	bf00      	nop
 8002164:	0800df90 	.word	0x0800df90
 8002168:	0800dfbc 	.word	0x0800dfbc
 800216c:	20000700 	.word	0x20000700
 8002170:	0800dfec 	.word	0x0800dfec
 8002174:	0800e024 	.word	0x0800e024
 8002178:	20000780 	.word	0x20000780
 800217c:	20000718 	.word	0x20000718
 8002180:	0800e040 	.word	0x0800e040
 8002184:	2000070c 	.word	0x2000070c
 8002188:	20000710 	.word	0x20000710
 800218c:	43070000 	.word	0x43070000
 8002190:	0800e078 	.word	0x0800e078
 8002194:	0800e0ac 	.word	0x0800e0ac
 8002198:	20000714 	.word	0x20000714
 800219c:	2000078c 	.word	0x2000078c
 80021a0:	0800e0e4 	.word	0x0800e0e4
 80021a4:	0800e0f8 	.word	0x0800e0f8
 80021a8:	42480000 	.word	0x42480000
 80021ac:	0800e130 	.word	0x0800e130
 80021b0:	0800e168 	.word	0x0800e168
 80021b4:	0800e19c 	.word	0x0800e19c
 80021b8:	0800e1d0 	.word	0x0800e1d0
                    }
                }

            } else {
                // Sensor samping kanan tidak mendeteksi dinding (nilai 0 atau > 50cm)
                printf("Warning: Dinding samping kanan tidak terdeteksi (G:%.1f H:%.1f)\r\n",
 80021bc:	69f8      	ldr	r0, [r7, #28]
 80021be:	f7fe f9c3 	bl	8000548 <__aeabi_f2d>
 80021c2:	4604      	mov	r4, r0
 80021c4:	460d      	mov	r5, r1
 80021c6:	69b8      	ldr	r0, [r7, #24]
 80021c8:	f7fe f9be 	bl	8000548 <__aeabi_f2d>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	e9cd 2300 	strd	r2, r3, [sp]
 80021d4:	4622      	mov	r2, r4
 80021d6:	462b      	mov	r3, r5
 80021d8:	48be      	ldr	r0, [pc, #760]	@ (80024d4 <main+0xa34>)
 80021da:	f007 fdcd 	bl	8009d78 <iprintf>
                       sensor_g, sensor_h);
                printf("STATE: Skip koreksi, langsung ke manuver belakang.\r\n");
 80021de:	48be      	ldr	r0, [pc, #760]	@ (80024d8 <main+0xa38>)
 80021e0:	f007 fe32 	bl	8009e48 <puts>
                Motor_Stop_All();
 80021e4:	f001 fb54 	bl	8003890 <Motor_Stop_All>
                keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 80021e8:	4bbc      	ldr	r3, [pc, #752]	@ (80024dc <main+0xa3c>)
 80021ea:	2206      	movs	r2, #6
 80021ec:	701a      	strb	r2, [r3, #0]
            }
            break;
 80021ee:	f000 be7f 	b.w	8002ef0 <main+0x1450>
 80021f2:	f000 be7d 	b.w	8002ef0 <main+0x1450>

        case STATE_LINTASAN_1_MANUVER_BELAKANG:
            // Tujuan: Mundur pelan sampai jarak belakang < batas_jarak_belakang (5cm)
            if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang) {
 80021f6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80021fa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80021fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002206:	dd0d      	ble.n	8002224 <main+0x784>
 8002208:	edd7 7a08 	vldr	s15, [r7, #32]
 800220c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002218:	dd04      	ble.n	8002224 <main+0x784>
                // Masih jauh, lanjutkan mundur pelan
                Motor_Reverse(kecepatan_motor);
 800221a:	200f      	movs	r0, #15
 800221c:	f001 feef 	bl	8003ffe <Motor_Reverse>
                //TODO: !PLACEHOLDER CAPTURE
                HAL_Delay(take_photo_ms); // Jeda untuk capture masih blocking, bisa kita perbaiki nanti
                printf("STATE: Selesai manuver belakang, lanjut maju dari belakang.\r\n");
                keadaan_robot = STATE_LINTASAN_1_MAJU_DARI_BELAKANG;
            }
            break;
 8002220:	f000 be66 	b.w	8002ef0 <main+0x1450>
                Motor_Stop_All();
 8002224:	f001 fb34 	bl	8003890 <Motor_Stop_All>
                printf("Mentok belakang tercapai. Capture #2 (Belakang)!\r\n");
 8002228:	48ad      	ldr	r0, [pc, #692]	@ (80024e0 <main+0xa40>)
 800222a:	f007 fe0d 	bl	8009e48 <puts>
                HAL_Delay(take_photo_ms); // Jeda untuk capture masih blocking, bisa kita perbaiki nanti
 800222e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002232:	f002 ff63 	bl	80050fc <HAL_Delay>
                printf("STATE: Selesai manuver belakang, lanjut maju dari belakang.\r\n");
 8002236:	48ab      	ldr	r0, [pc, #684]	@ (80024e4 <main+0xa44>)
 8002238:	f007 fe06 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_1_MAJU_DARI_BELAKANG;
 800223c:	4ba7      	ldr	r3, [pc, #668]	@ (80024dc <main+0xa3c>)
 800223e:	2207      	movs	r2, #7
 8002240:	701a      	strb	r2, [r3, #0]
            break;
 8002242:	f000 be55 	b.w	8002ef0 <main+0x1450>

        case STATE_LINTASAN_1_MAJU_DARI_BELAKANG:
            // Tujuan: Maju sampai sensor belakang (e dan f) membaca jarak > jarak_stop_belakang (30cm)
            if (sensor_e < jarak_stop_belakang || sensor_f < jarak_stop_belakang) {
 8002246:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800224a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800224e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002256:	d408      	bmi.n	800226a <main+0x7ca>
 8002258:	edd7 7a08 	vldr	s15, [r7, #32]
 800225c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002260:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002268:	d504      	bpl.n	8002274 <main+0x7d4>
                // Masih terlalu dekat dengan dinding belakang, lanjutkan maju
                Motor_Forward(kecepatan_motor);
 800226a:	200f      	movs	r0, #15
 800226c:	f001 fea8 	bl	8003fc0 <Motor_Forward>
                keadaan_robot = STATE_LINTASAN_2_MAJU;
                // Reset timer untuk state berikutnya jika STATE_LINTASAN_2_MAJU menggunakan timer
                waktu_terakhir_gerak = HAL_GetTick();
                sedang_bergerak = true;
            }
            break;
 8002270:	f000 be3e 	b.w	8002ef0 <main+0x1450>
                Motor_Stop_All();
 8002274:	f001 fb0c 	bl	8003890 <Motor_Stop_All>
                printf("STATE: Maju dari belakang selesai, siap untuk lintasan 2.\r\n");
 8002278:	489b      	ldr	r0, [pc, #620]	@ (80024e8 <main+0xa48>)
 800227a:	f007 fde5 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_2_MAJU;
 800227e:	4b97      	ldr	r3, [pc, #604]	@ (80024dc <main+0xa3c>)
 8002280:	2208      	movs	r2, #8
 8002282:	701a      	strb	r2, [r3, #0]
                waktu_terakhir_gerak = HAL_GetTick();
 8002284:	f002 ff2e 	bl	80050e4 <HAL_GetTick>
 8002288:	4603      	mov	r3, r0
 800228a:	4a98      	ldr	r2, [pc, #608]	@ (80024ec <main+0xa4c>)
 800228c:	6013      	str	r3, [r2, #0]
                sedang_bergerak = true;
 800228e:	4b98      	ldr	r3, [pc, #608]	@ (80024f0 <main+0xa50>)
 8002290:	2201      	movs	r2, #1
 8002292:	701a      	strb	r2, [r3, #0]
            break;
 8002294:	f000 be2c 	b.w	8002ef0 <main+0x1450>

        case STATE_LINTASAN_2_MAJU:
            // Logika maju sama persis dengan Lintasan 1
            if (ada_halangan_depan) {
 8002298:	7cfb      	ldrb	r3, [r7, #19]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <main+0x812>
                Motor_Stop_All();
 800229e:	f001 faf7 	bl	8003890 <Motor_Stop_All>
                printf("STATE L2: Halangan depan terdeteksi. Mundur sedikit.\r\n");
 80022a2:	4894      	ldr	r0, [pc, #592]	@ (80024f4 <main+0xa54>)
 80022a4:	f007 fdd0 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_2_MUNDUR_SEBENTAR;
 80022a8:	4b8c      	ldr	r3, [pc, #560]	@ (80024dc <main+0xa3c>)
 80022aa:	2209      	movs	r2, #9
 80022ac:	701a      	strb	r2, [r3, #0]
                break;
 80022ae:	f000 be1f 	b.w	8002ef0 <main+0x1450>
            }

            // Logika gerak 2 detik jalan, 1 detik berhenti
            if (sedang_bergerak) {
 80022b2:	4b8f      	ldr	r3, [pc, #572]	@ (80024f0 <main+0xa50>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d016      	beq.n	80022e8 <main+0x848>
                if (HAL_GetTick() - waktu_terakhir_gerak >= delay_jalan_ms) {
 80022ba:	f002 ff13 	bl	80050e4 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	4b8a      	ldr	r3, [pc, #552]	@ (80024ec <main+0xa4c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022ca:	d321      	bcc.n	8002310 <main+0x870>
                    Motor_Stop_All();
 80022cc:	f001 fae0 	bl	8003890 <Motor_Stop_All>
                    sedang_bergerak = false;
 80022d0:	4b87      	ldr	r3, [pc, #540]	@ (80024f0 <main+0xa50>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]
                    waktu_terakhir_gerak = HAL_GetTick();
 80022d6:	f002 ff05 	bl	80050e4 <HAL_GetTick>
 80022da:	4603      	mov	r3, r0
 80022dc:	4a83      	ldr	r2, [pc, #524]	@ (80024ec <main+0xa4c>)
 80022de:	6013      	str	r3, [r2, #0]
                    printf("Berhenti sejenak (L2)...\r\n");
 80022e0:	4885      	ldr	r0, [pc, #532]	@ (80024f8 <main+0xa58>)
 80022e2:	f007 fdb1 	bl	8009e48 <puts>
 80022e6:	e013      	b.n	8002310 <main+0x870>
                }
            } else {
                if (HAL_GetTick() - waktu_terakhir_gerak >= delay_berhenti_ms) {
 80022e8:	f002 fefc 	bl	80050e4 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	4b7f      	ldr	r3, [pc, #508]	@ (80024ec <main+0xa4c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022f8:	d30a      	bcc.n	8002310 <main+0x870>

                	//TODO: !PLACEHOLDER CAPTURE
                    sedang_bergerak = true;
 80022fa:	4b7d      	ldr	r3, [pc, #500]	@ (80024f0 <main+0xa50>)
 80022fc:	2201      	movs	r2, #1
 80022fe:	701a      	strb	r2, [r3, #0]
                    waktu_terakhir_gerak = HAL_GetTick();
 8002300:	f002 fef0 	bl	80050e4 <HAL_GetTick>
 8002304:	4603      	mov	r3, r0
 8002306:	4a79      	ldr	r2, [pc, #484]	@ (80024ec <main+0xa4c>)
 8002308:	6013      	str	r3, [r2, #0]
                    printf("Melanjutkan gerak maju (L2)...\r\n");
 800230a:	487c      	ldr	r0, [pc, #496]	@ (80024fc <main+0xa5c>)
 800230c:	f007 fd9c 	bl	8009e48 <puts>
                }
            }

            // Jika sedang dalam periode gerak, maju terus
            if (sedang_bergerak) {
 8002310:	4b77      	ldr	r3, [pc, #476]	@ (80024f0 <main+0xa50>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 85e4 	beq.w	8002ee2 <main+0x1442>
                //Motor_Forward(kecepatan_motor);
            	if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 800231a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800231e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232a:	dc08      	bgt.n	800233e <main+0x89e>
 800232c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002330:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002334:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233c:	dd04      	ble.n	8002348 <main+0x8a8>
            	    Motor_Forward(kecepatan_motor);
 800233e:	200f      	movs	r0, #15
 8002340:	f001 fe3e 	bl	8003fc0 <Motor_Forward>
            	      Motor_Stop_All();
            	      HAL_Delay(2000);
            	    }

            }
            break;
 8002344:	f000 bdcd 	b.w	8002ee2 <main+0x1442>
            	      Motor_Stop_All();
 8002348:	f001 faa2 	bl	8003890 <Motor_Stop_All>
            	      HAL_Delay(2000);
 800234c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002350:	f002 fed4 	bl	80050fc <HAL_Delay>
            break;
 8002354:	f000 bdc5 	b.w	8002ee2 <main+0x1442>

        case STATE_LINTASAN_2_MUNDUR_SEBENTAR:
            // Mundur hingga jarak depan > 20cm
            if (sensor_a < jarak_stop_depan || sensor_b < jarak_stop_depan) {
 8002358:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800235c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002368:	d408      	bmi.n	800237c <main+0x8dc>
 800236a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800236e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237a:	d504      	bpl.n	8002386 <main+0x8e6>
                Motor_Reverse(kecepatan_motor);
 800237c:	200f      	movs	r0, #15
 800237e:	f001 fe3e 	bl	8003ffe <Motor_Reverse>
                printf("Yaw angle di-reset ke 0.\r\n");
                keadaan_robot = STATE_LINTASAN_2_PUTAR_BALIK;
                waktu_mulai_putar_180 = HAL_GetTick(); // Mulai timer untuk timeout
                yawAngle_deg = 0.0f;
            }
            break;
 8002382:	f000 bdb5 	b.w	8002ef0 <main+0x1450>
                Motor_Stop_All();
 8002386:	f001 fa83 	bl	8003890 <Motor_Stop_All>
                printf("STATE L2: Posisi mundur aman, siap putar 180.\r\n");
 800238a:	485d      	ldr	r0, [pc, #372]	@ (8002500 <main+0xa60>)
 800238c:	f007 fd5c 	bl	8009e48 <puts>
                yawAngle_deg = 0.0f;
 8002390:	4b5c      	ldr	r3, [pc, #368]	@ (8002504 <main+0xa64>)
 8002392:	f04f 0200 	mov.w	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
                printf("Yaw angle di-reset ke 0.\r\n");
 8002398:	485b      	ldr	r0, [pc, #364]	@ (8002508 <main+0xa68>)
 800239a:	f007 fd55 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_2_PUTAR_BALIK;
 800239e:	4b4f      	ldr	r3, [pc, #316]	@ (80024dc <main+0xa3c>)
 80023a0:	220a      	movs	r2, #10
 80023a2:	701a      	strb	r2, [r3, #0]
                waktu_mulai_putar_180 = HAL_GetTick(); // Mulai timer untuk timeout
 80023a4:	f002 fe9e 	bl	80050e4 <HAL_GetTick>
 80023a8:	4603      	mov	r3, r0
 80023aa:	4a58      	ldr	r2, [pc, #352]	@ (800250c <main+0xa6c>)
 80023ac:	6013      	str	r3, [r2, #0]
                yawAngle_deg = 0.0f;
 80023ae:	4b55      	ldr	r3, [pc, #340]	@ (8002504 <main+0xa64>)
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
            break;
 80023b6:	f000 bd9b 	b.w	8002ef0 <main+0x1450>

        case STATE_LINTASAN_2_PUTAR_BALIK:
            // Timeout protection - maksimal 10 detik untuk putar 180
            if (HAL_GetTick() - waktu_mulai_putar_180 > 5000) {
 80023ba:	f002 fe93 	bl	80050e4 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	4b52      	ldr	r3, [pc, #328]	@ (800250c <main+0xa6c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d914      	bls.n	80023f8 <main+0x958>
                Motor_Stop_All();
 80023ce:	f001 fa5f 	bl	8003890 <Motor_Stop_All>
                printf("STATE L2: Timeout putar 180 (10 detik), paksa lanjut!\r\n");
 80023d2:	484f      	ldr	r0, [pc, #316]	@ (8002510 <main+0xa70>)
 80023d4:	f007 fd38 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 80023d8:	4b40      	ldr	r3, [pc, #256]	@ (80024dc <main+0xa3c>)
 80023da:	220c      	movs	r2, #12
 80023dc:	701a      	strb	r2, [r3, #0]
                waktu_mulai_koreksi = HAL_GetTick();
 80023de:	f002 fe81 	bl	80050e4 <HAL_GetTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002514 <main+0xa74>)
 80023e6:	6013      	str	r3, [r2, #0]
                counter_koreksi_stabil = 0;
 80023e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002518 <main+0xa78>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	701a      	strb	r2, [r3, #0]
                waktu_mulai_putar_180 = 0;
 80023ee:	4b47      	ldr	r3, [pc, #284]	@ (800250c <main+0xa6c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
                break;
 80023f4:	f000 bd7c 	b.w	8002ef0 <main+0x1450>
            }

            // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
            if (fabs(yawAngle_deg) > 250.0f) {
 80023f8:	4b42      	ldr	r3, [pc, #264]	@ (8002504 <main+0xa64>)
 80023fa:	edd3 7a00 	vldr	s15, [r3]
 80023fe:	eef0 7ae7 	vabs.f32	s15, s15
 8002402:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800251c <main+0xa7c>
 8002406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800240a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240e:	dd22      	ble.n	8002456 <main+0x9b6>
                // Sudah putar 180 (meskipun belum tentu lurus)
                Motor_Stop_All();
 8002410:	f001 fa3e 	bl	8003890 <Motor_Stop_All>
                printf("STATE L2: Putaran 180 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002414:	4b3b      	ldr	r3, [pc, #236]	@ (8002504 <main+0xa64>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe f895 	bl	8000548 <__aeabi_f2d>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	483f      	ldr	r0, [pc, #252]	@ (8002520 <main+0xa80>)
 8002424:	f007 fca8 	bl	8009d78 <iprintf>
                HAL_Delay(500);
 8002428:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800242c:	f002 fe66 	bl	80050fc <HAL_Delay>

                // Transisi ke koreksi lurus dengan sensor belakang
                printf("STATE L2: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8002430:	483c      	ldr	r0, [pc, #240]	@ (8002524 <main+0xa84>)
 8002432:	f007 fd09 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_2_MUNDUR_KOREKSI;
 8002436:	4b29      	ldr	r3, [pc, #164]	@ (80024dc <main+0xa3c>)
 8002438:	220b      	movs	r2, #11
 800243a:	701a      	strb	r2, [r3, #0]
                waktu_mulai_koreksi = HAL_GetTick();
 800243c:	f002 fe52 	bl	80050e4 <HAL_GetTick>
 8002440:	4603      	mov	r3, r0
 8002442:	4a34      	ldr	r2, [pc, #208]	@ (8002514 <main+0xa74>)
 8002444:	6013      	str	r3, [r2, #0]
                counter_koreksi_stabil = 0;
 8002446:	4b34      	ldr	r3, [pc, #208]	@ (8002518 <main+0xa78>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
                waktu_mulai_putar_180 = 0;
 800244c:	4b2f      	ldr	r3, [pc, #188]	@ (800250c <main+0xa6c>)
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
                if (HAL_GetTick() - last_debug_print > 500) {
                    printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
                    last_debug_print = HAL_GetTick();
                }
            }
            break;
 8002452:	f000 bd48 	b.w	8002ee6 <main+0x1446>
                Motor_Rotate_Right(25);
 8002456:	2019      	movs	r0, #25
 8002458:	f001 fe1f 	bl	800409a <Motor_Rotate_Right>
                if (HAL_GetTick() - last_debug_print > 500) {
 800245c:	f002 fe42 	bl	80050e4 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	4b31      	ldr	r3, [pc, #196]	@ (8002528 <main+0xa88>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800246c:	f240 853b 	bls.w	8002ee6 <main+0x1446>
                    printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002470:	4b24      	ldr	r3, [pc, #144]	@ (8002504 <main+0xa64>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4618      	mov	r0, r3
 8002476:	f7fe f867 	bl	8000548 <__aeabi_f2d>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	482b      	ldr	r0, [pc, #172]	@ (800252c <main+0xa8c>)
 8002480:	f007 fc7a 	bl	8009d78 <iprintf>
                    last_debug_print = HAL_GetTick();
 8002484:	f002 fe2e 	bl	80050e4 <HAL_GetTick>
 8002488:	4603      	mov	r3, r0
 800248a:	4a27      	ldr	r2, [pc, #156]	@ (8002528 <main+0xa88>)
 800248c:	6013      	str	r3, [r2, #0]
            break;
 800248e:	f000 bd2a 	b.w	8002ee6 <main+0x1446>

        case STATE_LINTASAN_2_MUNDUR_KOREKSI:
        	if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang) {
 8002492:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002496:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800249a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	dd0d      	ble.n	80024c0 <main+0xa20>
 80024a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80024a8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80024ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	dd04      	ble.n	80024c0 <main+0xa20>
        	                // Masih jauh, lanjutkan mundur pelan
        	                Motor_Reverse(kecepatan_motor);
 80024b6:	200f      	movs	r0, #15
 80024b8:	f001 fda1 	bl	8003ffe <Motor_Reverse>
        	                // Target tercapai, berhenti
        	                Motor_Stop_All();
        	                printf("Mentok Siap koreksi!\r\n");
        	                keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
        	            }
        	break;
 80024bc:	f000 bd18 	b.w	8002ef0 <main+0x1450>
        	                Motor_Stop_All();
 80024c0:	f001 f9e6 	bl	8003890 <Motor_Stop_All>
        	                printf("Mentok Siap koreksi!\r\n");
 80024c4:	481a      	ldr	r0, [pc, #104]	@ (8002530 <main+0xa90>)
 80024c6:	f007 fcbf 	bl	8009e48 <puts>
        	                keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 80024ca:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <main+0xa3c>)
 80024cc:	220c      	movs	r2, #12
 80024ce:	701a      	strb	r2, [r3, #0]
        	break;
 80024d0:	f000 bd0e 	b.w	8002ef0 <main+0x1450>
 80024d4:	0800e208 	.word	0x0800e208
 80024d8:	0800e24c 	.word	0x0800e24c
 80024dc:	20000700 	.word	0x20000700
 80024e0:	0800e280 	.word	0x0800e280
 80024e4:	0800e2b4 	.word	0x0800e2b4
 80024e8:	0800e2f4 	.word	0x0800e2f4
 80024ec:	20000704 	.word	0x20000704
 80024f0:	20000708 	.word	0x20000708
 80024f4:	0800e330 	.word	0x0800e330
 80024f8:	0800e368 	.word	0x0800e368
 80024fc:	0800e384 	.word	0x0800e384
 8002500:	0800e3a4 	.word	0x0800e3a4
 8002504:	20000780 	.word	0x20000780
 8002508:	0800e024 	.word	0x0800e024
 800250c:	20000714 	.word	0x20000714
 8002510:	0800e3d4 	.word	0x0800e3d4
 8002514:	2000070c 	.word	0x2000070c
 8002518:	20000710 	.word	0x20000710
 800251c:	437a0000 	.word	0x437a0000
 8002520:	0800e410 	.word	0x0800e410
 8002524:	0800e448 	.word	0x0800e448
 8002528:	20000790 	.word	0x20000790
 800252c:	0800e480 	.word	0x0800e480
 8002530:	0800e4a8 	.word	0x0800e4a8

        case STATE_LINTASAN_2_KOREKSI_LURUS:
            // Timeout check - maksimal 5 detik untuk koreksi
            if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8002534:	f002 fdd6 	bl	80050e4 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	4bb5      	ldr	r3, [pc, #724]	@ (8002810 <main+0xd70>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002544:	4293      	cmp	r3, r2
 8002546:	d911      	bls.n	800256c <main+0xacc>
                Motor_Stop_All();
 8002548:	f001 f9a2 	bl	8003890 <Motor_Stop_All>
                printf("STATE L2: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 800254c:	48b1      	ldr	r0, [pc, #708]	@ (8002814 <main+0xd74>)
 800254e:	f007 fc7b 	bl	8009e48 <puts>
                keadaan_robot = STATE_LINTASAN_3_MAJU;
 8002552:	4bb1      	ldr	r3, [pc, #708]	@ (8002818 <main+0xd78>)
 8002554:	220d      	movs	r2, #13
 8002556:	701a      	strb	r2, [r3, #0]
                waktu_terakhir_gerak = HAL_GetTick();
 8002558:	f002 fdc4 	bl	80050e4 <HAL_GetTick>
 800255c:	4603      	mov	r3, r0
 800255e:	4aaf      	ldr	r2, [pc, #700]	@ (800281c <main+0xd7c>)
 8002560:	6013      	str	r3, [r2, #0]
                sedang_bergerak = true;
 8002562:	4baf      	ldr	r3, [pc, #700]	@ (8002820 <main+0xd80>)
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]
                break;
 8002568:	f000 bcc2 	b.w	8002ef0 <main+0x1450>
            }

            // Validasi: Pastikan sensor belakang (E & F) mendeteksi dinding
            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 800256c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002570:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002578:	f340 80c3 	ble.w	8002702 <main+0xc62>
 800257c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002580:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 8002824 <main+0xd84>
 8002584:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258c:	f140 80b9 	bpl.w	8002702 <main+0xc62>
 8002590:	edd7 7a08 	vldr	s15, [r7, #32]
 8002594:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800259c:	f340 80b1 	ble.w	8002702 <main+0xc62>
 80025a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80025a4:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8002824 <main+0xd84>
 80025a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b0:	f140 80a7 	bpl.w	8002702 <main+0xc62>

                float selisih_belakang = fabs(sensor_e - sensor_f);
 80025b4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80025b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80025bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c0:	eef0 7ae7 	vabs.f32	s15, s15
 80025c4:	edc7 7a01 	vstr	s15, [r7, #4]

                if (selisih_belakang > 1.0f) {
 80025c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80025cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80025d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d8:	dd53      	ble.n	8002682 <main+0xbe2>
                    // Robot belum lurus, perlu koreksi
                    counter_koreksi_stabil = 0;  // Reset counter stabilitas
 80025da:	4b93      	ldr	r3, [pc, #588]	@ (8002828 <main+0xd88>)
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]

                    if (sensor_e > sensor_f) {
 80025e0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80025e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80025e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f0:	dd23      	ble.n	800263a <main+0xb9a>
                        // Sensor E (belakang kiri) lebih jauh
                        // Putar kiri untuk luruskan
                        printf("Koreksi L2: Putar kiri | E:%.1f > F:%.1f | Diff:%.1f\r\n",
 80025f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025f4:	f7fd ffa8 	bl	8000548 <__aeabi_f2d>
 80025f8:	4680      	mov	r8, r0
 80025fa:	4689      	mov	r9, r1
 80025fc:	6a38      	ldr	r0, [r7, #32]
 80025fe:	f7fd ffa3 	bl	8000548 <__aeabi_f2d>
 8002602:	4604      	mov	r4, r0
 8002604:	460d      	mov	r5, r1
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7fd ff9e 	bl	8000548 <__aeabi_f2d>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002614:	e9cd 4500 	strd	r4, r5, [sp]
 8002618:	4642      	mov	r2, r8
 800261a:	464b      	mov	r3, r9
 800261c:	4883      	ldr	r0, [pc, #524]	@ (800282c <main+0xd8c>)
 800261e:	f007 fbab 	bl	8009d78 <iprintf>
                               sensor_e, sensor_f, selisih_belakang);
                        Motor_Rotate_Left(25);
 8002622:	2019      	movs	r0, #25
 8002624:	f001 fd0d 	bl	8004042 <Motor_Rotate_Left>
                        HAL_Delay(100);
 8002628:	2064      	movs	r0, #100	@ 0x64
 800262a:	f002 fd67 	bl	80050fc <HAL_Delay>
                        Motor_Stop_All();
 800262e:	f001 f92f 	bl	8003890 <Motor_Stop_All>
                        HAL_Delay(50);
 8002632:	2032      	movs	r0, #50	@ 0x32
 8002634:	f002 fd62 	bl	80050fc <HAL_Delay>
            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002638:	e085      	b.n	8002746 <main+0xca6>

                    } else {
                        // Sensor F (belakang kanan) lebih jauh
                        // Putar kanan untuk luruskan
                        printf("Koreksi L2: Putar kanan | F:%.1f > E:%.1f | Diff:%.1f\r\n",
 800263a:	6a38      	ldr	r0, [r7, #32]
 800263c:	f7fd ff84 	bl	8000548 <__aeabi_f2d>
 8002640:	4680      	mov	r8, r0
 8002642:	4689      	mov	r9, r1
 8002644:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002646:	f7fd ff7f 	bl	8000548 <__aeabi_f2d>
 800264a:	4604      	mov	r4, r0
 800264c:	460d      	mov	r5, r1
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7fd ff7a 	bl	8000548 <__aeabi_f2d>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800265c:	e9cd 4500 	strd	r4, r5, [sp]
 8002660:	4642      	mov	r2, r8
 8002662:	464b      	mov	r3, r9
 8002664:	4872      	ldr	r0, [pc, #456]	@ (8002830 <main+0xd90>)
 8002666:	f007 fb87 	bl	8009d78 <iprintf>
                               sensor_f, sensor_e, selisih_belakang);
                        Motor_Rotate_Right(25);
 800266a:	2019      	movs	r0, #25
 800266c:	f001 fd15 	bl	800409a <Motor_Rotate_Right>
                        HAL_Delay(100);
 8002670:	2064      	movs	r0, #100	@ 0x64
 8002672:	f002 fd43 	bl	80050fc <HAL_Delay>
                        Motor_Stop_All();
 8002676:	f001 f90b 	bl	8003890 <Motor_Stop_All>
                        HAL_Delay(50);
 800267a:	2032      	movs	r0, #50	@ 0x32
 800267c:	f002 fd3e 	bl	80050fc <HAL_Delay>
            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002680:	e061      	b.n	8002746 <main+0xca6>
                    }

                } else {
                    // Robot sudah cukup lurus (selisih <= 1.0cm)
                    counter_koreksi_stabil++;
 8002682:	4b69      	ldr	r3, [pc, #420]	@ (8002828 <main+0xd88>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	3301      	adds	r3, #1
 8002688:	b2da      	uxtb	r2, r3
 800268a:	4b67      	ldr	r3, [pc, #412]	@ (8002828 <main+0xd88>)
 800268c:	701a      	strb	r2, [r3, #0]
                    printf("Lurus L2! E:%.1f F:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 800268e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002690:	f7fd ff5a 	bl	8000548 <__aeabi_f2d>
 8002694:	4680      	mov	r8, r0
 8002696:	4689      	mov	r9, r1
 8002698:	6a38      	ldr	r0, [r7, #32]
 800269a:	f7fd ff55 	bl	8000548 <__aeabi_f2d>
 800269e:	4604      	mov	r4, r0
 80026a0:	460d      	mov	r5, r1
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fd ff50 	bl	8000548 <__aeabi_f2d>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	495e      	ldr	r1, [pc, #376]	@ (8002828 <main+0xd88>)
 80026ae:	7809      	ldrb	r1, [r1, #0]
 80026b0:	9104      	str	r1, [sp, #16]
 80026b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80026b6:	e9cd 4500 	strd	r4, r5, [sp]
 80026ba:	4642      	mov	r2, r8
 80026bc:	464b      	mov	r3, r9
 80026be:	485d      	ldr	r0, [pc, #372]	@ (8002834 <main+0xd94>)
 80026c0:	f007 fb5a 	bl	8009d78 <iprintf>
                           sensor_e, sensor_f, selisih_belakang, counter_koreksi_stabil);

                    if (counter_koreksi_stabil >= 3) {
 80026c4:	4b58      	ldr	r3, [pc, #352]	@ (8002828 <main+0xd88>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d914      	bls.n	80026f6 <main+0xc56>
                        // Validasi: Sudah lurus 3x pembacaan berturut-turut
                        Motor_Stop_All();
 80026cc:	f001 f8e0 	bl	8003890 <Motor_Stop_All>
                        printf("STATE L2: Koreksi lurus SELESAI! Lanjut Lintasan 3.\r\n");
 80026d0:	4859      	ldr	r0, [pc, #356]	@ (8002838 <main+0xd98>)
 80026d2:	f007 fbb9 	bl	8009e48 <puts>
                        HAL_Delay(1000);
 80026d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026da:	f002 fd0f 	bl	80050fc <HAL_Delay>
                        keadaan_robot = STATE_LINTASAN_3_MAJU;
 80026de:	4b4e      	ldr	r3, [pc, #312]	@ (8002818 <main+0xd78>)
 80026e0:	220d      	movs	r2, #13
 80026e2:	701a      	strb	r2, [r3, #0]
                        waktu_terakhir_gerak = HAL_GetTick();
 80026e4:	f002 fcfe 	bl	80050e4 <HAL_GetTick>
 80026e8:	4603      	mov	r3, r0
 80026ea:	4a4c      	ldr	r2, [pc, #304]	@ (800281c <main+0xd7c>)
 80026ec:	6013      	str	r3, [r2, #0]
                        sedang_bergerak = true;
 80026ee:	4b4c      	ldr	r3, [pc, #304]	@ (8002820 <main+0xd80>)
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 80026f4:	e027      	b.n	8002746 <main+0xca6>
                    } else {
                        // Tunggu pembacaan sensor berikutnya untuk validasi
                        Motor_Stop_All();
 80026f6:	f001 f8cb 	bl	8003890 <Motor_Stop_All>
                        HAL_Delay(100);
 80026fa:	2064      	movs	r0, #100	@ 0x64
 80026fc:	f002 fcfe 	bl	80050fc <HAL_Delay>
            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002700:	e021      	b.n	8002746 <main+0xca6>
                    }
                }

            } else {
                // Sensor belakang tidak mendeteksi dinding (nilai 0 atau > 50cm)
                printf("Warning L2: Dinding belakang tidak terdeteksi (E:%.1f F:%.1f)\r\n",
 8002702:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002704:	f7fd ff20 	bl	8000548 <__aeabi_f2d>
 8002708:	4604      	mov	r4, r0
 800270a:	460d      	mov	r5, r1
 800270c:	6a38      	ldr	r0, [r7, #32]
 800270e:	f7fd ff1b 	bl	8000548 <__aeabi_f2d>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	e9cd 2300 	strd	r2, r3, [sp]
 800271a:	4622      	mov	r2, r4
 800271c:	462b      	mov	r3, r5
 800271e:	4847      	ldr	r0, [pc, #284]	@ (800283c <main+0xd9c>)
 8002720:	f007 fb2a 	bl	8009d78 <iprintf>
                       sensor_e, sensor_f);
                printf("STATE L2: Skip koreksi, langsung ke Lintasan 3.\r\n");
 8002724:	4846      	ldr	r0, [pc, #280]	@ (8002840 <main+0xda0>)
 8002726:	f007 fb8f 	bl	8009e48 <puts>
                Motor_Stop_All();
 800272a:	f001 f8b1 	bl	8003890 <Motor_Stop_All>
                keadaan_robot = STATE_LINTASAN_3_MAJU;
 800272e:	4b3a      	ldr	r3, [pc, #232]	@ (8002818 <main+0xd78>)
 8002730:	220d      	movs	r2, #13
 8002732:	701a      	strb	r2, [r3, #0]
                waktu_terakhir_gerak = HAL_GetTick();
 8002734:	f002 fcd6 	bl	80050e4 <HAL_GetTick>
 8002738:	4603      	mov	r3, r0
 800273a:	4a38      	ldr	r2, [pc, #224]	@ (800281c <main+0xd7c>)
 800273c:	6013      	str	r3, [r2, #0]
                sedang_bergerak = true;
 800273e:	4b38      	ldr	r3, [pc, #224]	@ (8002820 <main+0xd80>)
 8002740:	2201      	movs	r2, #1
 8002742:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002744:	e3d4      	b.n	8002ef0 <main+0x1450>
 8002746:	e3d3      	b.n	8002ef0 <main+0x1450>

        case STATE_LINTASAN_3_MAJU:
        	// Cek kondisi transisi state: jika ada halangan di depan
        	if (ada_halangan_depan) {
 8002748:	7cfb      	ldrb	r3, [r7, #19]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d008      	beq.n	8002760 <main+0xcc0>
        		Motor_Stop_All();
 800274e:	f001 f89f 	bl	8003890 <Motor_Stop_All>
        		printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8002752:	483c      	ldr	r0, [pc, #240]	@ (8002844 <main+0xda4>)
 8002754:	f007 fb78 	bl	8009e48 <puts>
        		keadaan_robot = STATE_LINTASAN_3_PUTAR_KANAN;
 8002758:	4b2f      	ldr	r3, [pc, #188]	@ (8002818 <main+0xd78>)
 800275a:	220e      	movs	r2, #14
 800275c:	701a      	strb	r2, [r3, #0]
        		break; // Langsung keluar untuk iterasi berikutnya
 800275e:	e3c7      	b.n	8002ef0 <main+0x1450>
        	}

        	// Jika sedang dalam periode gerak, lakukan wall following
        	if (sedang_bergerak) {
 8002760:	4b2f      	ldr	r3, [pc, #188]	@ (8002820 <main+0xd80>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01b      	beq.n	80027a0 <main+0xd00>
        		if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 8002768:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800276c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002770:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002778:	dc08      	bgt.n	800278c <main+0xcec>
 800277a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800277e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278a:	dd03      	ble.n	8002794 <main+0xcf4>
        			Motor_Forward(kecepatan_motor);
 800278c:	200f      	movs	r0, #15
 800278e:	f001 fc17 	bl	8003fc0 <Motor_Forward>
 8002792:	e005      	b.n	80027a0 <main+0xd00>
        		} else {
        			// Target tercapai, berhenti
        			Motor_Stop_All();
 8002794:	f001 f87c 	bl	8003890 <Motor_Stop_All>
        			HAL_Delay(2000);
 8002798:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800279c:	f002 fcae 	bl	80050fc <HAL_Delay>
        	                        Motor_Rotate_Left(kecepatan_motor);
        	                    }
        	                }
        	                */
        	}
        	waktu_mulai_putar_neg_90 = HAL_GetTick(); // Mulai timer untuk timeout
 80027a0:	f002 fca0 	bl	80050e4 <HAL_GetTick>
 80027a4:	4603      	mov	r3, r0
 80027a6:	4a28      	ldr	r2, [pc, #160]	@ (8002848 <main+0xda8>)
 80027a8:	6013      	str	r3, [r2, #0]
        	yawAngle_deg = 0.0f;
 80027aa:	4b28      	ldr	r3, [pc, #160]	@ (800284c <main+0xdac>)
 80027ac:	f04f 0200 	mov.w	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
        	break;
 80027b2:	e39d      	b.n	8002ef0 <main+0x1450>

        case STATE_LINTASAN_3_PUTAR_KANAN:
        	if (fabs(yawAngle_deg) < -90.0f) {
 80027b4:	4b25      	ldr	r3, [pc, #148]	@ (800284c <main+0xdac>)
 80027b6:	edd3 7a00 	vldr	s15, [r3]
 80027ba:	eef0 7ae7 	vabs.f32	s15, s15
 80027be:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8002850 <main+0xdb0>
 80027c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ca:	d547      	bpl.n	800285c <main+0xdbc>
        		// Sudah putar 180 (meskipun belum tentu lurus)
        		Motor_Stop_All();
 80027cc:	f001 f860 	bl	8003890 <Motor_Stop_All>
        		printf("STATE L1: Putaran -90 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 80027d0:	4b1e      	ldr	r3, [pc, #120]	@ (800284c <main+0xdac>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fd feb7 	bl	8000548 <__aeabi_f2d>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	481d      	ldr	r0, [pc, #116]	@ (8002854 <main+0xdb4>)
 80027e0:	f007 faca 	bl	8009d78 <iprintf>
        		HAL_Delay(500);
 80027e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80027e8:	f002 fc88 	bl	80050fc <HAL_Delay>

        		// Transisi ke koreksi lurus dengan sensor belakang
        		printf("STATE L3: Masuk koreksi lurus dengan sensor belakang.\r\n");
 80027ec:	481a      	ldr	r0, [pc, #104]	@ (8002858 <main+0xdb8>)
 80027ee:	f007 fb2b 	bl	8009e48 <puts>
        		keadaan_robot = STATE_LINTASAN_3_KOREKSI_LURUS;
 80027f2:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <main+0xd78>)
 80027f4:	220f      	movs	r2, #15
 80027f6:	701a      	strb	r2, [r3, #0]
        		waktu_mulai_koreksi = HAL_GetTick();
 80027f8:	f002 fc74 	bl	80050e4 <HAL_GetTick>
 80027fc:	4603      	mov	r3, r0
 80027fe:	4a04      	ldr	r2, [pc, #16]	@ (8002810 <main+0xd70>)
 8002800:	6013      	str	r3, [r2, #0]
        		counter_koreksi_stabil = 0;
 8002802:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <main+0xd88>)
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]
        		waktu_mulai_putar_neg_90 = 0;
 8002808:	4b0f      	ldr	r3, [pc, #60]	@ (8002848 <main+0xda8>)
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]
        		if (HAL_GetTick() - last_debug_print > 500) {
        			printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
        			last_debug_print = HAL_GetTick();
        		}
        	}
        	break;
 800280e:	e36c      	b.n	8002eea <main+0x144a>
 8002810:	2000070c 	.word	0x2000070c
 8002814:	0800e4c0 	.word	0x0800e4c0
 8002818:	20000700 	.word	0x20000700
 800281c:	20000704 	.word	0x20000704
 8002820:	20000708 	.word	0x20000708
 8002824:	43160000 	.word	0x43160000
 8002828:	20000710 	.word	0x20000710
 800282c:	0800e4fc 	.word	0x0800e4fc
 8002830:	0800e534 	.word	0x0800e534
 8002834:	0800e56c 	.word	0x0800e56c
 8002838:	0800e5a0 	.word	0x0800e5a0
 800283c:	0800e5d8 	.word	0x0800e5d8
 8002840:	0800e618 	.word	0x0800e618
 8002844:	0800df24 	.word	0x0800df24
 8002848:	2000071c 	.word	0x2000071c
 800284c:	20000780 	.word	0x20000780
 8002850:	c2b40000 	.word	0xc2b40000
 8002854:	0800e64c 	.word	0x0800e64c
 8002858:	0800e684 	.word	0x0800e684
        		Motor_Rotate_Right(25);
 800285c:	2019      	movs	r0, #25
 800285e:	f001 fc1c 	bl	800409a <Motor_Rotate_Right>
        		if (HAL_GetTick() - last_debug_print > 500) {
 8002862:	f002 fc3f 	bl	80050e4 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	4bad      	ldr	r3, [pc, #692]	@ (8002b20 <main+0x1080>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002872:	f240 833a 	bls.w	8002eea <main+0x144a>
        			printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002876:	4bab      	ldr	r3, [pc, #684]	@ (8002b24 <main+0x1084>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7fd fe64 	bl	8000548 <__aeabi_f2d>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	48a8      	ldr	r0, [pc, #672]	@ (8002b28 <main+0x1088>)
 8002886:	f007 fa77 	bl	8009d78 <iprintf>
        			last_debug_print = HAL_GetTick();
 800288a:	f002 fc2b 	bl	80050e4 <HAL_GetTick>
 800288e:	4603      	mov	r3, r0
 8002890:	4aa3      	ldr	r2, [pc, #652]	@ (8002b20 <main+0x1080>)
 8002892:	6013      	str	r3, [r2, #0]
        	break;
 8002894:	e329      	b.n	8002eea <main+0x144a>

        case STATE_LINTASAN_3_KOREKSI_LURUS:
        	// Timeout check - maksimal 5 detik untuk koreksi
        	            if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8002896:	f002 fc25 	bl	80050e4 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	4ba3      	ldr	r3, [pc, #652]	@ (8002b2c <main+0x108c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d908      	bls.n	80028bc <main+0xe1c>
        	                Motor_Stop_All();
 80028aa:	f000 fff1 	bl	8003890 <Motor_Stop_All>
        	                printf("STATE: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 80028ae:	48a0      	ldr	r0, [pc, #640]	@ (8002b30 <main+0x1090>)
 80028b0:	f007 faca 	bl	8009e48 <puts>
        	                keadaan_robot = STATE_LINTASAN_4_MAJU;
 80028b4:	4b9f      	ldr	r3, [pc, #636]	@ (8002b34 <main+0x1094>)
 80028b6:	2210      	movs	r2, #16
 80028b8:	701a      	strb	r2, [r3, #0]
        	                break;
 80028ba:	e319      	b.n	8002ef0 <main+0x1450>
        	            }

        	            // Validasi: Pastikan sensor samping kanan (G & H) mendeteksi dinding
        	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 80028bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80028c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028c8:	f340 80bb 	ble.w	8002a42 <main+0xfa2>
 80028cc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80028d0:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8002b38 <main+0x1098>
 80028d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028dc:	f140 80b1 	bpl.w	8002a42 <main+0xfa2>
 80028e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80028e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ec:	f340 80a9 	ble.w	8002a42 <main+0xfa2>
 80028f0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80028f4:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8002b38 <main+0x1098>
 80028f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002900:	f140 809f 	bpl.w	8002a42 <main+0xfa2>

        	                float selisih_samping = fabs(sensor_c - sensor_d);
 8002904:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002908:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800290c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002910:	eef0 7ae7 	vabs.f32	s15, s15
 8002914:	edc7 7a02 	vstr	s15, [r7, #8]

        	                if (selisih_samping > 0.5f) {
 8002918:	edd7 7a02 	vldr	s15, [r7, #8]
 800291c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002928:	dd53      	ble.n	80029d2 <main+0xf32>
        	                    // Robot belum lurus, perlu koreksi
        	                    counter_koreksi_stabil = 0;  // Reset counter stabilitas
 800292a:	4b84      	ldr	r3, [pc, #528]	@ (8002b3c <main+0x109c>)
 800292c:	2200      	movs	r2, #0
 800292e:	701a      	strb	r2, [r3, #0]

        	                    if (sensor_c > sensor_d) {
 8002930:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002934:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002938:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800293c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002940:	dd23      	ble.n	800298a <main+0xeea>
        	                        // Kondisi: Bagian DEPAN robot lebih jauh dari dinding kanan
        	                        // Artinya: Ekor robot lebih dekat ke dinding (robot miring ke kiri)
        	                        // Solusi: Putar KANAN untuk meluruskan
        	                        printf("Koreksi: Putar kanan | C:%.1f > D:%.1f | Diff:%.1f\r\n",
 8002942:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002944:	f7fd fe00 	bl	8000548 <__aeabi_f2d>
 8002948:	4680      	mov	r8, r0
 800294a:	4689      	mov	r9, r1
 800294c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800294e:	f7fd fdfb 	bl	8000548 <__aeabi_f2d>
 8002952:	4604      	mov	r4, r0
 8002954:	460d      	mov	r5, r1
 8002956:	68b8      	ldr	r0, [r7, #8]
 8002958:	f7fd fdf6 	bl	8000548 <__aeabi_f2d>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002964:	e9cd 4500 	strd	r4, r5, [sp]
 8002968:	4642      	mov	r2, r8
 800296a:	464b      	mov	r3, r9
 800296c:	4874      	ldr	r0, [pc, #464]	@ (8002b40 <main+0x10a0>)
 800296e:	f007 fa03 	bl	8009d78 <iprintf>
        	                               sensor_c, sensor_d, selisih_samping);
        	                        Motor_Rotate_Left(25);
 8002972:	2019      	movs	r0, #25
 8002974:	f001 fb65 	bl	8004042 <Motor_Rotate_Left>
        	                        HAL_Delay(100);
 8002978:	2064      	movs	r0, #100	@ 0x64
 800297a:	f002 fbbf 	bl	80050fc <HAL_Delay>
        	                        Motor_Stop_All();
 800297e:	f000 ff87 	bl	8003890 <Motor_Stop_All>
        	                        HAL_Delay(50);
 8002982:	2032      	movs	r0, #50	@ 0x32
 8002984:	f002 fbba 	bl	80050fc <HAL_Delay>
        	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 8002988:	e075      	b.n	8002a76 <main+0xfd6>

        	                    } else {
        	                        // Kondisi: Bagian BELAKANG robot lebih jauh dari dinding kanan
        	                        // Artinya: Kepala robot lebih dekat ke dinding (robot miring ke kanan)
        	                        // Solusi: Putar KIRI untuk meluruskan
        	                        printf("Koreksi: Putar kiri | G:%.1f > H:%.1f | Diff:%.1f\r\n",
 800298a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800298c:	f7fd fddc 	bl	8000548 <__aeabi_f2d>
 8002990:	4680      	mov	r8, r0
 8002992:	4689      	mov	r9, r1
 8002994:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002996:	f7fd fdd7 	bl	8000548 <__aeabi_f2d>
 800299a:	4604      	mov	r4, r0
 800299c:	460d      	mov	r5, r1
 800299e:	68b8      	ldr	r0, [r7, #8]
 80029a0:	f7fd fdd2 	bl	8000548 <__aeabi_f2d>
 80029a4:	4602      	mov	r2, r0
 80029a6:	460b      	mov	r3, r1
 80029a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029ac:	e9cd 4500 	strd	r4, r5, [sp]
 80029b0:	4642      	mov	r2, r8
 80029b2:	464b      	mov	r3, r9
 80029b4:	4863      	ldr	r0, [pc, #396]	@ (8002b44 <main+0x10a4>)
 80029b6:	f007 f9df 	bl	8009d78 <iprintf>
        	                               sensor_c, sensor_d, selisih_samping);
        	                        Motor_Rotate_Right(25);
 80029ba:	2019      	movs	r0, #25
 80029bc:	f001 fb6d 	bl	800409a <Motor_Rotate_Right>
        	                        HAL_Delay(100);
 80029c0:	2064      	movs	r0, #100	@ 0x64
 80029c2:	f002 fb9b 	bl	80050fc <HAL_Delay>
        	                        Motor_Stop_All();
 80029c6:	f000 ff63 	bl	8003890 <Motor_Stop_All>
        	                        HAL_Delay(50);
 80029ca:	2032      	movs	r0, #50	@ 0x32
 80029cc:	f002 fb96 	bl	80050fc <HAL_Delay>
        	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 80029d0:	e051      	b.n	8002a76 <main+0xfd6>
        	                    }

        	                } else {
        	                    // Robot sudah cukup lurus (selisih <= 0.5cm)
        	                    counter_koreksi_stabil++;
 80029d2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b3c <main+0x109c>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	3301      	adds	r3, #1
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4b58      	ldr	r3, [pc, #352]	@ (8002b3c <main+0x109c>)
 80029dc:	701a      	strb	r2, [r3, #0]
        	                    printf("Lurus! C:%.1f D:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 80029de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029e0:	f7fd fdb2 	bl	8000548 <__aeabi_f2d>
 80029e4:	4680      	mov	r8, r0
 80029e6:	4689      	mov	r9, r1
 80029e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029ea:	f7fd fdad 	bl	8000548 <__aeabi_f2d>
 80029ee:	4604      	mov	r4, r0
 80029f0:	460d      	mov	r5, r1
 80029f2:	68b8      	ldr	r0, [r7, #8]
 80029f4:	f7fd fda8 	bl	8000548 <__aeabi_f2d>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	494f      	ldr	r1, [pc, #316]	@ (8002b3c <main+0x109c>)
 80029fe:	7809      	ldrb	r1, [r1, #0]
 8002a00:	9104      	str	r1, [sp, #16]
 8002a02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a06:	e9cd 4500 	strd	r4, r5, [sp]
 8002a0a:	4642      	mov	r2, r8
 8002a0c:	464b      	mov	r3, r9
 8002a0e:	484e      	ldr	r0, [pc, #312]	@ (8002b48 <main+0x10a8>)
 8002a10:	f007 f9b2 	bl	8009d78 <iprintf>
        	                           sensor_c, sensor_d, selisih_samping, counter_koreksi_stabil);

        	                    if (counter_koreksi_stabil >= 3) {
 8002a14:	4b49      	ldr	r3, [pc, #292]	@ (8002b3c <main+0x109c>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d90c      	bls.n	8002a36 <main+0xf96>
        	                        // Validasi: Sudah lurus 3x pembacaan berturut-turut
        	                        Motor_Stop_All();
 8002a1c:	f000 ff38 	bl	8003890 <Motor_Stop_All>
        	                        printf("STATE: Koreksi lurus SELESAI! Lanjut manuver belakang.\r\n");
 8002a20:	484a      	ldr	r0, [pc, #296]	@ (8002b4c <main+0x10ac>)
 8002a22:	f007 fa11 	bl	8009e48 <puts>
        	                        HAL_Delay(1000);
 8002a26:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a2a:	f002 fb67 	bl	80050fc <HAL_Delay>
        	                        keadaan_robot = STATE_LINTASAN_4_MAJU;
 8002a2e:	4b41      	ldr	r3, [pc, #260]	@ (8002b34 <main+0x1094>)
 8002a30:	2210      	movs	r2, #16
 8002a32:	701a      	strb	r2, [r3, #0]
        	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 8002a34:	e01f      	b.n	8002a76 <main+0xfd6>
        	                    } else {
        	                        // Tunggu pembacaan sensor berikutnya untuk validasi
        	                        Motor_Stop_All();
 8002a36:	f000 ff2b 	bl	8003890 <Motor_Stop_All>
        	                        HAL_Delay(100);
 8002a3a:	2064      	movs	r0, #100	@ 0x64
 8002a3c:	f002 fb5e 	bl	80050fc <HAL_Delay>
        	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 8002a40:	e019      	b.n	8002a76 <main+0xfd6>
        	                    }
        	                }

        	            } else {
        	                // Sensor samping kanan tidak mendeteksi dinding (nilai 0 atau > 50cm)
        	                printf("Warning: Dinding samping kanan tidak terdeteksi (C:%.1f D:%.1f)\r\n",
 8002a42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a44:	f7fd fd80 	bl	8000548 <__aeabi_f2d>
 8002a48:	4604      	mov	r4, r0
 8002a4a:	460d      	mov	r5, r1
 8002a4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a4e:	f7fd fd7b 	bl	8000548 <__aeabi_f2d>
 8002a52:	4602      	mov	r2, r0
 8002a54:	460b      	mov	r3, r1
 8002a56:	e9cd 2300 	strd	r2, r3, [sp]
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	462b      	mov	r3, r5
 8002a5e:	483c      	ldr	r0, [pc, #240]	@ (8002b50 <main+0x10b0>)
 8002a60:	f007 f98a 	bl	8009d78 <iprintf>
        	                       sensor_c, sensor_d);
        	                printf("STATE: Skip koreksi, langsung ke maju.\r\n");
 8002a64:	483b      	ldr	r0, [pc, #236]	@ (8002b54 <main+0x10b4>)
 8002a66:	f007 f9ef 	bl	8009e48 <puts>
        	                Motor_Stop_All();
 8002a6a:	f000 ff11 	bl	8003890 <Motor_Stop_All>
        	                keadaan_robot = STATE_LINTASAN_4_MAJU;
 8002a6e:	4b31      	ldr	r3, [pc, #196]	@ (8002b34 <main+0x1094>)
 8002a70:	2210      	movs	r2, #16
 8002a72:	701a      	strb	r2, [r3, #0]
        	            }
        	break;
 8002a74:	e23c      	b.n	8002ef0 <main+0x1450>
 8002a76:	e23b      	b.n	8002ef0 <main+0x1450>

        case STATE_LINTASAN_4_MAJU:
        	// Cek kondisi transisi state: jika ada halangan di depan
        	        	if (ada_halangan_depan) {
 8002a78:	7cfb      	ldrb	r3, [r7, #19]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d008      	beq.n	8002a90 <main+0xff0>
        	        		Motor_Stop_All();
 8002a7e:	f000 ff07 	bl	8003890 <Motor_Stop_All>
        	        		printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8002a82:	4835      	ldr	r0, [pc, #212]	@ (8002b58 <main+0x10b8>)
 8002a84:	f007 f9e0 	bl	8009e48 <puts>
        	        		keadaan_robot = STATE_LINTASAN_4_PUTAR_BALIK;
 8002a88:	4b2a      	ldr	r3, [pc, #168]	@ (8002b34 <main+0x1094>)
 8002a8a:	2211      	movs	r2, #17
 8002a8c:	701a      	strb	r2, [r3, #0]
        	        		break; // Langsung keluar untuk iterasi berikutnya
 8002a8e:	e22f      	b.n	8002ef0 <main+0x1450>
        	        	}

        	        	// Jika sedang dalam periode gerak, lakukan wall following
        	        	if (sedang_bergerak) {
 8002a90:	4b32      	ldr	r3, [pc, #200]	@ (8002b5c <main+0x10bc>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01b      	beq.n	8002ad0 <main+0x1030>
        	        		if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 8002a98:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002a9c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002aa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa8:	dc08      	bgt.n	8002abc <main+0x101c>
 8002aaa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002aae:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aba:	dd03      	ble.n	8002ac4 <main+0x1024>
        	        			Motor_Forward(kecepatan_motor);
 8002abc:	200f      	movs	r0, #15
 8002abe:	f001 fa7f 	bl	8003fc0 <Motor_Forward>
 8002ac2:	e005      	b.n	8002ad0 <main+0x1030>
        	        		} else {
        	        			// Target tercapai, berhenti
        	        			Motor_Stop_All();
 8002ac4:	f000 fee4 	bl	8003890 <Motor_Stop_All>
        	        			HAL_Delay(2000);
 8002ac8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002acc:	f002 fb16 	bl	80050fc <HAL_Delay>
        	        	                        Motor_Rotate_Left(kecepatan_motor);
        	        	                    }
        	        	                }
        	        	                */
        	        	}
        	        	waktu_mulai_putar_neg_180 = HAL_GetTick(); // Mulai timer untuk timeout
 8002ad0:	f002 fb08 	bl	80050e4 <HAL_GetTick>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	4a22      	ldr	r2, [pc, #136]	@ (8002b60 <main+0x10c0>)
 8002ad8:	6013      	str	r3, [r2, #0]
        	        	yawAngle_deg = 0.0f;
 8002ada:	4b12      	ldr	r3, [pc, #72]	@ (8002b24 <main+0x1084>)
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
             break;
 8002ae2:	e205      	b.n	8002ef0 <main+0x1450>

        case STATE_LINTASAN_4_PUTAR_BALIK:
        	// Timeout protection - maksimal 10 detik untuk putar 180
        	            if (HAL_GetTick() - waktu_mulai_putar_neg_180 > 5000) {
 8002ae4:	f002 fafe 	bl	80050e4 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b1d      	ldr	r3, [pc, #116]	@ (8002b60 <main+0x10c0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d937      	bls.n	8002b68 <main+0x10c8>
        	                Motor_Stop_All();
 8002af8:	f000 feca 	bl	8003890 <Motor_Stop_All>
        	                printf("STATE L4: Timeout putar -180 (10 detik), paksa lanjut!\r\n");
 8002afc:	4819      	ldr	r0, [pc, #100]	@ (8002b64 <main+0x10c4>)
 8002afe:	f007 f9a3 	bl	8009e48 <puts>
        	                keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 8002b02:	4b0c      	ldr	r3, [pc, #48]	@ (8002b34 <main+0x1094>)
 8002b04:	220c      	movs	r2, #12
 8002b06:	701a      	strb	r2, [r3, #0]
        	                waktu_mulai_koreksi = HAL_GetTick();
 8002b08:	f002 faec 	bl	80050e4 <HAL_GetTick>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	4a07      	ldr	r2, [pc, #28]	@ (8002b2c <main+0x108c>)
 8002b10:	6013      	str	r3, [r2, #0]
        	                counter_koreksi_stabil = 0;
 8002b12:	4b0a      	ldr	r3, [pc, #40]	@ (8002b3c <main+0x109c>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
        	                waktu_mulai_putar_neg_180 = 0;
 8002b18:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <main+0x10c0>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
        	                break;
 8002b1e:	e1e7      	b.n	8002ef0 <main+0x1450>
 8002b20:	20000794 	.word	0x20000794
 8002b24:	20000780 	.word	0x20000780
 8002b28:	0800e480 	.word	0x0800e480
 8002b2c:	2000070c 	.word	0x2000070c
 8002b30:	0800e0f8 	.word	0x0800e0f8
 8002b34:	20000700 	.word	0x20000700
 8002b38:	42480000 	.word	0x42480000
 8002b3c:	20000710 	.word	0x20000710
 8002b40:	0800e6bc 	.word	0x0800e6bc
 8002b44:	0800e168 	.word	0x0800e168
 8002b48:	0800e6f4 	.word	0x0800e6f4
 8002b4c:	0800e1d0 	.word	0x0800e1d0
 8002b50:	0800e728 	.word	0x0800e728
 8002b54:	0800e76c 	.word	0x0800e76c
 8002b58:	0800df24 	.word	0x0800df24
 8002b5c:	20000708 	.word	0x20000708
 8002b60:	20000720 	.word	0x20000720
 8002b64:	0800e794 	.word	0x0800e794
        	            }

        	            // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
        	            if (fabs(yawAngle_deg) < -250.0f) {
 8002b68:	4bc1      	ldr	r3, [pc, #772]	@ (8002e70 <main+0x13d0>)
 8002b6a:	edd3 7a00 	vldr	s15, [r3]
 8002b6e:	eef0 7ae7 	vabs.f32	s15, s15
 8002b72:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8002e74 <main+0x13d4>
 8002b76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7e:	d521      	bpl.n	8002bc4 <main+0x1124>
        	                // Sudah putar 180 (meskipun belum tentu lurus)
        	                Motor_Stop_All();
 8002b80:	f000 fe86 	bl	8003890 <Motor_Stop_All>
        	                printf("STATE L4: Putaran -180 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002b84:	4bba      	ldr	r3, [pc, #744]	@ (8002e70 <main+0x13d0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fd fcdd 	bl	8000548 <__aeabi_f2d>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	460b      	mov	r3, r1
 8002b92:	48b9      	ldr	r0, [pc, #740]	@ (8002e78 <main+0x13d8>)
 8002b94:	f007 f8f0 	bl	8009d78 <iprintf>
        	                HAL_Delay(500);
 8002b98:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b9c:	f002 faae 	bl	80050fc <HAL_Delay>

        	                // Transisi ke koreksi lurus dengan sensor belakang
        	                printf("STATE L4: Masuk mundur koreksi.\r\n");
 8002ba0:	48b6      	ldr	r0, [pc, #728]	@ (8002e7c <main+0x13dc>)
 8002ba2:	f007 f951 	bl	8009e48 <puts>
        	                keadaan_robot = STATE_LINTASAN_4_MUNDUR_KOREKSI;
 8002ba6:	4bb6      	ldr	r3, [pc, #728]	@ (8002e80 <main+0x13e0>)
 8002ba8:	2212      	movs	r2, #18
 8002baa:	701a      	strb	r2, [r3, #0]
        	                waktu_mulai_koreksi = HAL_GetTick();
 8002bac:	f002 fa9a 	bl	80050e4 <HAL_GetTick>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	4ab4      	ldr	r2, [pc, #720]	@ (8002e84 <main+0x13e4>)
 8002bb4:	6013      	str	r3, [r2, #0]
        	                counter_koreksi_stabil = 0;
 8002bb6:	4bb4      	ldr	r3, [pc, #720]	@ (8002e88 <main+0x13e8>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
        	                waktu_mulai_putar_neg_180 = 0;
 8002bbc:	4bb3      	ldr	r3, [pc, #716]	@ (8002e8c <main+0x13ec>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
        	                if (HAL_GetTick() - last_debug_print > 500) {
        	                    printf("Putar -180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
        	                    last_debug_print = HAL_GetTick();
        	                }
        	            }
        	break;
 8002bc2:	e194      	b.n	8002eee <main+0x144e>
        	                Motor_Rotate_Left(25);
 8002bc4:	2019      	movs	r0, #25
 8002bc6:	f001 fa3c 	bl	8004042 <Motor_Rotate_Left>
        	                if (HAL_GetTick() - last_debug_print > 500) {
 8002bca:	f002 fa8b 	bl	80050e4 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4baf      	ldr	r3, [pc, #700]	@ (8002e90 <main+0x13f0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002bda:	f240 8188 	bls.w	8002eee <main+0x144e>
        	                    printf("Putar -180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002bde:	4ba4      	ldr	r3, [pc, #656]	@ (8002e70 <main+0x13d0>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fd fcb0 	bl	8000548 <__aeabi_f2d>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	48a9      	ldr	r0, [pc, #676]	@ (8002e94 <main+0x13f4>)
 8002bee:	f007 f8c3 	bl	8009d78 <iprintf>
        	                    last_debug_print = HAL_GetTick();
 8002bf2:	f002 fa77 	bl	80050e4 <HAL_GetTick>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4aa5      	ldr	r2, [pc, #660]	@ (8002e90 <main+0x13f0>)
 8002bfa:	6013      	str	r3, [r2, #0]
        	break;
 8002bfc:	e177      	b.n	8002eee <main+0x144e>

        case STATE_LINTASAN_4_MUNDUR_KOREKSI:
        	if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang) {
 8002bfe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c02:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c0e:	dd0c      	ble.n	8002c2a <main+0x118a>
 8002c10:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c14:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	dd03      	ble.n	8002c2a <main+0x118a>
        	        	                // Masih jauh, lanjutkan mundur pelan
        	        	                Motor_Reverse(kecepatan_motor);
 8002c22:	200f      	movs	r0, #15
 8002c24:	f001 f9eb 	bl	8003ffe <Motor_Reverse>
        	        	                // Target tercapai, berhenti
        	        	                Motor_Stop_All();
        	        	                printf("Mentok Siap koreksi!\r\n");
        	        	                keadaan_robot = STATE_LINTASAN_4_KOREKSI_LURUS;
        	        	            }
        	break;
 8002c28:	e162      	b.n	8002ef0 <main+0x1450>
        	        	                Motor_Stop_All();
 8002c2a:	f000 fe31 	bl	8003890 <Motor_Stop_All>
        	        	                printf("Mentok Siap koreksi!\r\n");
 8002c2e:	489a      	ldr	r0, [pc, #616]	@ (8002e98 <main+0x13f8>)
 8002c30:	f007 f90a 	bl	8009e48 <puts>
        	        	                keadaan_robot = STATE_LINTASAN_4_KOREKSI_LURUS;
 8002c34:	4b92      	ldr	r3, [pc, #584]	@ (8002e80 <main+0x13e0>)
 8002c36:	2213      	movs	r2, #19
 8002c38:	701a      	strb	r2, [r3, #0]
        	break;
 8002c3a:	e159      	b.n	8002ef0 <main+0x1450>

        case STATE_LINTASAN_4_KOREKSI_LURUS:
        	// Timeout check - maksimal 5 detik untuk koreksi
        	            if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8002c3c:	f002 fa52 	bl	80050e4 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b90      	ldr	r3, [pc, #576]	@ (8002e84 <main+0x13e4>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d910      	bls.n	8002c72 <main+0x11d2>
        	                Motor_Stop_All();
 8002c50:	f000 fe1e 	bl	8003890 <Motor_Stop_All>
        	                printf("STATE L4: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8002c54:	4891      	ldr	r0, [pc, #580]	@ (8002e9c <main+0x13fc>)
 8002c56:	f007 f8f7 	bl	8009e48 <puts>
        	                keadaan_robot = STATE_SELESAI;
 8002c5a:	4b89      	ldr	r3, [pc, #548]	@ (8002e80 <main+0x13e0>)
 8002c5c:	2214      	movs	r2, #20
 8002c5e:	701a      	strb	r2, [r3, #0]
        	                waktu_terakhir_gerak = HAL_GetTick();
 8002c60:	f002 fa40 	bl	80050e4 <HAL_GetTick>
 8002c64:	4603      	mov	r3, r0
 8002c66:	4a8e      	ldr	r2, [pc, #568]	@ (8002ea0 <main+0x1400>)
 8002c68:	6013      	str	r3, [r2, #0]
        	                sedang_bergerak = true;
 8002c6a:	4b8e      	ldr	r3, [pc, #568]	@ (8002ea4 <main+0x1404>)
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]
        	                break;
 8002c70:	e13e      	b.n	8002ef0 <main+0x1450>
        	            }

        	            // Validasi: Pastikan sensor belakang (E & F) mendeteksi dinding
        	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002c72:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7e:	f340 80c3 	ble.w	8002e08 <main+0x1368>
 8002c82:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c86:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8002ea8 <main+0x1408>
 8002c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c92:	f140 80b9 	bpl.w	8002e08 <main+0x1368>
 8002c96:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca2:	f340 80b1 	ble.w	8002e08 <main+0x1368>
 8002ca6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002caa:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8002ea8 <main+0x1408>
 8002cae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	f140 80a7 	bpl.w	8002e08 <main+0x1368>

        	                float selisih_belakang = fabs(sensor_e - sensor_f);
 8002cba:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002cbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cc6:	eef0 7ae7 	vabs.f32	s15, s15
 8002cca:	edc7 7a03 	vstr	s15, [r7, #12]

        	                if (selisih_belakang > 1.0f) {
 8002cce:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cde:	dd53      	ble.n	8002d88 <main+0x12e8>
        	                    // Robot belum lurus, perlu koreksi
        	                    counter_koreksi_stabil = 0;  // Reset counter stabilitas
 8002ce0:	4b69      	ldr	r3, [pc, #420]	@ (8002e88 <main+0x13e8>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	701a      	strb	r2, [r3, #0]

        	                    if (sensor_e > sensor_f) {
 8002ce6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002cea:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf6:	dd23      	ble.n	8002d40 <main+0x12a0>
        	                        // Sensor E (belakang kiri) lebih jauh
        	                        // Putar kiri untuk luruskan
        	                        printf("Koreksi L4: Putar kiri | E:%.1f > F:%.1f | Diff:%.1f\r\n",
 8002cf8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002cfa:	f7fd fc25 	bl	8000548 <__aeabi_f2d>
 8002cfe:	4680      	mov	r8, r0
 8002d00:	4689      	mov	r9, r1
 8002d02:	6a38      	ldr	r0, [r7, #32]
 8002d04:	f7fd fc20 	bl	8000548 <__aeabi_f2d>
 8002d08:	4604      	mov	r4, r0
 8002d0a:	460d      	mov	r5, r1
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f7fd fc1b 	bl	8000548 <__aeabi_f2d>
 8002d12:	4602      	mov	r2, r0
 8002d14:	460b      	mov	r3, r1
 8002d16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d1a:	e9cd 4500 	strd	r4, r5, [sp]
 8002d1e:	4642      	mov	r2, r8
 8002d20:	464b      	mov	r3, r9
 8002d22:	4862      	ldr	r0, [pc, #392]	@ (8002eac <main+0x140c>)
 8002d24:	f007 f828 	bl	8009d78 <iprintf>
        	                               sensor_e, sensor_f, selisih_belakang);
        	                        Motor_Rotate_Left(25);
 8002d28:	2019      	movs	r0, #25
 8002d2a:	f001 f98a 	bl	8004042 <Motor_Rotate_Left>
        	                        HAL_Delay(100);
 8002d2e:	2064      	movs	r0, #100	@ 0x64
 8002d30:	f002 f9e4 	bl	80050fc <HAL_Delay>
        	                        Motor_Stop_All();
 8002d34:	f000 fdac 	bl	8003890 <Motor_Stop_All>
        	                        HAL_Delay(50);
 8002d38:	2032      	movs	r0, #50	@ 0x32
 8002d3a:	f002 f9df 	bl	80050fc <HAL_Delay>
        	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002d3e:	e085      	b.n	8002e4c <main+0x13ac>

        	                    } else {
        	                        // Sensor F (belakang kanan) lebih jauh
        	                        // Putar kanan untuk luruskan
        	                        printf("Koreksi L4: Putar kanan | F:%.1f > E:%.1f | Diff:%.1f\r\n",
 8002d40:	6a38      	ldr	r0, [r7, #32]
 8002d42:	f7fd fc01 	bl	8000548 <__aeabi_f2d>
 8002d46:	4680      	mov	r8, r0
 8002d48:	4689      	mov	r9, r1
 8002d4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d4c:	f7fd fbfc 	bl	8000548 <__aeabi_f2d>
 8002d50:	4604      	mov	r4, r0
 8002d52:	460d      	mov	r5, r1
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f7fd fbf7 	bl	8000548 <__aeabi_f2d>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d62:	e9cd 4500 	strd	r4, r5, [sp]
 8002d66:	4642      	mov	r2, r8
 8002d68:	464b      	mov	r3, r9
 8002d6a:	4851      	ldr	r0, [pc, #324]	@ (8002eb0 <main+0x1410>)
 8002d6c:	f007 f804 	bl	8009d78 <iprintf>
        	                               sensor_f, sensor_e, selisih_belakang);
        	                        Motor_Rotate_Right(25);
 8002d70:	2019      	movs	r0, #25
 8002d72:	f001 f992 	bl	800409a <Motor_Rotate_Right>
        	                        HAL_Delay(100);
 8002d76:	2064      	movs	r0, #100	@ 0x64
 8002d78:	f002 f9c0 	bl	80050fc <HAL_Delay>
        	                        Motor_Stop_All();
 8002d7c:	f000 fd88 	bl	8003890 <Motor_Stop_All>
        	                        HAL_Delay(50);
 8002d80:	2032      	movs	r0, #50	@ 0x32
 8002d82:	f002 f9bb 	bl	80050fc <HAL_Delay>
        	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002d86:	e061      	b.n	8002e4c <main+0x13ac>
        	                    }

        	                } else {
        	                    // Robot sudah cukup lurus (selisih <= 1.0cm)
        	                    counter_koreksi_stabil++;
 8002d88:	4b3f      	ldr	r3, [pc, #252]	@ (8002e88 <main+0x13e8>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	4b3d      	ldr	r3, [pc, #244]	@ (8002e88 <main+0x13e8>)
 8002d92:	701a      	strb	r2, [r3, #0]
        	                    printf("Lurus L4! E:%.1f F:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 8002d94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d96:	f7fd fbd7 	bl	8000548 <__aeabi_f2d>
 8002d9a:	4680      	mov	r8, r0
 8002d9c:	4689      	mov	r9, r1
 8002d9e:	6a38      	ldr	r0, [r7, #32]
 8002da0:	f7fd fbd2 	bl	8000548 <__aeabi_f2d>
 8002da4:	4604      	mov	r4, r0
 8002da6:	460d      	mov	r5, r1
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f7fd fbcd 	bl	8000548 <__aeabi_f2d>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4935      	ldr	r1, [pc, #212]	@ (8002e88 <main+0x13e8>)
 8002db4:	7809      	ldrb	r1, [r1, #0]
 8002db6:	9104      	str	r1, [sp, #16]
 8002db8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002dbc:	e9cd 4500 	strd	r4, r5, [sp]
 8002dc0:	4642      	mov	r2, r8
 8002dc2:	464b      	mov	r3, r9
 8002dc4:	483b      	ldr	r0, [pc, #236]	@ (8002eb4 <main+0x1414>)
 8002dc6:	f006 ffd7 	bl	8009d78 <iprintf>
        	                           sensor_e, sensor_f, selisih_belakang, counter_koreksi_stabil);

        	                    if (counter_koreksi_stabil >= 3) {
 8002dca:	4b2f      	ldr	r3, [pc, #188]	@ (8002e88 <main+0x13e8>)
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d914      	bls.n	8002dfc <main+0x135c>
        	                        // Validasi: Sudah lurus 3x pembacaan berturut-turut
        	                        Motor_Stop_All();
 8002dd2:	f000 fd5d 	bl	8003890 <Motor_Stop_All>
        	                        printf("STATE L4: Koreksi lurus SELESAI! Lanjut Lintasan 3.\r\n");
 8002dd6:	4838      	ldr	r0, [pc, #224]	@ (8002eb8 <main+0x1418>)
 8002dd8:	f007 f836 	bl	8009e48 <puts>
        	                        HAL_Delay(1000);
 8002ddc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002de0:	f002 f98c 	bl	80050fc <HAL_Delay>
        	                        keadaan_robot = STATE_SELESAI;
 8002de4:	4b26      	ldr	r3, [pc, #152]	@ (8002e80 <main+0x13e0>)
 8002de6:	2214      	movs	r2, #20
 8002de8:	701a      	strb	r2, [r3, #0]
        	                        waktu_terakhir_gerak = HAL_GetTick();
 8002dea:	f002 f97b 	bl	80050e4 <HAL_GetTick>
 8002dee:	4603      	mov	r3, r0
 8002df0:	4a2b      	ldr	r2, [pc, #172]	@ (8002ea0 <main+0x1400>)
 8002df2:	6013      	str	r3, [r2, #0]
        	                        sedang_bergerak = true;
 8002df4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ea4 <main+0x1404>)
 8002df6:	2201      	movs	r2, #1
 8002df8:	701a      	strb	r2, [r3, #0]
        	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002dfa:	e027      	b.n	8002e4c <main+0x13ac>
        	                    } else {
        	                        // Tunggu pembacaan sensor berikutnya untuk validasi
        	                        Motor_Stop_All();
 8002dfc:	f000 fd48 	bl	8003890 <Motor_Stop_All>
        	                        HAL_Delay(100);
 8002e00:	2064      	movs	r0, #100	@ 0x64
 8002e02:	f002 f97b 	bl	80050fc <HAL_Delay>
        	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002e06:	e021      	b.n	8002e4c <main+0x13ac>
        	                    }
        	                }

        	            } else {
        	                // Sensor belakang tidak mendeteksi dinding (nilai 0 atau > 50cm)
        	                printf("Warning L2: Dinding belakang tidak terdeteksi (E:%.1f F:%.1f)\r\n",
 8002e08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e0a:	f7fd fb9d 	bl	8000548 <__aeabi_f2d>
 8002e0e:	4604      	mov	r4, r0
 8002e10:	460d      	mov	r5, r1
 8002e12:	6a38      	ldr	r0, [r7, #32]
 8002e14:	f7fd fb98 	bl	8000548 <__aeabi_f2d>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	e9cd 2300 	strd	r2, r3, [sp]
 8002e20:	4622      	mov	r2, r4
 8002e22:	462b      	mov	r3, r5
 8002e24:	4825      	ldr	r0, [pc, #148]	@ (8002ebc <main+0x141c>)
 8002e26:	f006 ffa7 	bl	8009d78 <iprintf>
        	                       sensor_e, sensor_f);
        	                printf("STATE L2: Skip koreksi, langsung ke Lintasan 3.\r\n");
 8002e2a:	4825      	ldr	r0, [pc, #148]	@ (8002ec0 <main+0x1420>)
 8002e2c:	f007 f80c 	bl	8009e48 <puts>
        	                Motor_Stop_All();
 8002e30:	f000 fd2e 	bl	8003890 <Motor_Stop_All>
        	                keadaan_robot = STATE_SELESAI;
 8002e34:	4b12      	ldr	r3, [pc, #72]	@ (8002e80 <main+0x13e0>)
 8002e36:	2214      	movs	r2, #20
 8002e38:	701a      	strb	r2, [r3, #0]
        	                waktu_terakhir_gerak = HAL_GetTick();
 8002e3a:	f002 f953 	bl	80050e4 <HAL_GetTick>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	4a17      	ldr	r2, [pc, #92]	@ (8002ea0 <main+0x1400>)
 8002e42:	6013      	str	r3, [r2, #0]
        	                sedang_bergerak = true;
 8002e44:	4b17      	ldr	r3, [pc, #92]	@ (8002ea4 <main+0x1404>)
 8002e46:	2201      	movs	r2, #1
 8002e48:	701a      	strb	r2, [r3, #0]
        	            }
        	break;
 8002e4a:	e051      	b.n	8002ef0 <main+0x1450>
 8002e4c:	e050      	b.n	8002ef0 <main+0x1450>

        case STATE_SELESAI:
            printf("STATE: Siklus Selesai. Mengulang dari awal.\r\n");
 8002e4e:	481d      	ldr	r0, [pc, #116]	@ (8002ec4 <main+0x1424>)
 8002e50:	f006 fffa 	bl	8009e48 <puts>
            HAL_Delay(2000);
 8002e54:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002e58:	f002 f950 	bl	80050fc <HAL_Delay>
            keadaan_robot = STATE_START;
 8002e5c:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <main+0x13e0>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
            break;
 8002e62:	e045      	b.n	8002ef0 <main+0x1450>

        case STATE_ERROR:
            printf("STATE: ERROR! Robot berhenti.\r\n");
 8002e64:	4818      	ldr	r0, [pc, #96]	@ (8002ec8 <main+0x1428>)
 8002e66:	f006 ffef 	bl	8009e48 <puts>
            Motor_Stop_All();
 8002e6a:	f000 fd11 	bl	8003890 <Motor_Stop_All>
            break;
 8002e6e:	e03f      	b.n	8002ef0 <main+0x1450>
 8002e70:	20000780 	.word	0x20000780
 8002e74:	c37a0000 	.word	0xc37a0000
 8002e78:	0800e7d0 	.word	0x0800e7d0
 8002e7c:	0800e808 	.word	0x0800e808
 8002e80:	20000700 	.word	0x20000700
 8002e84:	2000070c 	.word	0x2000070c
 8002e88:	20000710 	.word	0x20000710
 8002e8c:	20000720 	.word	0x20000720
 8002e90:	20000798 	.word	0x20000798
 8002e94:	0800e82c 	.word	0x0800e82c
 8002e98:	0800e4a8 	.word	0x0800e4a8
 8002e9c:	0800e854 	.word	0x0800e854
 8002ea0:	20000704 	.word	0x20000704
 8002ea4:	20000708 	.word	0x20000708
 8002ea8:	43160000 	.word	0x43160000
 8002eac:	0800e890 	.word	0x0800e890
 8002eb0:	0800e8c8 	.word	0x0800e8c8
 8002eb4:	0800e900 	.word	0x0800e900
 8002eb8:	0800e934 	.word	0x0800e934
 8002ebc:	0800e5d8 	.word	0x0800e5d8
 8002ec0:	0800e618 	.word	0x0800e618
 8002ec4:	0800e96c 	.word	0x0800e96c
 8002ec8:	0800e99c 	.word	0x0800e99c

        default:
            printf("STATE: undefined! Masuk ke mode Error.\r\n");
 8002ecc:	480b      	ldr	r0, [pc, #44]	@ (8002efc <main+0x145c>)
 8002ece:	f006 ffbb 	bl	8009e48 <puts>
            keadaan_robot = STATE_ERROR;
 8002ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f00 <main+0x1460>)
 8002ed4:	2215      	movs	r2, #21
 8002ed6:	701a      	strb	r2, [r3, #0]
            break;
 8002ed8:	e00a      	b.n	8002ef0 <main+0x1450>
            break;
 8002eda:	bf00      	nop
 8002edc:	e008      	b.n	8002ef0 <main+0x1450>
         break;
 8002ede:	bf00      	nop
 8002ee0:	e006      	b.n	8002ef0 <main+0x1450>
            break;
 8002ee2:	bf00      	nop
 8002ee4:	e004      	b.n	8002ef0 <main+0x1450>
            break;
 8002ee6:	bf00      	nop
 8002ee8:	e002      	b.n	8002ef0 <main+0x1450>
        	break;
 8002eea:	bf00      	nop
 8002eec:	e000      	b.n	8002ef0 <main+0x1450>
        	break;
 8002eee:	bf00      	nop
    }
    HAL_Delay(10); // Delay kecil untuk stabilitas
 8002ef0:	200a      	movs	r0, #10
 8002ef2:	f002 f903 	bl	80050fc <HAL_Delay>
  {
 8002ef6:	f7fe be1d 	b.w	8001b34 <main+0x94>
 8002efa:	bf00      	nop
 8002efc:	0800e9bc 	.word	0x0800e9bc
 8002f00:	20000700 	.word	0x20000700

08002f04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b094      	sub	sp, #80	@ 0x50
 8002f08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f0a:	f107 0320 	add.w	r3, r7, #32
 8002f0e:	2230      	movs	r2, #48	@ 0x30
 8002f10:	2100      	movs	r1, #0
 8002f12:	4618      	mov	r0, r3
 8002f14:	f007 f89a 	bl	800a04c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f18:	f107 030c 	add.w	r3, r7, #12
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	60da      	str	r2, [r3, #12]
 8002f26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60bb      	str	r3, [r7, #8]
 8002f2c:	4b28      	ldr	r3, [pc, #160]	@ (8002fd0 <SystemClock_Config+0xcc>)
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	4a27      	ldr	r2, [pc, #156]	@ (8002fd0 <SystemClock_Config+0xcc>)
 8002f32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f36:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f38:	4b25      	ldr	r3, [pc, #148]	@ (8002fd0 <SystemClock_Config+0xcc>)
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f44:	2300      	movs	r3, #0
 8002f46:	607b      	str	r3, [r7, #4]
 8002f48:	4b22      	ldr	r3, [pc, #136]	@ (8002fd4 <SystemClock_Config+0xd0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a21      	ldr	r2, [pc, #132]	@ (8002fd4 <SystemClock_Config+0xd0>)
 8002f4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f52:	6013      	str	r3, [r2, #0]
 8002f54:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd4 <SystemClock_Config+0xd0>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f5c:	607b      	str	r3, [r7, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f60:	2302      	movs	r3, #2
 8002f62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f64:	2301      	movs	r3, #1
 8002f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f68:	2310      	movs	r3, #16
 8002f6a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f70:	2300      	movs	r3, #0
 8002f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f74:	2308      	movs	r3, #8
 8002f76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002f78:	23a8      	movs	r3, #168	@ 0xa8
 8002f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f80:	2304      	movs	r3, #4
 8002f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f84:	f107 0320 	add.w	r3, r7, #32
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f003 fbc7 	bl	800671c <HAL_RCC_OscConfig>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002f94:	f000 fbf9 	bl	800378a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f98:	230f      	movs	r3, #15
 8002f9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002fa4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002fa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002faa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002fb0:	f107 030c 	add.w	r3, r7, #12
 8002fb4:	2105      	movs	r1, #5
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f003 fe28 	bl	8006c0c <HAL_RCC_ClockConfig>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002fc2:	f000 fbe2 	bl	800378a <Error_Handler>
  }
}
 8002fc6:	bf00      	nop
 8002fc8:	3750      	adds	r7, #80	@ 0x50
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40007000 	.word	0x40007000

08002fd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b08a      	sub	sp, #40	@ 0x28
 8002fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fde:	f107 0318 	add.w	r3, r7, #24
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	605a      	str	r2, [r3, #4]
 8002fe8:	609a      	str	r2, [r3, #8]
 8002fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fec:	f107 0310 	add.w	r3, r7, #16
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002ff6:	463b      	mov	r3, r7
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003002:	4b3d      	ldr	r3, [pc, #244]	@ (80030f8 <MX_TIM1_Init+0x120>)
 8003004:	4a3d      	ldr	r2, [pc, #244]	@ (80030fc <MX_TIM1_Init+0x124>)
 8003006:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8003008:	4b3b      	ldr	r3, [pc, #236]	@ (80030f8 <MX_TIM1_Init+0x120>)
 800300a:	2253      	movs	r2, #83	@ 0x53
 800300c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800300e:	4b3a      	ldr	r3, [pc, #232]	@ (80030f8 <MX_TIM1_Init+0x120>)
 8003010:	2200      	movs	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003014:	4b38      	ldr	r3, [pc, #224]	@ (80030f8 <MX_TIM1_Init+0x120>)
 8003016:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800301a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800301c:	4b36      	ldr	r3, [pc, #216]	@ (80030f8 <MX_TIM1_Init+0x120>)
 800301e:	2200      	movs	r2, #0
 8003020:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003022:	4b35      	ldr	r3, [pc, #212]	@ (80030f8 <MX_TIM1_Init+0x120>)
 8003024:	2200      	movs	r2, #0
 8003026:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003028:	4b33      	ldr	r3, [pc, #204]	@ (80030f8 <MX_TIM1_Init+0x120>)
 800302a:	2200      	movs	r2, #0
 800302c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800302e:	4832      	ldr	r0, [pc, #200]	@ (80030f8 <MX_TIM1_Init+0x120>)
 8003030:	f003 ffcc 	bl	8006fcc <HAL_TIM_Base_Init>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800303a:	f000 fba6 	bl	800378a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800303e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003042:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003044:	f107 0318 	add.w	r3, r7, #24
 8003048:	4619      	mov	r1, r3
 800304a:	482b      	ldr	r0, [pc, #172]	@ (80030f8 <MX_TIM1_Init+0x120>)
 800304c:	f004 fd5e 	bl	8007b0c <HAL_TIM_ConfigClockSource>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8003056:	f000 fb98 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800305a:	4827      	ldr	r0, [pc, #156]	@ (80030f8 <MX_TIM1_Init+0x120>)
 800305c:	f004 f986 	bl	800736c <HAL_TIM_IC_Init>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8003066:	f000 fb90 	bl	800378a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003072:	f107 0310 	add.w	r3, r7, #16
 8003076:	4619      	mov	r1, r3
 8003078:	481f      	ldr	r0, [pc, #124]	@ (80030f8 <MX_TIM1_Init+0x120>)
 800307a:	f005 fabb 	bl	80085f4 <HAL_TIMEx_MasterConfigSynchronization>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8003084:	f000 fb81 	bl	800378a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003088:	2300      	movs	r3, #0
 800308a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800308c:	2301      	movs	r3, #1
 800308e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003090:	2300      	movs	r3, #0
 8003092:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003098:	463b      	mov	r3, r7
 800309a:	2200      	movs	r2, #0
 800309c:	4619      	mov	r1, r3
 800309e:	4816      	ldr	r0, [pc, #88]	@ (80030f8 <MX_TIM1_Init+0x120>)
 80030a0:	f004 fbd6 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80030aa:	f000 fb6e 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80030ae:	463b      	mov	r3, r7
 80030b0:	2204      	movs	r2, #4
 80030b2:	4619      	mov	r1, r3
 80030b4:	4810      	ldr	r0, [pc, #64]	@ (80030f8 <MX_TIM1_Init+0x120>)
 80030b6:	f004 fbcb 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80030c0:	f000 fb63 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80030c4:	463b      	mov	r3, r7
 80030c6:	2208      	movs	r2, #8
 80030c8:	4619      	mov	r1, r3
 80030ca:	480b      	ldr	r0, [pc, #44]	@ (80030f8 <MX_TIM1_Init+0x120>)
 80030cc:	f004 fbc0 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 80030d6:	f000 fb58 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80030da:	463b      	mov	r3, r7
 80030dc:	220c      	movs	r2, #12
 80030de:	4619      	mov	r1, r3
 80030e0:	4805      	ldr	r0, [pc, #20]	@ (80030f8 <MX_TIM1_Init+0x120>)
 80030e2:	f004 fbb5 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80030ec:	f000 fb4d 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 80030f0:	bf00      	nop
 80030f2:	3728      	adds	r7, #40	@ 0x28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	200004c0 	.word	0x200004c0
 80030fc:	40010000 	.word	0x40010000

08003100 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08e      	sub	sp, #56	@ 0x38
 8003104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003106:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800310a:	2200      	movs	r2, #0
 800310c:	601a      	str	r2, [r3, #0]
 800310e:	605a      	str	r2, [r3, #4]
 8003110:	609a      	str	r2, [r3, #8]
 8003112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003114:	f107 0320 	add.w	r3, r7, #32
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800311e:	1d3b      	adds	r3, r7, #4
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]
 800312c:	615a      	str	r2, [r3, #20]
 800312e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003130:	4b32      	ldr	r3, [pc, #200]	@ (80031fc <MX_TIM2_Init+0xfc>)
 8003132:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003136:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8003138:	4b30      	ldr	r3, [pc, #192]	@ (80031fc <MX_TIM2_Init+0xfc>)
 800313a:	2201      	movs	r2, #1
 800313c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800313e:	4b2f      	ldr	r3, [pc, #188]	@ (80031fc <MX_TIM2_Init+0xfc>)
 8003140:	2200      	movs	r2, #0
 8003142:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8003144:	4b2d      	ldr	r3, [pc, #180]	@ (80031fc <MX_TIM2_Init+0xfc>)
 8003146:	f241 0267 	movw	r2, #4199	@ 0x1067
 800314a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800314c:	4b2b      	ldr	r3, [pc, #172]	@ (80031fc <MX_TIM2_Init+0xfc>)
 800314e:	2200      	movs	r2, #0
 8003150:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003152:	4b2a      	ldr	r3, [pc, #168]	@ (80031fc <MX_TIM2_Init+0xfc>)
 8003154:	2280      	movs	r2, #128	@ 0x80
 8003156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003158:	4828      	ldr	r0, [pc, #160]	@ (80031fc <MX_TIM2_Init+0xfc>)
 800315a:	f003 ff37 	bl	8006fcc <HAL_TIM_Base_Init>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003164:	f000 fb11 	bl	800378a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800316c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800316e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003172:	4619      	mov	r1, r3
 8003174:	4821      	ldr	r0, [pc, #132]	@ (80031fc <MX_TIM2_Init+0xfc>)
 8003176:	f004 fcc9 	bl	8007b0c <HAL_TIM_ConfigClockSource>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003180:	f000 fb03 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003184:	481d      	ldr	r0, [pc, #116]	@ (80031fc <MX_TIM2_Init+0xfc>)
 8003186:	f003 ffd9 	bl	800713c <HAL_TIM_PWM_Init>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003190:	f000 fafb 	bl	800378a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003194:	2300      	movs	r3, #0
 8003196:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003198:	2300      	movs	r3, #0
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800319c:	f107 0320 	add.w	r3, r7, #32
 80031a0:	4619      	mov	r1, r3
 80031a2:	4816      	ldr	r0, [pc, #88]	@ (80031fc <MX_TIM2_Init+0xfc>)
 80031a4:	f005 fa26 	bl	80085f4 <HAL_TIMEx_MasterConfigSynchronization>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80031ae:	f000 faec 	bl	800378a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031b2:	2360      	movs	r3, #96	@ 0x60
 80031b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80031b6:	2300      	movs	r3, #0
 80031b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031c2:	1d3b      	adds	r3, r7, #4
 80031c4:	2200      	movs	r2, #0
 80031c6:	4619      	mov	r1, r3
 80031c8:	480c      	ldr	r0, [pc, #48]	@ (80031fc <MX_TIM2_Init+0xfc>)
 80031ca:	f004 fbdd 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80031d4:	f000 fad9 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031d8:	1d3b      	adds	r3, r7, #4
 80031da:	2204      	movs	r2, #4
 80031dc:	4619      	mov	r1, r3
 80031de:	4807      	ldr	r0, [pc, #28]	@ (80031fc <MX_TIM2_Init+0xfc>)
 80031e0:	f004 fbd2 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80031ea:	f000 face 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80031ee:	4803      	ldr	r0, [pc, #12]	@ (80031fc <MX_TIM2_Init+0xfc>)
 80031f0:	f001 fcae 	bl	8004b50 <HAL_TIM_MspPostInit>

}
 80031f4:	bf00      	nop
 80031f6:	3738      	adds	r7, #56	@ 0x38
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000508 	.word	0x20000508

08003200 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08a      	sub	sp, #40	@ 0x28
 8003204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003206:	f107 0320 	add.w	r3, r7, #32
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003210:	1d3b      	adds	r3, r7, #4
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	605a      	str	r2, [r3, #4]
 8003218:	609a      	str	r2, [r3, #8]
 800321a:	60da      	str	r2, [r3, #12]
 800321c:	611a      	str	r2, [r3, #16]
 800321e:	615a      	str	r2, [r3, #20]
 8003220:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003222:	4b27      	ldr	r3, [pc, #156]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 8003224:	4a27      	ldr	r2, [pc, #156]	@ (80032c4 <MX_TIM3_Init+0xc4>)
 8003226:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8003228:	4b25      	ldr	r3, [pc, #148]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 800322a:	2201      	movs	r2, #1
 800322c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800322e:	4b24      	ldr	r3, [pc, #144]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8003234:	4b22      	ldr	r3, [pc, #136]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 8003236:	f241 0267 	movw	r2, #4199	@ 0x1067
 800323a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800323c:	4b20      	ldr	r3, [pc, #128]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 800323e:	2200      	movs	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003242:	4b1f      	ldr	r3, [pc, #124]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 8003244:	2200      	movs	r2, #0
 8003246:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003248:	481d      	ldr	r0, [pc, #116]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 800324a:	f003 ff77 	bl	800713c <HAL_TIM_PWM_Init>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003254:	f000 fa99 	bl	800378a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003258:	2300      	movs	r3, #0
 800325a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800325c:	2300      	movs	r3, #0
 800325e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003260:	f107 0320 	add.w	r3, r7, #32
 8003264:	4619      	mov	r1, r3
 8003266:	4816      	ldr	r0, [pc, #88]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 8003268:	f005 f9c4 	bl	80085f4 <HAL_TIMEx_MasterConfigSynchronization>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003272:	f000 fa8a 	bl	800378a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003276:	2360      	movs	r3, #96	@ 0x60
 8003278:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003286:	1d3b      	adds	r3, r7, #4
 8003288:	2208      	movs	r2, #8
 800328a:	4619      	mov	r1, r3
 800328c:	480c      	ldr	r0, [pc, #48]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 800328e:	f004 fb7b 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8003298:	f000 fa77 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800329c:	1d3b      	adds	r3, r7, #4
 800329e:	220c      	movs	r2, #12
 80032a0:	4619      	mov	r1, r3
 80032a2:	4807      	ldr	r0, [pc, #28]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 80032a4:	f004 fb70 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80032ae:	f000 fa6c 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80032b2:	4803      	ldr	r0, [pc, #12]	@ (80032c0 <MX_TIM3_Init+0xc0>)
 80032b4:	f001 fc4c 	bl	8004b50 <HAL_TIM_MspPostInit>

}
 80032b8:	bf00      	nop
 80032ba:	3728      	adds	r7, #40	@ 0x28
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20000550 	.word	0x20000550
 80032c4:	40000400 	.word	0x40000400

080032c8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032ce:	f107 0308 	add.w	r3, r7, #8
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	609a      	str	r2, [r3, #8]
 80032da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032dc:	463b      	mov	r3, r7
 80032de:	2200      	movs	r2, #0
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80032e4:	4b1d      	ldr	r3, [pc, #116]	@ (800335c <MX_TIM5_Init+0x94>)
 80032e6:	4a1e      	ldr	r2, [pc, #120]	@ (8003360 <MX_TIM5_Init+0x98>)
 80032e8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 80032ea:	4b1c      	ldr	r3, [pc, #112]	@ (800335c <MX_TIM5_Init+0x94>)
 80032ec:	220f      	movs	r2, #15
 80032ee:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032f0:	4b1a      	ldr	r3, [pc, #104]	@ (800335c <MX_TIM5_Init+0x94>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80032f6:	4b19      	ldr	r3, [pc, #100]	@ (800335c <MX_TIM5_Init+0x94>)
 80032f8:	f04f 32ff 	mov.w	r2, #4294967295
 80032fc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032fe:	4b17      	ldr	r3, [pc, #92]	@ (800335c <MX_TIM5_Init+0x94>)
 8003300:	2200      	movs	r2, #0
 8003302:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003304:	4b15      	ldr	r3, [pc, #84]	@ (800335c <MX_TIM5_Init+0x94>)
 8003306:	2280      	movs	r2, #128	@ 0x80
 8003308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800330a:	4814      	ldr	r0, [pc, #80]	@ (800335c <MX_TIM5_Init+0x94>)
 800330c:	f003 fe5e 	bl	8006fcc <HAL_TIM_Base_Init>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003316:	f000 fa38 	bl	800378a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800331a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800331e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003320:	f107 0308 	add.w	r3, r7, #8
 8003324:	4619      	mov	r1, r3
 8003326:	480d      	ldr	r0, [pc, #52]	@ (800335c <MX_TIM5_Init+0x94>)
 8003328:	f004 fbf0 	bl	8007b0c <HAL_TIM_ConfigClockSource>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003332:	f000 fa2a 	bl	800378a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003336:	2300      	movs	r3, #0
 8003338:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800333a:	2300      	movs	r3, #0
 800333c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800333e:	463b      	mov	r3, r7
 8003340:	4619      	mov	r1, r3
 8003342:	4806      	ldr	r0, [pc, #24]	@ (800335c <MX_TIM5_Init+0x94>)
 8003344:	f005 f956 	bl	80085f4 <HAL_TIMEx_MasterConfigSynchronization>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800334e:	f000 fa1c 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003352:	bf00      	nop
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000598 	.word	0x20000598
 8003360:	40000c00 	.word	0x40000c00

08003364 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b08a      	sub	sp, #40	@ 0x28
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800336a:	f107 0318 	add.w	r3, r7, #24
 800336e:	2200      	movs	r2, #0
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	605a      	str	r2, [r3, #4]
 8003374:	609a      	str	r2, [r3, #8]
 8003376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003378:	f107 0310 	add.w	r3, r7, #16
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003382:	463b      	mov	r3, r7
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
 800338a:	609a      	str	r2, [r3, #8]
 800338c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800338e:	4b3d      	ldr	r3, [pc, #244]	@ (8003484 <MX_TIM8_Init+0x120>)
 8003390:	4a3d      	ldr	r2, [pc, #244]	@ (8003488 <MX_TIM8_Init+0x124>)
 8003392:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8003394:	4b3b      	ldr	r3, [pc, #236]	@ (8003484 <MX_TIM8_Init+0x120>)
 8003396:	2253      	movs	r2, #83	@ 0x53
 8003398:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800339a:	4b3a      	ldr	r3, [pc, #232]	@ (8003484 <MX_TIM8_Init+0x120>)
 800339c:	2200      	movs	r2, #0
 800339e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80033a0:	4b38      	ldr	r3, [pc, #224]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033a6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033a8:	4b36      	ldr	r3, [pc, #216]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80033ae:	4b35      	ldr	r3, [pc, #212]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b4:	4b33      	ldr	r3, [pc, #204]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80033ba:	4832      	ldr	r0, [pc, #200]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033bc:	f003 fe06 	bl	8006fcc <HAL_TIM_Base_Init>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80033c6:	f000 f9e0 	bl	800378a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033ce:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80033d0:	f107 0318 	add.w	r3, r7, #24
 80033d4:	4619      	mov	r1, r3
 80033d6:	482b      	ldr	r0, [pc, #172]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033d8:	f004 fb98 	bl	8007b0c <HAL_TIM_ConfigClockSource>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80033e2:	f000 f9d2 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80033e6:	4827      	ldr	r0, [pc, #156]	@ (8003484 <MX_TIM8_Init+0x120>)
 80033e8:	f003 ffc0 	bl	800736c <HAL_TIM_IC_Init>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 80033f2:	f000 f9ca 	bl	800378a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033f6:	2300      	movs	r3, #0
 80033f8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80033fe:	f107 0310 	add.w	r3, r7, #16
 8003402:	4619      	mov	r1, r3
 8003404:	481f      	ldr	r0, [pc, #124]	@ (8003484 <MX_TIM8_Init+0x120>)
 8003406:	f005 f8f5 	bl	80085f4 <HAL_TIMEx_MasterConfigSynchronization>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8003410:	f000 f9bb 	bl	800378a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003414:	2300      	movs	r3, #0
 8003416:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003418:	2301      	movs	r3, #1
 800341a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800341c:	2300      	movs	r3, #0
 800341e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003424:	463b      	mov	r3, r7
 8003426:	2200      	movs	r2, #0
 8003428:	4619      	mov	r1, r3
 800342a:	4816      	ldr	r0, [pc, #88]	@ (8003484 <MX_TIM8_Init+0x120>)
 800342c:	f004 fa10 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8003436:	f000 f9a8 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800343a:	463b      	mov	r3, r7
 800343c:	2204      	movs	r2, #4
 800343e:	4619      	mov	r1, r3
 8003440:	4810      	ldr	r0, [pc, #64]	@ (8003484 <MX_TIM8_Init+0x120>)
 8003442:	f004 fa05 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 800344c:	f000 f99d 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003450:	463b      	mov	r3, r7
 8003452:	2208      	movs	r2, #8
 8003454:	4619      	mov	r1, r3
 8003456:	480b      	ldr	r0, [pc, #44]	@ (8003484 <MX_TIM8_Init+0x120>)
 8003458:	f004 f9fa 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 8003462:	f000 f992 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003466:	463b      	mov	r3, r7
 8003468:	220c      	movs	r2, #12
 800346a:	4619      	mov	r1, r3
 800346c:	4805      	ldr	r0, [pc, #20]	@ (8003484 <MX_TIM8_Init+0x120>)
 800346e:	f004 f9ef 	bl	8007850 <HAL_TIM_IC_ConfigChannel>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8003478:	f000 f987 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */

}
 800347c:	bf00      	nop
 800347e:	3728      	adds	r7, #40	@ 0x28
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	200005e0 	.word	0x200005e0
 8003488:	40010400 	.word	0x40010400

0800348c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b088      	sub	sp, #32
 8003490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003492:	1d3b      	adds	r3, r7, #4
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	609a      	str	r2, [r3, #8]
 800349c:	60da      	str	r2, [r3, #12]
 800349e:	611a      	str	r2, [r3, #16]
 80034a0:	615a      	str	r2, [r3, #20]
 80034a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80034a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034a6:	4a20      	ldr	r2, [pc, #128]	@ (8003528 <MX_TIM9_Init+0x9c>)
 80034a8:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 80034aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034ac:	2201      	movs	r2, #1
 80034ae:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8799;
 80034b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034b8:	f242 225f 	movw	r2, #8799	@ 0x225f
 80034bc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034be:	4b19      	ldr	r3, [pc, #100]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034c4:	4b17      	ldr	r3, [pc, #92]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80034ca:	4816      	ldr	r0, [pc, #88]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034cc:	f003 fe36 	bl	800713c <HAL_TIM_PWM_Init>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 80034d6:	f000 f958 	bl	800378a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034da:	2360      	movs	r3, #96	@ 0x60
 80034dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80034de:	2300      	movs	r3, #0
 80034e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034ea:	1d3b      	adds	r3, r7, #4
 80034ec:	2200      	movs	r2, #0
 80034ee:	4619      	mov	r1, r3
 80034f0:	480c      	ldr	r0, [pc, #48]	@ (8003524 <MX_TIM9_Init+0x98>)
 80034f2:	f004 fa49 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 80034fc:	f000 f945 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	2204      	movs	r2, #4
 8003504:	4619      	mov	r1, r3
 8003506:	4807      	ldr	r0, [pc, #28]	@ (8003524 <MX_TIM9_Init+0x98>)
 8003508:	f004 fa3e 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8003512:	f000 f93a 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003516:	4803      	ldr	r0, [pc, #12]	@ (8003524 <MX_TIM9_Init+0x98>)
 8003518:	f001 fb1a 	bl	8004b50 <HAL_TIM_MspPostInit>

}
 800351c:	bf00      	nop
 800351e:	3720      	adds	r7, #32
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	20000628 	.word	0x20000628
 8003528:	40014000 	.word	0x40014000

0800352c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003532:	1d3b      	adds	r3, r7, #4
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	605a      	str	r2, [r3, #4]
 800353a:	609a      	str	r2, [r3, #8]
 800353c:	60da      	str	r2, [r3, #12]
 800353e:	611a      	str	r2, [r3, #16]
 8003540:	615a      	str	r2, [r3, #20]
 8003542:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003544:	4b1f      	ldr	r3, [pc, #124]	@ (80035c4 <MX_TIM12_Init+0x98>)
 8003546:	4a20      	ldr	r2, [pc, #128]	@ (80035c8 <MX_TIM12_Init+0x9c>)
 8003548:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 800354a:	4b1e      	ldr	r3, [pc, #120]	@ (80035c4 <MX_TIM12_Init+0x98>)
 800354c:	2201      	movs	r2, #1
 800354e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003550:	4b1c      	ldr	r3, [pc, #112]	@ (80035c4 <MX_TIM12_Init+0x98>)
 8003552:	2200      	movs	r2, #0
 8003554:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4199;
 8003556:	4b1b      	ldr	r3, [pc, #108]	@ (80035c4 <MX_TIM12_Init+0x98>)
 8003558:	f241 0267 	movw	r2, #4199	@ 0x1067
 800355c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800355e:	4b19      	ldr	r3, [pc, #100]	@ (80035c4 <MX_TIM12_Init+0x98>)
 8003560:	2200      	movs	r2, #0
 8003562:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003564:	4b17      	ldr	r3, [pc, #92]	@ (80035c4 <MX_TIM12_Init+0x98>)
 8003566:	2280      	movs	r2, #128	@ 0x80
 8003568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800356a:	4816      	ldr	r0, [pc, #88]	@ (80035c4 <MX_TIM12_Init+0x98>)
 800356c:	f003 fde6 	bl	800713c <HAL_TIM_PWM_Init>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8003576:	f000 f908 	bl	800378a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800357a:	2360      	movs	r3, #96	@ 0x60
 800357c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	2200      	movs	r2, #0
 800358e:	4619      	mov	r1, r3
 8003590:	480c      	ldr	r0, [pc, #48]	@ (80035c4 <MX_TIM12_Init+0x98>)
 8003592:	f004 f9f9 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 800359c:	f000 f8f5 	bl	800378a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	2204      	movs	r2, #4
 80035a4:	4619      	mov	r1, r3
 80035a6:	4807      	ldr	r0, [pc, #28]	@ (80035c4 <MX_TIM12_Init+0x98>)
 80035a8:	f004 f9ee 	bl	8007988 <HAL_TIM_PWM_ConfigChannel>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 80035b2:	f000 f8ea 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80035b6:	4803      	ldr	r0, [pc, #12]	@ (80035c4 <MX_TIM12_Init+0x98>)
 80035b8:	f001 faca 	bl	8004b50 <HAL_TIM_MspPostInit>

}
 80035bc:	bf00      	nop
 80035be:	3720      	adds	r7, #32
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	20000670 	.word	0x20000670
 80035c8:	40001800 	.word	0x40001800

080035cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80035d0:	4b11      	ldr	r3, [pc, #68]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035d2:	4a12      	ldr	r2, [pc, #72]	@ (800361c <MX_USART1_UART_Init+0x50>)
 80035d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035d6:	4b10      	ldr	r3, [pc, #64]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80035dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035de:	4b0e      	ldr	r3, [pc, #56]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035f0:	4b09      	ldr	r3, [pc, #36]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035f2:	220c      	movs	r2, #12
 80035f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035f6:	4b08      	ldr	r3, [pc, #32]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035fc:	4b06      	ldr	r3, [pc, #24]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 80035fe:	2200      	movs	r2, #0
 8003600:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003602:	4805      	ldr	r0, [pc, #20]	@ (8003618 <MX_USART1_UART_Init+0x4c>)
 8003604:	f005 f886 	bl	8008714 <HAL_UART_Init>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800360e:	f000 f8bc 	bl	800378a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8003612:	bf00      	nop
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	200006b8 	.word	0x200006b8
 800361c:	40011000 	.word	0x40011000

08003620 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08c      	sub	sp, #48	@ 0x30
 8003624:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003626:	f107 031c 	add.w	r3, r7, #28
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	60da      	str	r2, [r3, #12]
 8003634:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	61bb      	str	r3, [r7, #24]
 800363a:	4b4a      	ldr	r3, [pc, #296]	@ (8003764 <MX_GPIO_Init+0x144>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363e:	4a49      	ldr	r2, [pc, #292]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003640:	f043 0310 	orr.w	r3, r3, #16
 8003644:	6313      	str	r3, [r2, #48]	@ 0x30
 8003646:	4b47      	ldr	r3, [pc, #284]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364a:	f003 0310 	and.w	r3, r3, #16
 800364e:	61bb      	str	r3, [r7, #24]
 8003650:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
 8003656:	4b43      	ldr	r3, [pc, #268]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365a:	4a42      	ldr	r2, [pc, #264]	@ (8003764 <MX_GPIO_Init+0x144>)
 800365c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003660:	6313      	str	r3, [r2, #48]	@ 0x30
 8003662:	4b40      	ldr	r3, [pc, #256]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	4b3c      	ldr	r3, [pc, #240]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003676:	4a3b      	ldr	r2, [pc, #236]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003678:	f043 0301 	orr.w	r3, r3, #1
 800367c:	6313      	str	r3, [r2, #48]	@ 0x30
 800367e:	4b39      	ldr	r3, [pc, #228]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	4b35      	ldr	r3, [pc, #212]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003692:	4a34      	ldr	r2, [pc, #208]	@ (8003764 <MX_GPIO_Init+0x144>)
 8003694:	f043 0302 	orr.w	r3, r3, #2
 8003698:	6313      	str	r3, [r2, #48]	@ 0x30
 800369a:	4b32      	ldr	r3, [pc, #200]	@ (8003764 <MX_GPIO_Init+0x144>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036a6:	2300      	movs	r3, #0
 80036a8:	60bb      	str	r3, [r7, #8]
 80036aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003764 <MX_GPIO_Init+0x144>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	4a2d      	ldr	r2, [pc, #180]	@ (8003764 <MX_GPIO_Init+0x144>)
 80036b0:	f043 0308 	orr.w	r3, r3, #8
 80036b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003764 <MX_GPIO_Init+0x144>)
 80036b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036c2:	2300      	movs	r3, #0
 80036c4:	607b      	str	r3, [r7, #4]
 80036c6:	4b27      	ldr	r3, [pc, #156]	@ (8003764 <MX_GPIO_Init+0x144>)
 80036c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ca:	4a26      	ldr	r2, [pc, #152]	@ (8003764 <MX_GPIO_Init+0x144>)
 80036cc:	f043 0304 	orr.w	r3, r3, #4
 80036d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036d2:	4b24      	ldr	r3, [pc, #144]	@ (8003764 <MX_GPIO_Init+0x144>)
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	607b      	str	r3, [r7, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Trig_1_Pin|Trig_2_Pin|Trig_3_Pin, GPIO_PIN_RESET);
 80036de:	2200      	movs	r2, #0
 80036e0:	f44f 41a8 	mov.w	r1, #21504	@ 0x5400
 80036e4:	4820      	ldr	r0, [pc, #128]	@ (8003768 <MX_GPIO_Init+0x148>)
 80036e6:	f001 ffdb 	bl	80056a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin, GPIO_PIN_RESET);
 80036ea:	2200      	movs	r2, #0
 80036ec:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80036f0:	481e      	ldr	r0, [pc, #120]	@ (800376c <MX_GPIO_Init+0x14c>)
 80036f2:	f001 ffd5 	bl	80056a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_4_GPIO_Port, Trig_4_Pin, GPIO_PIN_RESET);
 80036f6:	2200      	movs	r2, #0
 80036f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036fc:	481c      	ldr	r0, [pc, #112]	@ (8003770 <MX_GPIO_Init+0x150>)
 80036fe:	f001 ffcf 	bl	80056a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Trig_1_Pin Trig_2_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = Trig_1_Pin|Trig_2_Pin|Trig_3_Pin;
 8003702:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 8003706:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003708:	2301      	movs	r3, #1
 800370a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370c:	2300      	movs	r3, #0
 800370e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003710:	2300      	movs	r3, #0
 8003712:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003714:	f107 031c 	add.w	r3, r7, #28
 8003718:	4619      	mov	r1, r3
 800371a:	4813      	ldr	r0, [pc, #76]	@ (8003768 <MX_GPIO_Init+0x148>)
 800371c:	f001 fe24 	bl	8005368 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_8_Pin Trig_7_Pin Trig_6_Pin Trig_5_Pin */
  GPIO_InitStruct.Pin = Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin;
 8003720:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003724:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003726:	2301      	movs	r3, #1
 8003728:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372a:	2300      	movs	r3, #0
 800372c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800372e:	2300      	movs	r3, #0
 8003730:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003732:	f107 031c 	add.w	r3, r7, #28
 8003736:	4619      	mov	r1, r3
 8003738:	480c      	ldr	r0, [pc, #48]	@ (800376c <MX_GPIO_Init+0x14c>)
 800373a:	f001 fe15 	bl	8005368 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_4_Pin */
  GPIO_InitStruct.Pin = Trig_4_Pin;
 800373e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003744:	2301      	movs	r3, #1
 8003746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003748:	2300      	movs	r3, #0
 800374a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374c:	2300      	movs	r3, #0
 800374e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Trig_4_GPIO_Port, &GPIO_InitStruct);
 8003750:	f107 031c 	add.w	r3, r7, #28
 8003754:	4619      	mov	r1, r3
 8003756:	4806      	ldr	r0, [pc, #24]	@ (8003770 <MX_GPIO_Init+0x150>)
 8003758:	f001 fe06 	bl	8005368 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800375c:	bf00      	nop
 800375e:	3730      	adds	r7, #48	@ 0x30
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40023800 	.word	0x40023800
 8003768:	40021000 	.word	0x40021000
 800376c:	40020c00 	.word	0x40020c00
 8003770:	40020000 	.word	0x40020000

08003774 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// Forward interrupt to sensor library
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
    HC_SR04_Capture_Callback(htim);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f7fd ff83 	bl	8001688 <HC_SR04_Capture_Callback>
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800378a:	b480      	push	{r7}
 800378c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800378e:	b672      	cpsid	i
}
 8003790:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8003792:	bf00      	nop
 8003794:	e7fd      	b.n	8003792 <Error_Handler+0x8>
	...

08003798 <Motor_Init>:
  * @note   IMPORTANT: Motor kiri (C & D) polaritas terbalik!
  *         - Motor Kanan (A & B): RPWM = maju, LPWM = mundur (normal)
  *         - Motor Kiri (C & D): LPWM = maju, RPWM = mundur (inversi)
  * @retval None
  */
void Motor_Init(void) {
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
    // Motor 1 (B - Kanan Depan): TIM9 CH1+CH2 (PE5/PE6) - Full H-bridge control
    motors[MOTOR_1].htim = &htim9;
 800379c:	4b37      	ldr	r3, [pc, #220]	@ (800387c <Motor_Init+0xe4>)
 800379e:	4a38      	ldr	r2, [pc, #224]	@ (8003880 <Motor_Init+0xe8>)
 80037a0:	601a      	str	r2, [r3, #0]
    motors[MOTOR_1].channel_rpwm = TIM_CHANNEL_1;  // PE5 - RPWM (forward)
 80037a2:	4b36      	ldr	r3, [pc, #216]	@ (800387c <Motor_Init+0xe4>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	605a      	str	r2, [r3, #4]
    motors[MOTOR_1].channel_lpwm = TIM_CHANNEL_2;  // PE6 - LPWM (reverse)
 80037a8:	4b34      	ldr	r3, [pc, #208]	@ (800387c <Motor_Init+0xe4>)
 80037aa:	2204      	movs	r2, #4
 80037ac:	609a      	str	r2, [r3, #8]
    motors[MOTOR_1].current_speed = 0;
 80037ae:	4b33      	ldr	r3, [pc, #204]	@ (800387c <Motor_Init+0xe4>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	819a      	strh	r2, [r3, #12]
    motors[MOTOR_1].direction = MOTOR_DIR_STOP;
 80037b4:	4b31      	ldr	r3, [pc, #196]	@ (800387c <Motor_Init+0xe4>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	739a      	strb	r2, [r3, #14]
    motors[MOTOR_1].is_initialized = true;
 80037ba:	4b30      	ldr	r3, [pc, #192]	@ (800387c <Motor_Init+0xe4>)
 80037bc:	2201      	movs	r2, #1
 80037be:	73da      	strb	r2, [r3, #15]

    // Motor 2 (C - Kiri Depan): TIM12 CH1+CH2 (PB14/PB15) - Full H-bridge control
    motors[MOTOR_2].htim = &htim12;
 80037c0:	4b2e      	ldr	r3, [pc, #184]	@ (800387c <Motor_Init+0xe4>)
 80037c2:	4a30      	ldr	r2, [pc, #192]	@ (8003884 <Motor_Init+0xec>)
 80037c4:	611a      	str	r2, [r3, #16]
    motors[MOTOR_2].channel_rpwm = TIM_CHANNEL_1;  // PB14 - RPWM (forward)
 80037c6:	4b2d      	ldr	r3, [pc, #180]	@ (800387c <Motor_Init+0xe4>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	615a      	str	r2, [r3, #20]
    motors[MOTOR_2].channel_lpwm = TIM_CHANNEL_2;  // PB15 - LPWM (reverse)
 80037cc:	4b2b      	ldr	r3, [pc, #172]	@ (800387c <Motor_Init+0xe4>)
 80037ce:	2204      	movs	r2, #4
 80037d0:	619a      	str	r2, [r3, #24]
    motors[MOTOR_2].current_speed = 0;
 80037d2:	4b2a      	ldr	r3, [pc, #168]	@ (800387c <Motor_Init+0xe4>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	839a      	strh	r2, [r3, #28]
    motors[MOTOR_2].direction = MOTOR_DIR_STOP;
 80037d8:	4b28      	ldr	r3, [pc, #160]	@ (800387c <Motor_Init+0xe4>)
 80037da:	2200      	movs	r2, #0
 80037dc:	779a      	strb	r2, [r3, #30]
    motors[MOTOR_2].is_initialized = true;
 80037de:	4b27      	ldr	r3, [pc, #156]	@ (800387c <Motor_Init+0xe4>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	77da      	strb	r2, [r3, #31]

    // Motor 3 (A - Kanan Belakang): TIM3 CH3+CH4 (PB0/PB1) - Full H-bridge control
    motors[MOTOR_3].htim = &htim3;
 80037e4:	4b25      	ldr	r3, [pc, #148]	@ (800387c <Motor_Init+0xe4>)
 80037e6:	4a28      	ldr	r2, [pc, #160]	@ (8003888 <Motor_Init+0xf0>)
 80037e8:	621a      	str	r2, [r3, #32]
    motors[MOTOR_3].channel_rpwm = TIM_CHANNEL_3;  // PB0 - RPWM (forward)
 80037ea:	4b24      	ldr	r3, [pc, #144]	@ (800387c <Motor_Init+0xe4>)
 80037ec:	2208      	movs	r2, #8
 80037ee:	625a      	str	r2, [r3, #36]	@ 0x24
    motors[MOTOR_3].channel_lpwm = TIM_CHANNEL_4;  // PB1 - LPWM (reverse)
 80037f0:	4b22      	ldr	r3, [pc, #136]	@ (800387c <Motor_Init+0xe4>)
 80037f2:	220c      	movs	r2, #12
 80037f4:	629a      	str	r2, [r3, #40]	@ 0x28
    motors[MOTOR_3].current_speed = 0;
 80037f6:	4b21      	ldr	r3, [pc, #132]	@ (800387c <Motor_Init+0xe4>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    motors[MOTOR_3].direction = MOTOR_DIR_STOP;
 80037fc:	4b1f      	ldr	r3, [pc, #124]	@ (800387c <Motor_Init+0xe4>)
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    motors[MOTOR_3].is_initialized = true;
 8003804:	4b1d      	ldr	r3, [pc, #116]	@ (800387c <Motor_Init+0xe4>)
 8003806:	2201      	movs	r2, #1
 8003808:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    // Motor 4 (D - Kiri Belakang): TIM2 CH1+CH2 (PA0/PA1) - Full H-bridge control
    motors[MOTOR_4].htim = &htim2;
 800380c:	4b1b      	ldr	r3, [pc, #108]	@ (800387c <Motor_Init+0xe4>)
 800380e:	4a1f      	ldr	r2, [pc, #124]	@ (800388c <Motor_Init+0xf4>)
 8003810:	631a      	str	r2, [r3, #48]	@ 0x30
    motors[MOTOR_4].channel_rpwm = TIM_CHANNEL_1;  // PA0 - RPWM (forward)
 8003812:	4b1a      	ldr	r3, [pc, #104]	@ (800387c <Motor_Init+0xe4>)
 8003814:	2200      	movs	r2, #0
 8003816:	635a      	str	r2, [r3, #52]	@ 0x34
    motors[MOTOR_4].channel_lpwm = TIM_CHANNEL_2;  // PA1 - LPWM (reverse)
 8003818:	4b18      	ldr	r3, [pc, #96]	@ (800387c <Motor_Init+0xe4>)
 800381a:	2204      	movs	r2, #4
 800381c:	639a      	str	r2, [r3, #56]	@ 0x38
    motors[MOTOR_4].current_speed = 0;
 800381e:	4b17      	ldr	r3, [pc, #92]	@ (800387c <Motor_Init+0xe4>)
 8003820:	2200      	movs	r2, #0
 8003822:	879a      	strh	r2, [r3, #60]	@ 0x3c
    motors[MOTOR_4].direction = MOTOR_DIR_STOP;
 8003824:	4b15      	ldr	r3, [pc, #84]	@ (800387c <Motor_Init+0xe4>)
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    motors[MOTOR_4].is_initialized = true;
 800382c:	4b13      	ldr	r3, [pc, #76]	@ (800387c <Motor_Init+0xe4>)
 800382e:	2201      	movs	r2, #1
 8003830:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);   // Motor 1 RPWM (PE5)
 8003834:	2100      	movs	r1, #0
 8003836:	4812      	ldr	r0, [pc, #72]	@ (8003880 <Motor_Init+0xe8>)
 8003838:	f003 fcd0 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);   // Motor 1 LPWM (PE6)
 800383c:	2104      	movs	r1, #4
 800383e:	4810      	ldr	r0, [pc, #64]	@ (8003880 <Motor_Init+0xe8>)
 8003840:	f003 fccc 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Motor 2 RPWM (PB14)
 8003844:	2100      	movs	r1, #0
 8003846:	480f      	ldr	r0, [pc, #60]	@ (8003884 <Motor_Init+0xec>)
 8003848:	f003 fcc8 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Motor 2 LPWM (PB15)
 800384c:	2104      	movs	r1, #4
 800384e:	480d      	ldr	r0, [pc, #52]	@ (8003884 <Motor_Init+0xec>)
 8003850:	f003 fcc4 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // Motor 3 RPWM (PB0)
 8003854:	2108      	movs	r1, #8
 8003856:	480c      	ldr	r0, [pc, #48]	@ (8003888 <Motor_Init+0xf0>)
 8003858:	f003 fcc0 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // Motor 3 LPWM (PB1)
 800385c:	210c      	movs	r1, #12
 800385e:	480a      	ldr	r0, [pc, #40]	@ (8003888 <Motor_Init+0xf0>)
 8003860:	f003 fcbc 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // Motor 4 RPWM (PA0)
 8003864:	2100      	movs	r1, #0
 8003866:	4809      	ldr	r0, [pc, #36]	@ (800388c <Motor_Init+0xf4>)
 8003868:	f003 fcb8 	bl	80071dc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);   // Motor 4 LPWM (PA1)
 800386c:	2104      	movs	r1, #4
 800386e:	4807      	ldr	r0, [pc, #28]	@ (800388c <Motor_Init+0xf4>)
 8003870:	f003 fcb4 	bl	80071dc <HAL_TIM_PWM_Start>

    // Initialize all motors to stopped state
    Motor_Stop_All();
 8003874:	f000 f80c 	bl	8003890 <Motor_Stop_All>
}
 8003878:	bf00      	nop
 800387a:	bd80      	pop	{r7, pc}
 800387c:	2000079c 	.word	0x2000079c
 8003880:	20000628 	.word	0x20000628
 8003884:	20000670 	.word	0x20000670
 8003888:	20000550 	.word	0x20000550
 800388c:	20000508 	.word	0x20000508

08003890 <Motor_Stop_All>:

/**
  * @brief  Stop all motors
  * @retval None
  */
void Motor_Stop_All(void) {
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8003896:	2300      	movs	r3, #0
 8003898:	71fb      	strb	r3, [r7, #7]
 800389a:	e08f      	b.n	80039bc <Motor_Stop_All+0x12c>
        if (motors[i].is_initialized) {
 800389c:	79fb      	ldrb	r3, [r7, #7]
 800389e:	4a4d      	ldr	r2, [pc, #308]	@ (80039d4 <Motor_Stop_All+0x144>)
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	4413      	add	r3, r2
 80038a4:	330f      	adds	r3, #15
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 8084 	beq.w	80039b6 <Motor_Stop_All+0x126>
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_rpwm, 0);
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	4a48      	ldr	r2, [pc, #288]	@ (80039d4 <Motor_Stop_All+0x144>)
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	4413      	add	r3, r2
 80038b6:	3304      	adds	r3, #4
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d108      	bne.n	80038d0 <Motor_Stop_All+0x40>
 80038be:	79fb      	ldrb	r3, [r7, #7]
 80038c0:	4a44      	ldr	r2, [pc, #272]	@ (80039d4 <Motor_Stop_All+0x144>)
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	4413      	add	r3, r2
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2200      	movs	r2, #0
 80038cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80038ce:	e029      	b.n	8003924 <Motor_Stop_All+0x94>
 80038d0:	79fb      	ldrb	r3, [r7, #7]
 80038d2:	4a40      	ldr	r2, [pc, #256]	@ (80039d4 <Motor_Stop_All+0x144>)
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	4413      	add	r3, r2
 80038d8:	3304      	adds	r3, #4
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d108      	bne.n	80038f2 <Motor_Stop_All+0x62>
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	4a3c      	ldr	r2, [pc, #240]	@ (80039d4 <Motor_Stop_All+0x144>)
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	4413      	add	r3, r2
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	2300      	movs	r3, #0
 80038ee:	6393      	str	r3, [r2, #56]	@ 0x38
 80038f0:	e018      	b.n	8003924 <Motor_Stop_All+0x94>
 80038f2:	79fb      	ldrb	r3, [r7, #7]
 80038f4:	4a37      	ldr	r2, [pc, #220]	@ (80039d4 <Motor_Stop_All+0x144>)
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	4413      	add	r3, r2
 80038fa:	3304      	adds	r3, #4
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d108      	bne.n	8003914 <Motor_Stop_All+0x84>
 8003902:	79fb      	ldrb	r3, [r7, #7]
 8003904:	4a33      	ldr	r2, [pc, #204]	@ (80039d4 <Motor_Stop_All+0x144>)
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	4413      	add	r3, r2
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	2300      	movs	r3, #0
 8003910:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003912:	e007      	b.n	8003924 <Motor_Stop_All+0x94>
 8003914:	79fb      	ldrb	r3, [r7, #7]
 8003916:	4a2f      	ldr	r2, [pc, #188]	@ (80039d4 <Motor_Stop_All+0x144>)
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	4413      	add	r3, r2
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	2300      	movs	r3, #0
 8003922:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_lpwm, 0);
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	4a2b      	ldr	r2, [pc, #172]	@ (80039d4 <Motor_Stop_All+0x144>)
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	4413      	add	r3, r2
 800392c:	3308      	adds	r3, #8
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d108      	bne.n	8003946 <Motor_Stop_All+0xb6>
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	4a27      	ldr	r2, [pc, #156]	@ (80039d4 <Motor_Stop_All+0x144>)
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	4413      	add	r3, r2
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2200      	movs	r2, #0
 8003942:	635a      	str	r2, [r3, #52]	@ 0x34
 8003944:	e029      	b.n	800399a <Motor_Stop_All+0x10a>
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	4a22      	ldr	r2, [pc, #136]	@ (80039d4 <Motor_Stop_All+0x144>)
 800394a:	011b      	lsls	r3, r3, #4
 800394c:	4413      	add	r3, r2
 800394e:	3308      	adds	r3, #8
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2b04      	cmp	r3, #4
 8003954:	d108      	bne.n	8003968 <Motor_Stop_All+0xd8>
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	4a1e      	ldr	r2, [pc, #120]	@ (80039d4 <Motor_Stop_All+0x144>)
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	4413      	add	r3, r2
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	2300      	movs	r3, #0
 8003964:	6393      	str	r3, [r2, #56]	@ 0x38
 8003966:	e018      	b.n	800399a <Motor_Stop_All+0x10a>
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	4a1a      	ldr	r2, [pc, #104]	@ (80039d4 <Motor_Stop_All+0x144>)
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	4413      	add	r3, r2
 8003970:	3308      	adds	r3, #8
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b08      	cmp	r3, #8
 8003976:	d108      	bne.n	800398a <Motor_Stop_All+0xfa>
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	4a16      	ldr	r2, [pc, #88]	@ (80039d4 <Motor_Stop_All+0x144>)
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	4413      	add	r3, r2
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2300      	movs	r3, #0
 8003986:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003988:	e007      	b.n	800399a <Motor_Stop_All+0x10a>
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	4a11      	ldr	r2, [pc, #68]	@ (80039d4 <Motor_Stop_All+0x144>)
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	4413      	add	r3, r2
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	2300      	movs	r3, #0
 8003998:	6413      	str	r3, [r2, #64]	@ 0x40
            motors[i].current_speed = 0;
 800399a:	79fb      	ldrb	r3, [r7, #7]
 800399c:	4a0d      	ldr	r2, [pc, #52]	@ (80039d4 <Motor_Stop_All+0x144>)
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	4413      	add	r3, r2
 80039a2:	330c      	adds	r3, #12
 80039a4:	2200      	movs	r2, #0
 80039a6:	801a      	strh	r2, [r3, #0]
            motors[i].direction = MOTOR_DIR_STOP;
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	4a0a      	ldr	r2, [pc, #40]	@ (80039d4 <Motor_Stop_All+0x144>)
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	4413      	add	r3, r2
 80039b0:	330e      	adds	r3, #14
 80039b2:	2200      	movs	r2, #0
 80039b4:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	3301      	adds	r3, #1
 80039ba:	71fb      	strb	r3, [r7, #7]
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	2b03      	cmp	r3, #3
 80039c0:	f67f af6c 	bls.w	800389c <Motor_Stop_All+0xc>
        }
    }
}
 80039c4:	bf00      	nop
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	2000079c 	.word	0x2000079c

080039d8 <speed_to_duty_motor>:
  * @brief  Convert speed percentage to PWM duty cycle for specific motor
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval PWM duty cycle value (motor-specific maximum)
  */
static uint16_t speed_to_duty_motor(uint8_t motor_id, int16_t speed) {
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	460a      	mov	r2, r1
 80039e2:	71fb      	strb	r3, [r7, #7]
 80039e4:	4613      	mov	r3, r2
 80039e6:	80bb      	strh	r3, [r7, #4]
    // Clamp speed to valid range
    if (speed > 100) speed = 100;
 80039e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80039ec:	2b64      	cmp	r3, #100	@ 0x64
 80039ee:	dd01      	ble.n	80039f4 <speed_to_duty_motor+0x1c>
 80039f0:	2364      	movs	r3, #100	@ 0x64
 80039f2:	80bb      	strh	r3, [r7, #4]
    if (speed < -100) speed = -100;
 80039f4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80039f8:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80039fc:	da02      	bge.n	8003a04 <speed_to_duty_motor+0x2c>
 80039fe:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 8003a02:	80bb      	strh	r3, [r7, #4]

    // Get absolute value
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 8003a04:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bfb8      	it	lt
 8003a0c:	425b      	neglt	r3, r3
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	81fb      	strh	r3, [r7, #14]

    // Get PWM maximum for specific motor
    uint16_t pwm_max = (motor_id == MOTOR_1) ? MOTOR_1_PWM_MAX : MOTOR_PWM_MAX;
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d102      	bne.n	8003a1e <speed_to_duty_motor+0x46>
 8003a18:	f242 036b 	movw	r3, #8299	@ 0x206b
 8003a1c:	e001      	b.n	8003a22 <speed_to_duty_motor+0x4a>
 8003a1e:	f241 0367 	movw	r3, #4199	@ 0x1067
 8003a22:	81bb      	strh	r3, [r7, #12]

    // Convert to duty cycle (0-motor_specific_max)
    return (uint16_t)((abs_speed * pwm_max) / 100);
 8003a24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a28:	89ba      	ldrh	r2, [r7, #12]
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	4a06      	ldr	r2, [pc, #24]	@ (8003a48 <speed_to_duty_motor+0x70>)
 8003a30:	fb82 1203 	smull	r1, r2, r2, r3
 8003a34:	1152      	asrs	r2, r2, #5
 8003a36:	17db      	asrs	r3, r3, #31
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	b29b      	uxth	r3, r3
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	51eb851f 	.word	0x51eb851f

08003a4c <Motor_SetSpeed>:
  * @brief  Set motor speed and direction
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval None
  */
void Motor_SetSpeed(uint8_t motor_id, int16_t speed) {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	460a      	mov	r2, r1
 8003a56:	71fb      	strb	r3, [r7, #7]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	80bb      	strh	r3, [r7, #4]
    if (motor_id >= MOTOR_COUNT || !motors[motor_id].is_initialized) {
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	f200 82a8 	bhi.w	8003fb4 <Motor_SetSpeed+0x568>
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	4a8f      	ldr	r2, [pc, #572]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	4413      	add	r3, r2
 8003a6c:	330f      	adds	r3, #15
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	f083 0301 	eor.w	r3, r3, #1
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f040 829c 	bne.w	8003fb4 <Motor_SetSpeed+0x568>
        return;
    }

    uint16_t duty = speed_to_duty_motor(motor_id, speed);
 8003a7c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	4611      	mov	r1, r2
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff ffa7 	bl	80039d8 <speed_to_duty_motor>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	81fb      	strh	r3, [r7, #14]

    // Polarity based on user's observation: Invert previous logic
    bool is_left_motor = (motor_id == MOTOR_2 || motor_id == MOTOR_4);
 8003a8e:	79fb      	ldrb	r3, [r7, #7]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d002      	beq.n	8003a9a <Motor_SetSpeed+0x4e>
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d101      	bne.n	8003a9e <Motor_SetSpeed+0x52>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <Motor_SetSpeed+0x54>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	737b      	strb	r3, [r7, #13]
 8003aa2:	7b7b      	ldrb	r3, [r7, #13]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	737b      	strb	r3, [r7, #13]

    if (speed > 0) { // MAJU (sekarang akan memutar motor ke arah yang sebelumnya mundur)
 8003aaa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f340 80fa 	ble.w	8003ca8 <Motor_SetSpeed+0x25c>
        motors[motor_id].direction = MOTOR_DIR_FORWARD;
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	4a7b      	ldr	r2, [pc, #492]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	4413      	add	r3, r2
 8003abc:	330e      	adds	r3, #14
 8003abe:	2201      	movs	r2, #1
 8003ac0:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8003ac2:	7b7b      	ldrb	r3, [r7, #13]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d076      	beq.n	8003bb6 <Motor_SetSpeed+0x16a>
            // Motor Kiri Maju = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	4a76      	ldr	r2, [pc, #472]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	4413      	add	r3, r2
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d108      	bne.n	8003aea <Motor_SetSpeed+0x9e>
 8003ad8:	79fb      	ldrb	r3, [r7, #7]
 8003ada:	4a72      	ldr	r2, [pc, #456]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003adc:	011b      	lsls	r3, r3, #4
 8003ade:	4413      	add	r3, r2
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	89fa      	ldrh	r2, [r7, #14]
 8003ae6:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ae8:	e029      	b.n	8003b3e <Motor_SetSpeed+0xf2>
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	4a6d      	ldr	r2, [pc, #436]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	4413      	add	r3, r2
 8003af2:	3304      	adds	r3, #4
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b04      	cmp	r3, #4
 8003af8:	d108      	bne.n	8003b0c <Motor_SetSpeed+0xc0>
 8003afa:	79fb      	ldrb	r3, [r7, #7]
 8003afc:	4a69      	ldr	r2, [pc, #420]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	4413      	add	r3, r2
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	89fb      	ldrh	r3, [r7, #14]
 8003b08:	6393      	str	r3, [r2, #56]	@ 0x38
 8003b0a:	e018      	b.n	8003b3e <Motor_SetSpeed+0xf2>
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	4a65      	ldr	r2, [pc, #404]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	4413      	add	r3, r2
 8003b14:	3304      	adds	r3, #4
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d108      	bne.n	8003b2e <Motor_SetSpeed+0xe2>
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
 8003b1e:	4a61      	ldr	r2, [pc, #388]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	4413      	add	r3, r2
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	89fb      	ldrh	r3, [r7, #14]
 8003b2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003b2c:	e007      	b.n	8003b3e <Motor_SetSpeed+0xf2>
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	4a5c      	ldr	r2, [pc, #368]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b32:	011b      	lsls	r3, r3, #4
 8003b34:	4413      	add	r3, r2
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	89fb      	ldrh	r3, [r7, #14]
 8003b3c:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	4a58      	ldr	r2, [pc, #352]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	4413      	add	r3, r2
 8003b46:	3308      	adds	r3, #8
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d108      	bne.n	8003b60 <Motor_SetSpeed+0x114>
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	4a54      	ldr	r2, [pc, #336]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b52:	011b      	lsls	r3, r3, #4
 8003b54:	4413      	add	r3, r2
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b5e:	e220      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003b60:	79fb      	ldrb	r3, [r7, #7]
 8003b62:	4a50      	ldr	r2, [pc, #320]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	4413      	add	r3, r2
 8003b68:	3308      	adds	r3, #8
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d108      	bne.n	8003b82 <Motor_SetSpeed+0x136>
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	4a4c      	ldr	r2, [pc, #304]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	4413      	add	r3, r2
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	6393      	str	r3, [r2, #56]	@ 0x38
 8003b80:	e20f      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003b82:	79fb      	ldrb	r3, [r7, #7]
 8003b84:	4a47      	ldr	r2, [pc, #284]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	4413      	add	r3, r2
 8003b8a:	3308      	adds	r3, #8
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	d108      	bne.n	8003ba4 <Motor_SetSpeed+0x158>
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	4a43      	ldr	r2, [pc, #268]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	4413      	add	r3, r2
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003ba2:	e1fe      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	4a3f      	ldr	r2, [pc, #252]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	4413      	add	r3, r2
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bb4:	e1f5      	b.n	8003fa2 <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Maju = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	4413      	add	r3, r2
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d108      	bne.n	8003bd8 <Motor_SetSpeed+0x18c>
 8003bc6:	79fb      	ldrb	r3, [r7, #7]
 8003bc8:	4a36      	ldr	r2, [pc, #216]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003bca:	011b      	lsls	r3, r3, #4
 8003bcc:	4413      	add	r3, r2
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8003bd6:	e029      	b.n	8003c2c <Motor_SetSpeed+0x1e0>
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	4a32      	ldr	r2, [pc, #200]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	4413      	add	r3, r2
 8003be0:	3304      	adds	r3, #4
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d108      	bne.n	8003bfa <Motor_SetSpeed+0x1ae>
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	4a2e      	ldr	r2, [pc, #184]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003bec:	011b      	lsls	r3, r3, #4
 8003bee:	4413      	add	r3, r2
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	6393      	str	r3, [r2, #56]	@ 0x38
 8003bf8:	e018      	b.n	8003c2c <Motor_SetSpeed+0x1e0>
 8003bfa:	79fb      	ldrb	r3, [r7, #7]
 8003bfc:	4a29      	ldr	r2, [pc, #164]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003bfe:	011b      	lsls	r3, r3, #4
 8003c00:	4413      	add	r3, r2
 8003c02:	3304      	adds	r3, #4
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d108      	bne.n	8003c1c <Motor_SetSpeed+0x1d0>
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	4a25      	ldr	r2, [pc, #148]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	4413      	add	r3, r2
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	2300      	movs	r3, #0
 8003c18:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003c1a:	e007      	b.n	8003c2c <Motor_SetSpeed+0x1e0>
 8003c1c:	79fb      	ldrb	r3, [r7, #7]
 8003c1e:	4a21      	ldr	r2, [pc, #132]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c20:	011b      	lsls	r3, r3, #4
 8003c22:	4413      	add	r3, r2
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	4413      	add	r3, r2
 8003c34:	3308      	adds	r3, #8
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d108      	bne.n	8003c4e <Motor_SetSpeed+0x202>
 8003c3c:	79fb      	ldrb	r3, [r7, #7]
 8003c3e:	4a19      	ldr	r2, [pc, #100]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	4413      	add	r3, r2
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	89fa      	ldrh	r2, [r7, #14]
 8003c4a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c4c:	e1a9      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	4a14      	ldr	r2, [pc, #80]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	4413      	add	r3, r2
 8003c56:	3308      	adds	r3, #8
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d108      	bne.n	8003c70 <Motor_SetSpeed+0x224>
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	4a10      	ldr	r2, [pc, #64]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	4413      	add	r3, r2
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	89fb      	ldrh	r3, [r7, #14]
 8003c6c:	6393      	str	r3, [r2, #56]	@ 0x38
 8003c6e:	e198      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003c70:	79fb      	ldrb	r3, [r7, #7]
 8003c72:	4a0c      	ldr	r2, [pc, #48]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	4413      	add	r3, r2
 8003c78:	3308      	adds	r3, #8
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d108      	bne.n	8003c92 <Motor_SetSpeed+0x246>
 8003c80:	79fb      	ldrb	r3, [r7, #7]
 8003c82:	4a08      	ldr	r2, [pc, #32]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	4413      	add	r3, r2
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	89fb      	ldrh	r3, [r7, #14]
 8003c8e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003c90:	e187      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003c92:	79fb      	ldrb	r3, [r7, #7]
 8003c94:	4a03      	ldr	r2, [pc, #12]	@ (8003ca4 <Motor_SetSpeed+0x258>)
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	4413      	add	r3, r2
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	89fb      	ldrh	r3, [r7, #14]
 8003ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ca2:	e17e      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003ca4:	2000079c 	.word	0x2000079c
        }
    }
    else if (speed < 0) { // MUNDUR (sekarang akan memutar motor ke arah yang sebelumnya maju)
 8003ca8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f280 80f8 	bge.w	8003ea2 <Motor_SetSpeed+0x456>
        motors[motor_id].direction = MOTOR_DIR_REVERSE;
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	4a98      	ldr	r2, [pc, #608]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	4413      	add	r3, r2
 8003cba:	330e      	adds	r3, #14
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8003cc0:	7b7b      	ldrb	r3, [r7, #13]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d076      	beq.n	8003db4 <Motor_SetSpeed+0x368>
            // Motor Kiri Mundur = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8003cc6:	79fb      	ldrb	r3, [r7, #7]
 8003cc8:	4a93      	ldr	r2, [pc, #588]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	4413      	add	r3, r2
 8003cce:	3304      	adds	r3, #4
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d108      	bne.n	8003ce8 <Motor_SetSpeed+0x29c>
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	4a8f      	ldr	r2, [pc, #572]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	4413      	add	r3, r2
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ce6:	e029      	b.n	8003d3c <Motor_SetSpeed+0x2f0>
 8003ce8:	79fb      	ldrb	r3, [r7, #7]
 8003cea:	4a8b      	ldr	r2, [pc, #556]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	4413      	add	r3, r2
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b04      	cmp	r3, #4
 8003cf6:	d108      	bne.n	8003d0a <Motor_SetSpeed+0x2be>
 8003cf8:	79fb      	ldrb	r3, [r7, #7]
 8003cfa:	4a87      	ldr	r2, [pc, #540]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	4413      	add	r3, r2
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	2300      	movs	r3, #0
 8003d06:	6393      	str	r3, [r2, #56]	@ 0x38
 8003d08:	e018      	b.n	8003d3c <Motor_SetSpeed+0x2f0>
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	4a82      	ldr	r2, [pc, #520]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	4413      	add	r3, r2
 8003d12:	3304      	adds	r3, #4
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d108      	bne.n	8003d2c <Motor_SetSpeed+0x2e0>
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	4a7e      	ldr	r2, [pc, #504]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	4413      	add	r3, r2
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	2300      	movs	r3, #0
 8003d28:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003d2a:	e007      	b.n	8003d3c <Motor_SetSpeed+0x2f0>
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	4a7a      	ldr	r2, [pc, #488]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d30:	011b      	lsls	r3, r3, #4
 8003d32:	4413      	add	r3, r2
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	2300      	movs	r3, #0
 8003d3a:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	4a76      	ldr	r2, [pc, #472]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	4413      	add	r3, r2
 8003d44:	3308      	adds	r3, #8
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d108      	bne.n	8003d5e <Motor_SetSpeed+0x312>
 8003d4c:	79fb      	ldrb	r3, [r7, #7]
 8003d4e:	4a72      	ldr	r2, [pc, #456]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d50:	011b      	lsls	r3, r3, #4
 8003d52:	4413      	add	r3, r2
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	89fa      	ldrh	r2, [r7, #14]
 8003d5a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d5c:	e121      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	4a6d      	ldr	r2, [pc, #436]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	4413      	add	r3, r2
 8003d66:	3308      	adds	r3, #8
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d108      	bne.n	8003d80 <Motor_SetSpeed+0x334>
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	4a69      	ldr	r2, [pc, #420]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	4413      	add	r3, r2
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	89fb      	ldrh	r3, [r7, #14]
 8003d7c:	6393      	str	r3, [r2, #56]	@ 0x38
 8003d7e:	e110      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	4a65      	ldr	r2, [pc, #404]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	4413      	add	r3, r2
 8003d88:	3308      	adds	r3, #8
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d108      	bne.n	8003da2 <Motor_SetSpeed+0x356>
 8003d90:	79fb      	ldrb	r3, [r7, #7]
 8003d92:	4a61      	ldr	r2, [pc, #388]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	4413      	add	r3, r2
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	89fb      	ldrh	r3, [r7, #14]
 8003d9e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003da0:	e0ff      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	4a5c      	ldr	r2, [pc, #368]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003da6:	011b      	lsls	r3, r3, #4
 8003da8:	4413      	add	r3, r2
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	89fb      	ldrh	r3, [r7, #14]
 8003db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003db2:	e0f6      	b.n	8003fa2 <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Mundur = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8003db4:	79fb      	ldrb	r3, [r7, #7]
 8003db6:	4a58      	ldr	r2, [pc, #352]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003db8:	011b      	lsls	r3, r3, #4
 8003dba:	4413      	add	r3, r2
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d108      	bne.n	8003dd6 <Motor_SetSpeed+0x38a>
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	4a54      	ldr	r2, [pc, #336]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	4413      	add	r3, r2
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	89fa      	ldrh	r2, [r7, #14]
 8003dd2:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dd4:	e029      	b.n	8003e2a <Motor_SetSpeed+0x3de>
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
 8003dd8:	4a4f      	ldr	r2, [pc, #316]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	4413      	add	r3, r2
 8003dde:	3304      	adds	r3, #4
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	d108      	bne.n	8003df8 <Motor_SetSpeed+0x3ac>
 8003de6:	79fb      	ldrb	r3, [r7, #7]
 8003de8:	4a4b      	ldr	r2, [pc, #300]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	4413      	add	r3, r2
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	89fb      	ldrh	r3, [r7, #14]
 8003df4:	6393      	str	r3, [r2, #56]	@ 0x38
 8003df6:	e018      	b.n	8003e2a <Motor_SetSpeed+0x3de>
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	4a47      	ldr	r2, [pc, #284]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	4413      	add	r3, r2
 8003e00:	3304      	adds	r3, #4
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d108      	bne.n	8003e1a <Motor_SetSpeed+0x3ce>
 8003e08:	79fb      	ldrb	r3, [r7, #7]
 8003e0a:	4a43      	ldr	r2, [pc, #268]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	4413      	add	r3, r2
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	89fb      	ldrh	r3, [r7, #14]
 8003e16:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003e18:	e007      	b.n	8003e2a <Motor_SetSpeed+0x3de>
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	4a3e      	ldr	r2, [pc, #248]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	4413      	add	r3, r2
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	89fb      	ldrh	r3, [r7, #14]
 8003e28:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8003e2a:	79fb      	ldrb	r3, [r7, #7]
 8003e2c:	4a3a      	ldr	r2, [pc, #232]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	4413      	add	r3, r2
 8003e32:	3308      	adds	r3, #8
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d108      	bne.n	8003e4c <Motor_SetSpeed+0x400>
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	4a36      	ldr	r2, [pc, #216]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	4413      	add	r3, r2
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2200      	movs	r2, #0
 8003e48:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e4a:	e0aa      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003e4c:	79fb      	ldrb	r3, [r7, #7]
 8003e4e:	4a32      	ldr	r2, [pc, #200]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	4413      	add	r3, r2
 8003e54:	3308      	adds	r3, #8
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d108      	bne.n	8003e6e <Motor_SetSpeed+0x422>
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	4a2e      	ldr	r2, [pc, #184]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	4413      	add	r3, r2
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	2300      	movs	r3, #0
 8003e6a:	6393      	str	r3, [r2, #56]	@ 0x38
 8003e6c:	e099      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003e6e:	79fb      	ldrb	r3, [r7, #7]
 8003e70:	4a29      	ldr	r2, [pc, #164]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	4413      	add	r3, r2
 8003e76:	3308      	adds	r3, #8
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d108      	bne.n	8003e90 <Motor_SetSpeed+0x444>
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	4a25      	ldr	r2, [pc, #148]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e82:	011b      	lsls	r3, r3, #4
 8003e84:	4413      	add	r3, r2
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003e8e:	e088      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	4a21      	ldr	r2, [pc, #132]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003e94:	011b      	lsls	r3, r3, #4
 8003e96:	4413      	add	r3, r2
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ea0:	e07f      	b.n	8003fa2 <Motor_SetSpeed+0x556>
        }
    }
    else { // BERHENTI
        motors[motor_id].direction = MOTOR_DIR_STOP;
 8003ea2:	79fb      	ldrb	r3, [r7, #7]
 8003ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	4413      	add	r3, r2
 8003eaa:	330e      	adds	r3, #14
 8003eac:	2200      	movs	r2, #0
 8003eae:	701a      	strb	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	4a19      	ldr	r2, [pc, #100]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3304      	adds	r3, #4
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d108      	bne.n	8003ed2 <Motor_SetSpeed+0x486>
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	4a15      	ldr	r2, [pc, #84]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	4413      	add	r3, r2
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ed0:	e02c      	b.n	8003f2c <Motor_SetSpeed+0x4e0>
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
 8003ed4:	4a10      	ldr	r2, [pc, #64]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	4413      	add	r3, r2
 8003eda:	3304      	adds	r3, #4
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d108      	bne.n	8003ef4 <Motor_SetSpeed+0x4a8>
 8003ee2:	79fb      	ldrb	r3, [r7, #7]
 8003ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	4413      	add	r3, r2
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	6393      	str	r3, [r2, #56]	@ 0x38
 8003ef2:	e01b      	b.n	8003f2c <Motor_SetSpeed+0x4e0>
 8003ef4:	79fb      	ldrb	r3, [r7, #7]
 8003ef6:	4a08      	ldr	r2, [pc, #32]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	4413      	add	r3, r2
 8003efc:	3304      	adds	r3, #4
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d10b      	bne.n	8003f1c <Motor_SetSpeed+0x4d0>
 8003f04:	79fb      	ldrb	r3, [r7, #7]
 8003f06:	4a04      	ldr	r2, [pc, #16]	@ (8003f18 <Motor_SetSpeed+0x4cc>)
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	4413      	add	r3, r2
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	2300      	movs	r3, #0
 8003f12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003f14:	e00a      	b.n	8003f2c <Motor_SetSpeed+0x4e0>
 8003f16:	bf00      	nop
 8003f18:	2000079c 	.word	0x2000079c
 8003f1c:	79fb      	ldrb	r3, [r7, #7]
 8003f1e:	4a27      	ldr	r2, [pc, #156]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	4413      	add	r3, r2
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	2300      	movs	r3, #0
 8003f2a:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8003f2c:	79fb      	ldrb	r3, [r7, #7]
 8003f2e:	4a23      	ldr	r2, [pc, #140]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	4413      	add	r3, r2
 8003f34:	3308      	adds	r3, #8
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d108      	bne.n	8003f4e <Motor_SetSpeed+0x502>
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	4413      	add	r3, r2
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f4c:	e029      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003f4e:	79fb      	ldrb	r3, [r7, #7]
 8003f50:	4a1a      	ldr	r2, [pc, #104]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	3308      	adds	r3, #8
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d108      	bne.n	8003f70 <Motor_SetSpeed+0x524>
 8003f5e:	79fb      	ldrb	r3, [r7, #7]
 8003f60:	4a16      	ldr	r2, [pc, #88]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	4413      	add	r3, r2
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	6393      	str	r3, [r2, #56]	@ 0x38
 8003f6e:	e018      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003f70:	79fb      	ldrb	r3, [r7, #7]
 8003f72:	4a12      	ldr	r2, [pc, #72]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f74:	011b      	lsls	r3, r3, #4
 8003f76:	4413      	add	r3, r2
 8003f78:	3308      	adds	r3, #8
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d108      	bne.n	8003f92 <Motor_SetSpeed+0x546>
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	4a0e      	ldr	r2, [pc, #56]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	4413      	add	r3, r2
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003f90:	e007      	b.n	8003fa2 <Motor_SetSpeed+0x556>
 8003f92:	79fb      	ldrb	r3, [r7, #7]
 8003f94:	4a09      	ldr	r2, [pc, #36]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	4413      	add	r3, r2
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	6413      	str	r3, [r2, #64]	@ 0x40
    }

    motors[motor_id].current_speed = speed;
 8003fa2:	79fb      	ldrb	r3, [r7, #7]
 8003fa4:	88b9      	ldrh	r1, [r7, #4]
 8003fa6:	4a05      	ldr	r2, [pc, #20]	@ (8003fbc <Motor_SetSpeed+0x570>)
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	4413      	add	r3, r2
 8003fac:	330c      	adds	r3, #12
 8003fae:	460a      	mov	r2, r1
 8003fb0:	801a      	strh	r2, [r3, #0]
 8003fb2:	e000      	b.n	8003fb6 <Motor_SetSpeed+0x56a>
        return;
 8003fb4:	bf00      	nop
}
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	2000079c 	.word	0x2000079c

08003fc0 <Motor_Forward>:
/**
  * @brief  Move robot forward
  * @param  speed: Speed percentage (0-100)
  * @retval None
  */
void Motor_Forward(uint8_t speed) {
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	2b64      	cmp	r3, #100	@ 0x64
 8003fce:	d901      	bls.n	8003fd4 <Motor_Forward+0x14>
 8003fd0:	2364      	movs	r3, #100	@ 0x64
 8003fd2:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	73fb      	strb	r3, [r7, #15]
 8003fd8:	e009      	b.n	8003fee <Motor_Forward+0x2e>
        Motor_SetSpeed(i, speed);
 8003fda:	79fb      	ldrb	r3, [r7, #7]
 8003fdc:	b21a      	sxth	r2, r3
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	4611      	mov	r1, r2
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7ff fd32 	bl	8003a4c <Motor_SetSpeed>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	3301      	adds	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
 8003fee:	7bfb      	ldrb	r3, [r7, #15]
 8003ff0:	2b03      	cmp	r3, #3
 8003ff2:	d9f2      	bls.n	8003fda <Motor_Forward+0x1a>
    }
}
 8003ff4:	bf00      	nop
 8003ff6:	bf00      	nop
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <Motor_Reverse>:
/**
  * @brief  Move robot backward
  * @param  speed: Speed percentage (0-100)
  * @retval None
  */
void Motor_Reverse(uint8_t speed) {
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b084      	sub	sp, #16
 8004002:	af00      	add	r7, sp, #0
 8004004:	4603      	mov	r3, r0
 8004006:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8004008:	79fb      	ldrb	r3, [r7, #7]
 800400a:	2b64      	cmp	r3, #100	@ 0x64
 800400c:	d901      	bls.n	8004012 <Motor_Reverse+0x14>
 800400e:	2364      	movs	r3, #100	@ 0x64
 8004010:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004012:	2300      	movs	r3, #0
 8004014:	73fb      	strb	r3, [r7, #15]
 8004016:	e00c      	b.n	8004032 <Motor_Reverse+0x34>
        Motor_SetSpeed(i, -speed);
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	b29b      	uxth	r3, r3
 800401c:	425b      	negs	r3, r3
 800401e:	b29b      	uxth	r3, r3
 8004020:	b21a      	sxth	r2, r3
 8004022:	7bfb      	ldrb	r3, [r7, #15]
 8004024:	4611      	mov	r1, r2
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff fd10 	bl	8003a4c <Motor_SetSpeed>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800402c:	7bfb      	ldrb	r3, [r7, #15]
 800402e:	3301      	adds	r3, #1
 8004030:	73fb      	strb	r3, [r7, #15]
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	2b03      	cmp	r3, #3
 8004036:	d9ef      	bls.n	8004018 <Motor_Reverse+0x1a>
    }
}
 8004038:	bf00      	nop
 800403a:	bf00      	nop
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <Motor_Rotate_Left>:
  * @brief  Rotate robot in place (spin left)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  * @note   Left motors reverse, Right motors forward
  */
void Motor_Rotate_Left(uint8_t speed) {
 8004042:	b580      	push	{r7, lr}
 8004044:	b082      	sub	sp, #8
 8004046:	af00      	add	r7, sp, #0
 8004048:	4603      	mov	r3, r0
 800404a:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 800404c:	79fb      	ldrb	r3, [r7, #7]
 800404e:	2b64      	cmp	r3, #100	@ 0x64
 8004050:	d901      	bls.n	8004056 <Motor_Rotate_Left+0x14>
 8004052:	2364      	movs	r3, #100	@ 0x64
 8004054:	71fb      	strb	r3, [r7, #7]

    // Right side forward
    Motor_SetSpeed(MOTOR_1, speed);
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	b21b      	sxth	r3, r3
 800405a:	4619      	mov	r1, r3
 800405c:	2000      	movs	r0, #0
 800405e:	f7ff fcf5 	bl	8003a4c <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, speed);
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	b21b      	sxth	r3, r3
 8004066:	4619      	mov	r1, r3
 8004068:	2002      	movs	r0, #2
 800406a:	f7ff fcef 	bl	8003a4c <Motor_SetSpeed>

    // Left side reverse
    Motor_SetSpeed(MOTOR_2, -speed);
 800406e:	79fb      	ldrb	r3, [r7, #7]
 8004070:	b29b      	uxth	r3, r3
 8004072:	425b      	negs	r3, r3
 8004074:	b29b      	uxth	r3, r3
 8004076:	b21b      	sxth	r3, r3
 8004078:	4619      	mov	r1, r3
 800407a:	2001      	movs	r0, #1
 800407c:	f7ff fce6 	bl	8003a4c <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, -speed);
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	b29b      	uxth	r3, r3
 8004084:	425b      	negs	r3, r3
 8004086:	b29b      	uxth	r3, r3
 8004088:	b21b      	sxth	r3, r3
 800408a:	4619      	mov	r1, r3
 800408c:	2003      	movs	r0, #3
 800408e:	f7ff fcdd 	bl	8003a4c <Motor_SetSpeed>
}
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <Motor_Rotate_Right>:
/**
  * @brief  Rotate robot in place (spin right)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  */
void Motor_Rotate_Right(uint8_t speed) {
 800409a:	b580      	push	{r7, lr}
 800409c:	b082      	sub	sp, #8
 800409e:	af00      	add	r7, sp, #0
 80040a0:	4603      	mov	r3, r0
 80040a2:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 80040a4:	79fb      	ldrb	r3, [r7, #7]
 80040a6:	2b64      	cmp	r3, #100	@ 0x64
 80040a8:	d901      	bls.n	80040ae <Motor_Rotate_Right+0x14>
 80040aa:	2364      	movs	r3, #100	@ 0x64
 80040ac:	71fb      	strb	r3, [r7, #7]

    // Left side forward
    Motor_SetSpeed(MOTOR_2, speed);
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	b21b      	sxth	r3, r3
 80040b2:	4619      	mov	r1, r3
 80040b4:	2001      	movs	r0, #1
 80040b6:	f7ff fcc9 	bl	8003a4c <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, speed);
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	b21b      	sxth	r3, r3
 80040be:	4619      	mov	r1, r3
 80040c0:	2003      	movs	r0, #3
 80040c2:	f7ff fcc3 	bl	8003a4c <Motor_SetSpeed>

    // Right side reverse
    Motor_SetSpeed(MOTOR_1, -speed);
 80040c6:	79fb      	ldrb	r3, [r7, #7]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	425b      	negs	r3, r3
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	b21b      	sxth	r3, r3
 80040d0:	4619      	mov	r1, r3
 80040d2:	2000      	movs	r0, #0
 80040d4:	f7ff fcba 	bl	8003a4c <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, -speed);
 80040d8:	79fb      	ldrb	r3, [r7, #7]
 80040da:	b29b      	uxth	r3, r3
 80040dc:	425b      	negs	r3, r3
 80040de:	b29b      	uxth	r3, r3
 80040e0:	b21b      	sxth	r3, r3
 80040e2:	4619      	mov	r1, r3
 80040e4:	2002      	movs	r0, #2
 80040e6:	f7ff fcb1 	bl	8003a4c <Motor_SetSpeed>
}
 80040ea:	bf00      	nop
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b088      	sub	sp, #32
 80040f6:	af04      	add	r7, sp, #16
 80040f8:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 80040fa:	2364      	movs	r3, #100	@ 0x64
 80040fc:	9302      	str	r3, [sp, #8]
 80040fe:	2301      	movs	r3, #1
 8004100:	9301      	str	r3, [sp, #4]
 8004102:	f107 030f 	add.w	r3, r7, #15
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	2301      	movs	r3, #1
 800410a:	2275      	movs	r2, #117	@ 0x75
 800410c:	21d0      	movs	r1, #208	@ 0xd0
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f001 fd1e 	bl	8005b50 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8004114:	7bfb      	ldrb	r3, [r7, #15]
 8004116:	2b68      	cmp	r3, #104	@ 0x68
 8004118:	d13d      	bne.n	8004196 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800411e:	2364      	movs	r3, #100	@ 0x64
 8004120:	9302      	str	r3, [sp, #8]
 8004122:	2301      	movs	r3, #1
 8004124:	9301      	str	r3, [sp, #4]
 8004126:	f107 030e 	add.w	r3, r7, #14
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	2301      	movs	r3, #1
 800412e:	226b      	movs	r2, #107	@ 0x6b
 8004130:	21d0      	movs	r1, #208	@ 0xd0
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f001 fc12 	bl	800595c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8004138:	2307      	movs	r3, #7
 800413a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800413c:	2364      	movs	r3, #100	@ 0x64
 800413e:	9302      	str	r3, [sp, #8]
 8004140:	2301      	movs	r3, #1
 8004142:	9301      	str	r3, [sp, #4]
 8004144:	f107 030e 	add.w	r3, r7, #14
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	2301      	movs	r3, #1
 800414c:	2219      	movs	r2, #25
 800414e:	21d0      	movs	r1, #208	@ 0xd0
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f001 fc03 	bl	800595c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8004156:	2300      	movs	r3, #0
 8004158:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800415a:	2364      	movs	r3, #100	@ 0x64
 800415c:	9302      	str	r3, [sp, #8]
 800415e:	2301      	movs	r3, #1
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	f107 030e 	add.w	r3, r7, #14
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	2301      	movs	r3, #1
 800416a:	221c      	movs	r2, #28
 800416c:	21d0      	movs	r1, #208	@ 0xd0
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f001 fbf4 	bl	800595c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8004174:	2300      	movs	r3, #0
 8004176:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8004178:	2364      	movs	r3, #100	@ 0x64
 800417a:	9302      	str	r3, [sp, #8]
 800417c:	2301      	movs	r3, #1
 800417e:	9301      	str	r3, [sp, #4]
 8004180:	f107 030e 	add.w	r3, r7, #14
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	2301      	movs	r3, #1
 8004188:	221b      	movs	r2, #27
 800418a:	21d0      	movs	r1, #208	@ 0xd0
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f001 fbe5 	bl	800595c <HAL_I2C_Mem_Write>
        return 0;
 8004192:	2300      	movs	r3, #0
 8004194:	e000      	b.n	8004198 <MPU6050_Init+0xa6>
    }
    return 1;
 8004196:	2301      	movs	r3, #1
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 80041a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041a4:	b094      	sub	sp, #80	@ 0x50
 80041a6:	af04      	add	r7, sp, #16
 80041a8:	6078      	str	r0, [r7, #4]
 80041aa:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 80041ac:	2364      	movs	r3, #100	@ 0x64
 80041ae:	9302      	str	r3, [sp, #8]
 80041b0:	230e      	movs	r3, #14
 80041b2:	9301      	str	r3, [sp, #4]
 80041b4:	f107 0308 	add.w	r3, r7, #8
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	2301      	movs	r3, #1
 80041bc:	223b      	movs	r2, #59	@ 0x3b
 80041be:	21d0      	movs	r1, #208	@ 0xd0
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f001 fcc5 	bl	8005b50 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 80041c6:	7a3b      	ldrb	r3, [r7, #8]
 80041c8:	b21b      	sxth	r3, r3
 80041ca:	021b      	lsls	r3, r3, #8
 80041cc:	b21a      	sxth	r2, r3
 80041ce:	7a7b      	ldrb	r3, [r7, #9]
 80041d0:	b21b      	sxth	r3, r3
 80041d2:	4313      	orrs	r3, r2
 80041d4:	b21a      	sxth	r2, r3
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 80041da:	7abb      	ldrb	r3, [r7, #10]
 80041dc:	b21b      	sxth	r3, r3
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	b21a      	sxth	r2, r3
 80041e2:	7afb      	ldrb	r3, [r7, #11]
 80041e4:	b21b      	sxth	r3, r3
 80041e6:	4313      	orrs	r3, r2
 80041e8:	b21a      	sxth	r2, r3
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 80041ee:	7b3b      	ldrb	r3, [r7, #12]
 80041f0:	b21b      	sxth	r3, r3
 80041f2:	021b      	lsls	r3, r3, #8
 80041f4:	b21a      	sxth	r2, r3
 80041f6:	7b7b      	ldrb	r3, [r7, #13]
 80041f8:	b21b      	sxth	r3, r3
 80041fa:	4313      	orrs	r3, r2
 80041fc:	b21a      	sxth	r2, r3
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8004202:	7bbb      	ldrb	r3, [r7, #14]
 8004204:	b21b      	sxth	r3, r3
 8004206:	021b      	lsls	r3, r3, #8
 8004208:	b21a      	sxth	r2, r3
 800420a:	7bfb      	ldrb	r3, [r7, #15]
 800420c:	b21b      	sxth	r3, r3
 800420e:	4313      	orrs	r3, r2
 8004210:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8004212:	7c3b      	ldrb	r3, [r7, #16]
 8004214:	b21b      	sxth	r3, r3
 8004216:	021b      	lsls	r3, r3, #8
 8004218:	b21a      	sxth	r2, r3
 800421a:	7c7b      	ldrb	r3, [r7, #17]
 800421c:	b21b      	sxth	r3, r3
 800421e:	4313      	orrs	r3, r2
 8004220:	b21a      	sxth	r2, r3
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8004226:	7cbb      	ldrb	r3, [r7, #18]
 8004228:	b21b      	sxth	r3, r3
 800422a:	021b      	lsls	r3, r3, #8
 800422c:	b21a      	sxth	r2, r3
 800422e:	7cfb      	ldrb	r3, [r7, #19]
 8004230:	b21b      	sxth	r3, r3
 8004232:	4313      	orrs	r3, r2
 8004234:	b21a      	sxth	r2, r3
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 800423a:	7d3b      	ldrb	r3, [r7, #20]
 800423c:	b21b      	sxth	r3, r3
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	b21a      	sxth	r2, r3
 8004242:	7d7b      	ldrb	r3, [r7, #21]
 8004244:	b21b      	sxth	r3, r3
 8004246:	4313      	orrs	r3, r2
 8004248:	b21a      	sxth	r2, r3
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004254:	4618      	mov	r0, r3
 8004256:	f7fc f965 	bl	8000524 <__aeabi_i2d>
 800425a:	f04f 0200 	mov.w	r2, #0
 800425e:	4bbe      	ldr	r3, [pc, #760]	@ (8004558 <MPU6050_Read_All+0x3b8>)
 8004260:	f7fc faf4 	bl	800084c <__aeabi_ddiv>
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	6839      	ldr	r1, [r7, #0]
 800426a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004274:	4618      	mov	r0, r3
 8004276:	f7fc f955 	bl	8000524 <__aeabi_i2d>
 800427a:	f04f 0200 	mov.w	r2, #0
 800427e:	4bb6      	ldr	r3, [pc, #728]	@ (8004558 <MPU6050_Read_All+0x3b8>)
 8004280:	f7fc fae4 	bl	800084c <__aeabi_ddiv>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	6839      	ldr	r1, [r7, #0]
 800428a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004294:	4618      	mov	r0, r3
 8004296:	f7fc f945 	bl	8000524 <__aeabi_i2d>
 800429a:	a3a9      	add	r3, pc, #676	@ (adr r3, 8004540 <MPU6050_Read_All+0x3a0>)
 800429c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a0:	f7fc fad4 	bl	800084c <__aeabi_ddiv>
 80042a4:	4602      	mov	r2, r0
 80042a6:	460b      	mov	r3, r1
 80042a8:	6839      	ldr	r1, [r7, #0]
 80042aa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 80042ae:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80042b2:	ee07 3a90 	vmov	s15, r3
 80042b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042ba:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 800455c <MPU6050_Read_All+0x3bc>
 80042be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80042c2:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8004560 <MPU6050_Read_All+0x3c0>
 80042c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fc f924 	bl	8000524 <__aeabi_i2d>
 80042dc:	a39a      	add	r3, pc, #616	@ (adr r3, 8004548 <MPU6050_Read_All+0x3a8>)
 80042de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e2:	f7fc fab3 	bl	800084c <__aeabi_ddiv>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	6839      	ldr	r1, [r7, #0]
 80042ec:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fc f914 	bl	8000524 <__aeabi_i2d>
 80042fc:	a392      	add	r3, pc, #584	@ (adr r3, 8004548 <MPU6050_Read_All+0x3a8>)
 80042fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004302:	f7fc faa3 	bl	800084c <__aeabi_ddiv>
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	6839      	ldr	r1, [r7, #0]
 800430c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8004316:	4618      	mov	r0, r3
 8004318:	f7fc f904 	bl	8000524 <__aeabi_i2d>
 800431c:	a38a      	add	r3, pc, #552	@ (adr r3, 8004548 <MPU6050_Read_All+0x3a8>)
 800431e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004322:	f7fc fa93 	bl	800084c <__aeabi_ddiv>
 8004326:	4602      	mov	r2, r0
 8004328:	460b      	mov	r3, r1
 800432a:	6839      	ldr	r1, [r7, #0]
 800432c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8004330:	f000 fed8 	bl	80050e4 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	4b8b      	ldr	r3, [pc, #556]	@ (8004564 <MPU6050_Read_All+0x3c4>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	4618      	mov	r0, r3
 800433e:	f7fc f8e1 	bl	8000504 <__aeabi_ui2d>
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	4b88      	ldr	r3, [pc, #544]	@ (8004568 <MPU6050_Read_All+0x3c8>)
 8004348:	f7fc fa80 	bl	800084c <__aeabi_ddiv>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8004354:	f000 fec6 	bl	80050e4 <HAL_GetTick>
 8004358:	4603      	mov	r3, r0
 800435a:	4a82      	ldr	r2, [pc, #520]	@ (8004564 <MPU6050_Read_All+0x3c4>)
 800435c:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004364:	461a      	mov	r2, r3
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	f9b3 3000 	ldrsh.w	r3, [r3]
 800436c:	fb03 f202 	mul.w	r2, r3, r2
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004376:	4619      	mov	r1, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800437e:	fb01 f303 	mul.w	r3, r1, r3
 8004382:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8004384:	4618      	mov	r0, r3
 8004386:	f7fc f8cd 	bl	8000524 <__aeabi_i2d>
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	ec43 2b10 	vmov	d0, r2, r3
 8004392:	f009 f9a5 	bl	800d6e0 <sqrt>
 8004396:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	f04f 0300 	mov.w	r3, #0
 80043a2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80043a6:	f7fc fb8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d11f      	bne.n	80043f0 <MPU6050_Read_All+0x250>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fc f8b4 	bl	8000524 <__aeabi_i2d>
 80043bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043c0:	f7fc fa44 	bl	800084c <__aeabi_ddiv>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	ec43 2b17 	vmov	d7, r2, r3
 80043cc:	eeb0 0a47 	vmov.f32	s0, s14
 80043d0:	eef0 0a67 	vmov.f32	s1, s15
 80043d4:	f009 f9b0 	bl	800d738 <atan>
 80043d8:	ec51 0b10 	vmov	r0, r1, d0
 80043dc:	a35c      	add	r3, pc, #368	@ (adr r3, 8004550 <MPU6050_Read_All+0x3b0>)
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	f7fc f909 	bl	80005f8 <__aeabi_dmul>
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80043ee:	e005      	b.n	80043fc <MPU6050_Read_All+0x25c>
    } else {
        roll = 0.0;
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004402:	425b      	negs	r3, r3
 8004404:	4618      	mov	r0, r3
 8004406:	f7fc f88d 	bl	8000524 <__aeabi_i2d>
 800440a:	4682      	mov	sl, r0
 800440c:	468b      	mov	fp, r1
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004414:	4618      	mov	r0, r3
 8004416:	f7fc f885 	bl	8000524 <__aeabi_i2d>
 800441a:	4602      	mov	r2, r0
 800441c:	460b      	mov	r3, r1
 800441e:	ec43 2b11 	vmov	d1, r2, r3
 8004422:	ec4b ab10 	vmov	d0, sl, fp
 8004426:	f009 f959 	bl	800d6dc <atan2>
 800442a:	ec51 0b10 	vmov	r0, r1, d0
 800442e:	a348      	add	r3, pc, #288	@ (adr r3, 8004550 <MPU6050_Read_All+0x3b0>)
 8004430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004434:	f7fc f8e0 	bl	80005f8 <__aeabi_dmul>
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8004440:	f04f 0200 	mov.w	r2, #0
 8004444:	4b49      	ldr	r3, [pc, #292]	@ (800456c <MPU6050_Read_All+0x3cc>)
 8004446:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800444a:	f7fc fb47 	bl	8000adc <__aeabi_dcmplt>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <MPU6050_Read_All+0x2ca>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800445a:	f04f 0200 	mov.w	r2, #0
 800445e:	4b44      	ldr	r3, [pc, #272]	@ (8004570 <MPU6050_Read_All+0x3d0>)
 8004460:	f7fc fb5a 	bl	8000b18 <__aeabi_dcmpgt>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d114      	bne.n	8004494 <MPU6050_Read_All+0x2f4>
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	4b40      	ldr	r3, [pc, #256]	@ (8004570 <MPU6050_Read_All+0x3d0>)
 8004470:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004474:	f7fc fb50 	bl	8000b18 <__aeabi_dcmpgt>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d015      	beq.n	80044aa <MPU6050_Read_All+0x30a>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8004484:	f04f 0200 	mov.w	r2, #0
 8004488:	4b38      	ldr	r3, [pc, #224]	@ (800456c <MPU6050_Read_All+0x3cc>)
 800448a:	f7fc fb27 	bl	8000adc <__aeabi_dcmplt>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00a      	beq.n	80044aa <MPU6050_Read_All+0x30a>
        KalmanY.angle = pitch;
 8004494:	4937      	ldr	r1, [pc, #220]	@ (8004574 <MPU6050_Read_All+0x3d4>)
 8004496:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800449a:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 800449e:	6839      	ldr	r1, [r7, #0]
 80044a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044a4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80044a8:	e014      	b.n	80044d4 <MPU6050_Read_All+0x334>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 80044b0:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 80044b4:	eeb0 1a47 	vmov.f32	s2, s14
 80044b8:	eef0 1a67 	vmov.f32	s3, s15
 80044bc:	ed97 0b06 	vldr	d0, [r7, #24]
 80044c0:	482c      	ldr	r0, [pc, #176]	@ (8004574 <MPU6050_Read_All+0x3d4>)
 80044c2:	f000 f85b 	bl	800457c <Kalman_getAngle>
 80044c6:	eeb0 7a40 	vmov.f32	s14, s0
 80044ca:	eef0 7a60 	vmov.f32	s15, s1
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80044da:	4690      	mov	r8, r2
 80044dc:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	4b22      	ldr	r3, [pc, #136]	@ (8004570 <MPU6050_Read_All+0x3d0>)
 80044e6:	4640      	mov	r0, r8
 80044e8:	4649      	mov	r1, r9
 80044ea:	f7fc fb15 	bl	8000b18 <__aeabi_dcmpgt>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <MPU6050_Read_All+0x366>
        DataStruct->Gx = -DataStruct->Gx;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80044fa:	4614      	mov	r4, r2
 80044fc:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 800450c:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8004510:	eeb0 1a47 	vmov.f32	s2, s14
 8004514:	eef0 1a67 	vmov.f32	s3, s15
 8004518:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800451c:	4816      	ldr	r0, [pc, #88]	@ (8004578 <MPU6050_Read_All+0x3d8>)
 800451e:	f000 f82d 	bl	800457c <Kalman_getAngle>
 8004522:	eeb0 7a40 	vmov.f32	s14, s0
 8004526:	eef0 7a60 	vmov.f32	s15, s1
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48

}
 8004530:	bf00      	nop
 8004532:	3740      	adds	r7, #64	@ 0x40
 8004534:	46bd      	mov	sp, r7
 8004536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800453a:	bf00      	nop
 800453c:	f3af 8000 	nop.w
 8004540:	00000000 	.word	0x00000000
 8004544:	40cc2900 	.word	0x40cc2900
 8004548:	00000000 	.word	0x00000000
 800454c:	40606000 	.word	0x40606000
 8004550:	1a63c1f8 	.word	0x1a63c1f8
 8004554:	404ca5dc 	.word	0x404ca5dc
 8004558:	40d00000 	.word	0x40d00000
 800455c:	43aa0000 	.word	0x43aa0000
 8004560:	42121eb8 	.word	0x42121eb8
 8004564:	200007dc 	.word	0x200007dc
 8004568:	408f4000 	.word	0x408f4000
 800456c:	c0568000 	.word	0xc0568000
 8004570:	40568000 	.word	0x40568000
 8004574:	20000048 	.word	0x20000048
 8004578:	20000000 	.word	0x20000000

0800457c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 800457c:	b5b0      	push	{r4, r5, r7, lr}
 800457e:	b096      	sub	sp, #88	@ 0x58
 8004580:	af00      	add	r7, sp, #0
 8004582:	61f8      	str	r0, [r7, #28]
 8004584:	ed87 0b04 	vstr	d0, [r7, #16]
 8004588:	ed87 1b02 	vstr	d1, [r7, #8]
 800458c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004596:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800459a:	f7fb fe75 	bl	8000288 <__aeabi_dsub>
 800459e:	4602      	mov	r2, r0
 80045a0:	460b      	mov	r3, r1
 80045a2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80045ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80045b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80045b4:	f7fc f820 	bl	80005f8 <__aeabi_dmul>
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	4620      	mov	r0, r4
 80045be:	4629      	mov	r1, r5
 80045c0:	f7fb fe64 	bl	800028c <__adddf3>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	69f9      	ldr	r1, [r7, #28]
 80045ca:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80045da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045de:	f7fc f80b 	bl	80005f8 <__aeabi_dmul>
 80045e2:	4602      	mov	r2, r0
 80045e4:	460b      	mov	r3, r1
 80045e6:	4610      	mov	r0, r2
 80045e8:	4619      	mov	r1, r3
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80045f0:	f7fb fe4a 	bl	8000288 <__aeabi_dsub>
 80045f4:	4602      	mov	r2, r0
 80045f6:	460b      	mov	r3, r1
 80045f8:	4610      	mov	r0, r2
 80045fa:	4619      	mov	r1, r3
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004602:	f7fb fe41 	bl	8000288 <__aeabi_dsub>
 8004606:	4602      	mov	r2, r0
 8004608:	460b      	mov	r3, r1
 800460a:	4610      	mov	r0, r2
 800460c:	4619      	mov	r1, r3
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004614:	f7fb fe3a 	bl	800028c <__adddf3>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	4610      	mov	r0, r2
 800461e:	4619      	mov	r1, r3
 8004620:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004624:	f7fb ffe8 	bl	80005f8 <__aeabi_dmul>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	4620      	mov	r0, r4
 800462e:	4629      	mov	r1, r5
 8004630:	f7fb fe2c 	bl	800028c <__adddf3>
 8004634:	4602      	mov	r2, r0
 8004636:	460b      	mov	r3, r1
 8004638:	69f9      	ldr	r1, [r7, #28]
 800463a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800464a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800464e:	f7fb ffd3 	bl	80005f8 <__aeabi_dmul>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	4620      	mov	r0, r4
 8004658:	4629      	mov	r1, r5
 800465a:	f7fb fe15 	bl	8000288 <__aeabi_dsub>
 800465e:	4602      	mov	r2, r0
 8004660:	460b      	mov	r3, r1
 8004662:	69f9      	ldr	r1, [r7, #28]
 8004664:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8004674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004678:	f7fb ffbe 	bl	80005f8 <__aeabi_dmul>
 800467c:	4602      	mov	r2, r0
 800467e:	460b      	mov	r3, r1
 8004680:	4620      	mov	r0, r4
 8004682:	4629      	mov	r1, r5
 8004684:	f7fb fe00 	bl	8000288 <__aeabi_dsub>
 8004688:	4602      	mov	r2, r0
 800468a:	460b      	mov	r3, r1
 800468c:	69f9      	ldr	r1, [r7, #28]
 800468e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800469e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046a2:	f7fb ffa9 	bl	80005f8 <__aeabi_dmul>
 80046a6:	4602      	mov	r2, r0
 80046a8:	460b      	mov	r3, r1
 80046aa:	4620      	mov	r0, r4
 80046ac:	4629      	mov	r1, r5
 80046ae:	f7fb fded 	bl	800028c <__adddf3>
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	69f9      	ldr	r1, [r7, #28]
 80046b8:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80046c8:	f7fb fde0 	bl	800028c <__adddf3>
 80046cc:	4602      	mov	r2, r0
 80046ce:	460b      	mov	r3, r1
 80046d0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80046da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046de:	f7fc f8b5 	bl	800084c <__aeabi_ddiv>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80046f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046f4:	f7fc f8aa 	bl	800084c <__aeabi_ddiv>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004706:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800470a:	f7fb fdbd 	bl	8000288 <__aeabi_dsub>
 800470e:	4602      	mov	r2, r0
 8004710:	460b      	mov	r3, r1
 8004712:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800471c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004720:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004724:	f7fb ff68 	bl	80005f8 <__aeabi_dmul>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4620      	mov	r0, r4
 800472e:	4629      	mov	r1, r5
 8004730:	f7fb fdac 	bl	800028c <__adddf3>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	69f9      	ldr	r1, [r7, #28]
 800473a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8004744:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004748:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800474c:	f7fb ff54 	bl	80005f8 <__aeabi_dmul>
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4620      	mov	r0, r4
 8004756:	4629      	mov	r1, r5
 8004758:	f7fb fd98 	bl	800028c <__adddf3>
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	69f9      	ldr	r1, [r7, #28]
 8004762:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800476c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004776:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8004780:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004784:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004788:	f7fb ff36 	bl	80005f8 <__aeabi_dmul>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	4620      	mov	r0, r4
 8004792:	4629      	mov	r1, r5
 8004794:	f7fb fd78 	bl	8000288 <__aeabi_dsub>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	69f9      	ldr	r1, [r7, #28]
 800479e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80047a8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80047ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80047b0:	f7fb ff22 	bl	80005f8 <__aeabi_dmul>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	4620      	mov	r0, r4
 80047ba:	4629      	mov	r1, r5
 80047bc:	f7fb fd64 	bl	8000288 <__aeabi_dsub>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	69f9      	ldr	r1, [r7, #28]
 80047c6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80047d0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80047d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80047d8:	f7fb ff0e 	bl	80005f8 <__aeabi_dmul>
 80047dc:	4602      	mov	r2, r0
 80047de:	460b      	mov	r3, r1
 80047e0:	4620      	mov	r0, r4
 80047e2:	4629      	mov	r1, r5
 80047e4:	f7fb fd50 	bl	8000288 <__aeabi_dsub>
 80047e8:	4602      	mov	r2, r0
 80047ea:	460b      	mov	r3, r1
 80047ec:	69f9      	ldr	r1, [r7, #28]
 80047ee:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80047f8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80047fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004800:	f7fb fefa 	bl	80005f8 <__aeabi_dmul>
 8004804:	4602      	mov	r2, r0
 8004806:	460b      	mov	r3, r1
 8004808:	4620      	mov	r0, r4
 800480a:	4629      	mov	r1, r5
 800480c:	f7fb fd3c 	bl	8000288 <__aeabi_dsub>
 8004810:	4602      	mov	r2, r0
 8004812:	460b      	mov	r3, r1
 8004814:	69f9      	ldr	r1, [r7, #28]
 8004816:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004820:	ec43 2b17 	vmov	d7, r2, r3
};
 8004824:	eeb0 0a47 	vmov.f32	s0, s14
 8004828:	eef0 0a67 	vmov.f32	s1, s15
 800482c:	3758      	adds	r7, #88	@ 0x58
 800482e:	46bd      	mov	sp, r7
 8004830:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004834 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800483a:	2300      	movs	r3, #0
 800483c:	607b      	str	r3, [r7, #4]
 800483e:	4b10      	ldr	r3, [pc, #64]	@ (8004880 <HAL_MspInit+0x4c>)
 8004840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004842:	4a0f      	ldr	r2, [pc, #60]	@ (8004880 <HAL_MspInit+0x4c>)
 8004844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004848:	6453      	str	r3, [r2, #68]	@ 0x44
 800484a:	4b0d      	ldr	r3, [pc, #52]	@ (8004880 <HAL_MspInit+0x4c>)
 800484c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004852:	607b      	str	r3, [r7, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004856:	2300      	movs	r3, #0
 8004858:	603b      	str	r3, [r7, #0]
 800485a:	4b09      	ldr	r3, [pc, #36]	@ (8004880 <HAL_MspInit+0x4c>)
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	4a08      	ldr	r2, [pc, #32]	@ (8004880 <HAL_MspInit+0x4c>)
 8004860:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004864:	6413      	str	r3, [r2, #64]	@ 0x40
 8004866:	4b06      	ldr	r3, [pc, #24]	@ (8004880 <HAL_MspInit+0x4c>)
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40023800 	.word	0x40023800

08004884 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08e      	sub	sp, #56	@ 0x38
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800488c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
 8004896:	609a      	str	r2, [r3, #8]
 8004898:	60da      	str	r2, [r3, #12]
 800489a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a76      	ldr	r2, [pc, #472]	@ (8004a7c <HAL_TIM_Base_MspInit+0x1f8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d16c      	bne.n	8004980 <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048a6:	2300      	movs	r3, #0
 80048a8:	623b      	str	r3, [r7, #32]
 80048aa:	4b75      	ldr	r3, [pc, #468]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ae:	4a74      	ldr	r2, [pc, #464]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048b0:	f043 0301 	orr.w	r3, r3, #1
 80048b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80048b6:	4b72      	ldr	r3, [pc, #456]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	623b      	str	r3, [r7, #32]
 80048c0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	4b6e      	ldr	r3, [pc, #440]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	4a6d      	ldr	r2, [pc, #436]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048cc:	f043 0310 	orr.w	r3, r3, #16
 80048d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80048d2:	4b6b      	ldr	r3, [pc, #428]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	f003 0310 	and.w	r3, r3, #16
 80048da:	61fb      	str	r3, [r7, #28]
 80048dc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048de:	2300      	movs	r3, #0
 80048e0:	61bb      	str	r3, [r7, #24]
 80048e2:	4b67      	ldr	r3, [pc, #412]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e6:	4a66      	ldr	r2, [pc, #408]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80048ee:	4b64      	ldr	r3, [pc, #400]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	61bb      	str	r3, [r7, #24]
 80048f8:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Echo_1_Pin|Echo_2_Pin|Echo_3_Pin;
 80048fa:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80048fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004900:	2302      	movs	r3, #2
 8004902:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004904:	2302      	movs	r3, #2
 8004906:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004908:	2300      	movs	r3, #0
 800490a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800490c:	2301      	movs	r3, #1
 800490e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004914:	4619      	mov	r1, r3
 8004916:	485b      	ldr	r0, [pc, #364]	@ (8004a84 <HAL_TIM_Base_MspInit+0x200>)
 8004918:	f000 fd26 	bl	8005368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Echo_4_Pin;
 800491c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004922:	2302      	movs	r3, #2
 8004924:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004926:	2302      	movs	r3, #2
 8004928:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800492a:	2300      	movs	r3, #0
 800492c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800492e:	2301      	movs	r3, #1
 8004930:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Echo_4_GPIO_Port, &GPIO_InitStruct);
 8004932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004936:	4619      	mov	r1, r3
 8004938:	4853      	ldr	r0, [pc, #332]	@ (8004a88 <HAL_TIM_Base_MspInit+0x204>)
 800493a:	f000 fd15 	bl	8005368 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800493e:	2200      	movs	r2, #0
 8004940:	2100      	movs	r1, #0
 8004942:	2018      	movs	r0, #24
 8004944:	f000 fcd9 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004948:	2018      	movs	r0, #24
 800494a:	f000 fcf2 	bl	8005332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800494e:	2200      	movs	r2, #0
 8004950:	2100      	movs	r1, #0
 8004952:	2019      	movs	r0, #25
 8004954:	f000 fcd1 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004958:	2019      	movs	r0, #25
 800495a:	f000 fcea 	bl	8005332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800495e:	2200      	movs	r2, #0
 8004960:	2100      	movs	r1, #0
 8004962:	201a      	movs	r0, #26
 8004964:	f000 fcc9 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004968:	201a      	movs	r0, #26
 800496a:	f000 fce2 	bl	8005332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800496e:	2200      	movs	r2, #0
 8004970:	2100      	movs	r1, #0
 8004972:	201b      	movs	r0, #27
 8004974:	f000 fcc1 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004978:	201b      	movs	r0, #27
 800497a:	f000 fcda 	bl	8005332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800497e:	e079      	b.n	8004a74 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM2)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004988:	d10e      	bne.n	80049a8 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	4b3c      	ldr	r3, [pc, #240]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 8004990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004992:	4a3b      	ldr	r2, [pc, #236]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 8004994:	f043 0301 	orr.w	r3, r3, #1
 8004998:	6413      	str	r3, [r2, #64]	@ 0x40
 800499a:	4b39      	ldr	r3, [pc, #228]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 800499c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	697b      	ldr	r3, [r7, #20]
}
 80049a6:	e065      	b.n	8004a74 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM5)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a37      	ldr	r2, [pc, #220]	@ (8004a8c <HAL_TIM_Base_MspInit+0x208>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d10e      	bne.n	80049d0 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80049b2:	2300      	movs	r3, #0
 80049b4:	613b      	str	r3, [r7, #16]
 80049b6:	4b32      	ldr	r3, [pc, #200]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ba:	4a31      	ldr	r2, [pc, #196]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049bc:	f043 0308 	orr.w	r3, r3, #8
 80049c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80049c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	693b      	ldr	r3, [r7, #16]
}
 80049ce:	e051      	b.n	8004a74 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM8)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a2e      	ldr	r2, [pc, #184]	@ (8004a90 <HAL_TIM_Base_MspInit+0x20c>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d14c      	bne.n	8004a74 <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	4b28      	ldr	r3, [pc, #160]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e2:	4a27      	ldr	r2, [pc, #156]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049e4:	f043 0302 	orr.w	r3, r3, #2
 80049e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80049ea:	4b25      	ldr	r3, [pc, #148]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049f6:	2300      	movs	r3, #0
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	4b21      	ldr	r3, [pc, #132]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 80049fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fe:	4a20      	ldr	r2, [pc, #128]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a00:	f043 0304 	orr.w	r3, r3, #4
 8004a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a06:	4b1e      	ldr	r3, [pc, #120]	@ (8004a80 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0a:	f003 0304 	and.w	r3, r3, #4
 8004a0e:	60bb      	str	r3, [r7, #8]
 8004a10:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_8_Pin|Echo_7_Pin|Echo_6_Pin|Echo_5_Pin;
 8004a12:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a18:	2302      	movs	r3, #2
 8004a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a20:	2300      	movs	r3, #0
 8004a22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004a24:	2303      	movs	r3, #3
 8004a26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4819      	ldr	r0, [pc, #100]	@ (8004a94 <HAL_TIM_Base_MspInit+0x210>)
 8004a30:	f000 fc9a 	bl	8005368 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004a34:	2200      	movs	r2, #0
 8004a36:	2100      	movs	r1, #0
 8004a38:	202b      	movs	r0, #43	@ 0x2b
 8004a3a:	f000 fc5e 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004a3e:	202b      	movs	r0, #43	@ 0x2b
 8004a40:	f000 fc77 	bl	8005332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004a44:	2200      	movs	r2, #0
 8004a46:	2100      	movs	r1, #0
 8004a48:	202c      	movs	r0, #44	@ 0x2c
 8004a4a:	f000 fc56 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004a4e:	202c      	movs	r0, #44	@ 0x2c
 8004a50:	f000 fc6f 	bl	8005332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004a54:	2200      	movs	r2, #0
 8004a56:	2100      	movs	r1, #0
 8004a58:	202d      	movs	r0, #45	@ 0x2d
 8004a5a:	f000 fc4e 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004a5e:	202d      	movs	r0, #45	@ 0x2d
 8004a60:	f000 fc67 	bl	8005332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8004a64:	2200      	movs	r2, #0
 8004a66:	2100      	movs	r1, #0
 8004a68:	202e      	movs	r0, #46	@ 0x2e
 8004a6a:	f000 fc46 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004a6e:	202e      	movs	r0, #46	@ 0x2e
 8004a70:	f000 fc5f 	bl	8005332 <HAL_NVIC_EnableIRQ>
}
 8004a74:	bf00      	nop
 8004a76:	3738      	adds	r7, #56	@ 0x38
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40023800 	.word	0x40023800
 8004a84:	40021000 	.word	0x40021000
 8004a88:	40020000 	.word	0x40020000
 8004a8c:	40000c00 	.word	0x40000c00
 8004a90:	40010400 	.word	0x40010400
 8004a94:	40020800 	.word	0x40020800

08004a98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a26      	ldr	r2, [pc, #152]	@ (8004b40 <HAL_TIM_PWM_MspInit+0xa8>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004aaa:	2300      	movs	r3, #0
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	4b25      	ldr	r3, [pc, #148]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	4a24      	ldr	r2, [pc, #144]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004ab4:	f043 0302 	orr.w	r3, r3, #2
 8004ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aba:	4b22      	ldr	r3, [pc, #136]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	617b      	str	r3, [r7, #20]
 8004ac4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8004ac6:	e036      	b.n	8004b36 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a1e      	ldr	r2, [pc, #120]	@ (8004b48 <HAL_TIM_PWM_MspInit+0xb0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d116      	bne.n	8004b00 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ada:	4a1a      	ldr	r2, [pc, #104]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ae2:	4b18      	ldr	r3, [pc, #96]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004aee:	2200      	movs	r2, #0
 8004af0:	2100      	movs	r1, #0
 8004af2:	2018      	movs	r0, #24
 8004af4:	f000 fc01 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004af8:	2018      	movs	r0, #24
 8004afa:	f000 fc1a 	bl	8005332 <HAL_NVIC_EnableIRQ>
}
 8004afe:	e01a      	b.n	8004b36 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a11      	ldr	r2, [pc, #68]	@ (8004b4c <HAL_TIM_PWM_MspInit+0xb4>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d115      	bne.n	8004b36 <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b12:	4a0c      	ldr	r2, [pc, #48]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004b14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b18:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b44 <HAL_TIM_PWM_MspInit+0xac>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004b26:	2200      	movs	r2, #0
 8004b28:	2100      	movs	r1, #0
 8004b2a:	202b      	movs	r0, #43	@ 0x2b
 8004b2c:	f000 fbe5 	bl	80052fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004b30:	202b      	movs	r0, #43	@ 0x2b
 8004b32:	f000 fbfe 	bl	8005332 <HAL_NVIC_EnableIRQ>
}
 8004b36:	bf00      	nop
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	40000400 	.word	0x40000400
 8004b44:	40023800 	.word	0x40023800
 8004b48:	40014000 	.word	0x40014000
 8004b4c:	40001800 	.word	0x40001800

08004b50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08c      	sub	sp, #48	@ 0x30
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b58:	f107 031c 	add.w	r3, r7, #28
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	605a      	str	r2, [r3, #4]
 8004b62:	609a      	str	r2, [r3, #8]
 8004b64:	60da      	str	r2, [r3, #12]
 8004b66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b70:	d11e      	bne.n	8004bb0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b72:	2300      	movs	r3, #0
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	4b46      	ldr	r3, [pc, #280]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7a:	4a45      	ldr	r2, [pc, #276]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004b7c:	f043 0301 	orr.w	r3, r3, #1
 8004b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b82:	4b43      	ldr	r3, [pc, #268]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	61bb      	str	r3, [r7, #24]
 8004b8c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b92:	2302      	movs	r3, #2
 8004b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b96:	2300      	movs	r3, #0
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba2:	f107 031c 	add.w	r3, r7, #28
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	483a      	ldr	r0, [pc, #232]	@ (8004c94 <HAL_TIM_MspPostInit+0x144>)
 8004baa:	f000 fbdd 	bl	8005368 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004bae:	e06b      	b.n	8004c88 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a38      	ldr	r2, [pc, #224]	@ (8004c98 <HAL_TIM_MspPostInit+0x148>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d11e      	bne.n	8004bf8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]
 8004bbe:	4b34      	ldr	r3, [pc, #208]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc2:	4a33      	ldr	r2, [pc, #204]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004bc4:	f043 0302 	orr.w	r3, r3, #2
 8004bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bca:	4b31      	ldr	r3, [pc, #196]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bce:	f003 0302 	and.w	r3, r3, #2
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bda:	2302      	movs	r3, #2
 8004bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bde:	2300      	movs	r3, #0
 8004be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004be2:	2300      	movs	r3, #0
 8004be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004be6:	2302      	movs	r3, #2
 8004be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bea:	f107 031c 	add.w	r3, r7, #28
 8004bee:	4619      	mov	r1, r3
 8004bf0:	482a      	ldr	r0, [pc, #168]	@ (8004c9c <HAL_TIM_MspPostInit+0x14c>)
 8004bf2:	f000 fbb9 	bl	8005368 <HAL_GPIO_Init>
}
 8004bf6:	e047      	b.n	8004c88 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a28      	ldr	r2, [pc, #160]	@ (8004ca0 <HAL_TIM_MspPostInit+0x150>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d11e      	bne.n	8004c40 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	4b22      	ldr	r3, [pc, #136]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0a:	4a21      	ldr	r2, [pc, #132]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004c0c:	f043 0310 	orr.w	r3, r3, #16
 8004c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c12:	4b1f      	ldr	r3, [pc, #124]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	f003 0310 	and.w	r3, r3, #16
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004c1e:	2360      	movs	r3, #96	@ 0x60
 8004c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c22:	2302      	movs	r3, #2
 8004c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c26:	2300      	movs	r3, #0
 8004c28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c32:	f107 031c 	add.w	r3, r7, #28
 8004c36:	4619      	mov	r1, r3
 8004c38:	481a      	ldr	r0, [pc, #104]	@ (8004ca4 <HAL_TIM_MspPostInit+0x154>)
 8004c3a:	f000 fb95 	bl	8005368 <HAL_GPIO_Init>
}
 8004c3e:	e023      	b.n	8004c88 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM12)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a18      	ldr	r2, [pc, #96]	@ (8004ca8 <HAL_TIM_MspPostInit+0x158>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d11e      	bne.n	8004c88 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	4b10      	ldr	r3, [pc, #64]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c52:	4a0f      	ldr	r2, [pc, #60]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004c54:	f043 0302 	orr.w	r3, r3, #2
 8004c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c90 <HAL_TIM_MspPostInit+0x140>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004c66:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c70:	2300      	movs	r3, #0
 8004c72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c74:	2300      	movs	r3, #0
 8004c76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004c78:	2309      	movs	r3, #9
 8004c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c7c:	f107 031c 	add.w	r3, r7, #28
 8004c80:	4619      	mov	r1, r3
 8004c82:	4806      	ldr	r0, [pc, #24]	@ (8004c9c <HAL_TIM_MspPostInit+0x14c>)
 8004c84:	f000 fb70 	bl	8005368 <HAL_GPIO_Init>
}
 8004c88:	bf00      	nop
 8004c8a:	3730      	adds	r7, #48	@ 0x30
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40023800 	.word	0x40023800
 8004c94:	40020000 	.word	0x40020000
 8004c98:	40000400 	.word	0x40000400
 8004c9c:	40020400 	.word	0x40020400
 8004ca0:	40014000 	.word	0x40014000
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40001800 	.word	0x40001800

08004cac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08a      	sub	sp, #40	@ 0x28
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb4:	f107 0314 	add.w	r3, r7, #20
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	605a      	str	r2, [r3, #4]
 8004cbe:	609a      	str	r2, [r3, #8]
 8004cc0:	60da      	str	r2, [r3, #12]
 8004cc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a19      	ldr	r2, [pc, #100]	@ (8004d30 <HAL_UART_MspInit+0x84>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d12c      	bne.n	8004d28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004cce:	2300      	movs	r3, #0
 8004cd0:	613b      	str	r3, [r7, #16]
 8004cd2:	4b18      	ldr	r3, [pc, #96]	@ (8004d34 <HAL_UART_MspInit+0x88>)
 8004cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd6:	4a17      	ldr	r2, [pc, #92]	@ (8004d34 <HAL_UART_MspInit+0x88>)
 8004cd8:	f043 0310 	orr.w	r3, r3, #16
 8004cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cde:	4b15      	ldr	r3, [pc, #84]	@ (8004d34 <HAL_UART_MspInit+0x88>)
 8004ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce2:	f003 0310 	and.w	r3, r3, #16
 8004ce6:	613b      	str	r3, [r7, #16]
 8004ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	4b11      	ldr	r3, [pc, #68]	@ (8004d34 <HAL_UART_MspInit+0x88>)
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf2:	4a10      	ldr	r2, [pc, #64]	@ (8004d34 <HAL_UART_MspInit+0x88>)
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8004d34 <HAL_UART_MspInit+0x88>)
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d06:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d14:	2303      	movs	r3, #3
 8004d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d18:	2307      	movs	r3, #7
 8004d1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d1c:	f107 0314 	add.w	r3, r7, #20
 8004d20:	4619      	mov	r1, r3
 8004d22:	4805      	ldr	r0, [pc, #20]	@ (8004d38 <HAL_UART_MspInit+0x8c>)
 8004d24:	f000 fb20 	bl	8005368 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8004d28:	bf00      	nop
 8004d2a:	3728      	adds	r7, #40	@ 0x28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40011000 	.word	0x40011000
 8004d34:	40023800 	.word	0x40023800
 8004d38:	40020000 	.word	0x40020000

08004d3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004d40:	bf00      	nop
 8004d42:	e7fd      	b.n	8004d40 <NMI_Handler+0x4>

08004d44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d48:	bf00      	nop
 8004d4a:	e7fd      	b.n	8004d48 <HardFault_Handler+0x4>

08004d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d50:	bf00      	nop
 8004d52:	e7fd      	b.n	8004d50 <MemManage_Handler+0x4>

08004d54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d58:	bf00      	nop
 8004d5a:	e7fd      	b.n	8004d58 <BusFault_Handler+0x4>

08004d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d60:	bf00      	nop
 8004d62:	e7fd      	b.n	8004d60 <UsageFault_Handler+0x4>

08004d64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d68:	bf00      	nop
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d72:	b480      	push	{r7}
 8004d74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d76:	bf00      	nop
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d84:	bf00      	nop
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d92:	f000 f993 	bl	80050bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d96:	bf00      	nop
 8004d98:	bd80      	pop	{r7, pc}
	...

08004d9c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004da0:	4803      	ldr	r0, [pc, #12]	@ (8004db0 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8004da2:	f002 fc65 	bl	8007670 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004da6:	4803      	ldr	r0, [pc, #12]	@ (8004db4 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004da8:	f002 fc62 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004dac:	bf00      	nop
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	200004c0 	.word	0x200004c0
 8004db4:	20000628 	.word	0x20000628

08004db8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004dbc:	4802      	ldr	r0, [pc, #8]	@ (8004dc8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004dbe:	f002 fc57 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004dc2:	bf00      	nop
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	200004c0 	.word	0x200004c0

08004dcc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004dd0:	4802      	ldr	r0, [pc, #8]	@ (8004ddc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004dd2:	f002 fc4d 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	200004c0 	.word	0x200004c0

08004de0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004de4:	4802      	ldr	r0, [pc, #8]	@ (8004df0 <TIM1_CC_IRQHandler+0x10>)
 8004de6:	f002 fc43 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004dea:	bf00      	nop
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	200004c0 	.word	0x200004c0

08004df4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004df8:	4803      	ldr	r0, [pc, #12]	@ (8004e08 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8004dfa:	f002 fc39 	bl	8007670 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8004dfe:	4803      	ldr	r0, [pc, #12]	@ (8004e0c <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8004e00:	f002 fc36 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004e04:	bf00      	nop
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	200005e0 	.word	0x200005e0
 8004e0c:	20000670 	.word	0x20000670

08004e10 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004e14:	4802      	ldr	r0, [pc, #8]	@ (8004e20 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004e16:	f002 fc2b 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004e1a:	bf00      	nop
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	200005e0 	.word	0x200005e0

08004e24 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004e28:	4802      	ldr	r0, [pc, #8]	@ (8004e34 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004e2a:	f002 fc21 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	200005e0 	.word	0x200005e0

08004e38 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004e3c:	4802      	ldr	r0, [pc, #8]	@ (8004e48 <TIM8_CC_IRQHandler+0x10>)
 8004e3e:	f002 fc17 	bl	8007670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8004e42:	bf00      	nop
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	200005e0 	.word	0x200005e0

08004e4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  return 1;
 8004e50:	2301      	movs	r3, #1
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <_kill>:

int _kill(int pid, int sig)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004e66:	f005 f943 	bl	800a0f0 <__errno>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2216      	movs	r2, #22
 8004e6e:	601a      	str	r2, [r3, #0]
  return -1;
 8004e70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <_exit>:

void _exit (int status)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004e84:	f04f 31ff 	mov.w	r1, #4294967295
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff ffe7 	bl	8004e5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004e8e:	bf00      	nop
 8004e90:	e7fd      	b.n	8004e8e <_exit+0x12>

08004e92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	e00a      	b.n	8004eba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004ea4:	f3af 8000 	nop.w
 8004ea8:	4601      	mov	r1, r0
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	60ba      	str	r2, [r7, #8]
 8004eb0:	b2ca      	uxtb	r2, r1
 8004eb2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	617b      	str	r3, [r7, #20]
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	dbf0      	blt.n	8004ea4 <_read+0x12>
  }

  return len;
 8004ec2:	687b      	ldr	r3, [r7, #4]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3718      	adds	r7, #24
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <_close>:
  }
  return len;
}

int _close(int file)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ed4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ef4:	605a      	str	r2, [r3, #4]
  return 0;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <_isatty>:

int _isatty(int file)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004f0c:	2301      	movs	r3, #1
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b085      	sub	sp, #20
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f3c:	4a14      	ldr	r2, [pc, #80]	@ (8004f90 <_sbrk+0x5c>)
 8004f3e:	4b15      	ldr	r3, [pc, #84]	@ (8004f94 <_sbrk+0x60>)
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f48:	4b13      	ldr	r3, [pc, #76]	@ (8004f98 <_sbrk+0x64>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d102      	bne.n	8004f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f50:	4b11      	ldr	r3, [pc, #68]	@ (8004f98 <_sbrk+0x64>)
 8004f52:	4a12      	ldr	r2, [pc, #72]	@ (8004f9c <_sbrk+0x68>)
 8004f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f56:	4b10      	ldr	r3, [pc, #64]	@ (8004f98 <_sbrk+0x64>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d207      	bcs.n	8004f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f64:	f005 f8c4 	bl	800a0f0 <__errno>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	220c      	movs	r2, #12
 8004f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f72:	e009      	b.n	8004f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f74:	4b08      	ldr	r3, [pc, #32]	@ (8004f98 <_sbrk+0x64>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f7a:	4b07      	ldr	r3, [pc, #28]	@ (8004f98 <_sbrk+0x64>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4413      	add	r3, r2
 8004f82:	4a05      	ldr	r2, [pc, #20]	@ (8004f98 <_sbrk+0x64>)
 8004f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f86:	68fb      	ldr	r3, [r7, #12]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	20020000 	.word	0x20020000
 8004f94:	00000400 	.word	0x00000400
 8004f98:	200007e0 	.word	0x200007e0
 8004f9c:	20000938 	.word	0x20000938

08004fa0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fa4:	4b06      	ldr	r3, [pc, #24]	@ (8004fc0 <SystemInit+0x20>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004faa:	4a05      	ldr	r2, [pc, #20]	@ (8004fc0 <SystemInit+0x20>)
 8004fac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	e000ed00 	.word	0xe000ed00

08004fc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004fc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004ffc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004fc8:	f7ff ffea 	bl	8004fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004fcc:	480c      	ldr	r0, [pc, #48]	@ (8005000 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004fce:	490d      	ldr	r1, [pc, #52]	@ (8005004 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005008 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fd4:	e002      	b.n	8004fdc <LoopCopyDataInit>

08004fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fda:	3304      	adds	r3, #4

08004fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fe0:	d3f9      	bcc.n	8004fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800500c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004fe4:	4c0a      	ldr	r4, [pc, #40]	@ (8005010 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004fe8:	e001      	b.n	8004fee <LoopFillZerobss>

08004fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004fec:	3204      	adds	r2, #4

08004fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ff0:	d3fb      	bcc.n	8004fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ff2:	f005 f883 	bl	800a0fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ff6:	f7fc fd53 	bl	8001aa0 <main>
  bx  lr    
 8004ffa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004ffc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005004:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8005008:	0800eeb8 	.word	0x0800eeb8
  ldr r2, =_sbss
 800500c:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 8005010:	20000934 	.word	0x20000934

08005014 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005014:	e7fe      	b.n	8005014 <ADC_IRQHandler>
	...

08005018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800501c:	4b0e      	ldr	r3, [pc, #56]	@ (8005058 <HAL_Init+0x40>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a0d      	ldr	r2, [pc, #52]	@ (8005058 <HAL_Init+0x40>)
 8005022:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005026:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005028:	4b0b      	ldr	r3, [pc, #44]	@ (8005058 <HAL_Init+0x40>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a0a      	ldr	r2, [pc, #40]	@ (8005058 <HAL_Init+0x40>)
 800502e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005032:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005034:	4b08      	ldr	r3, [pc, #32]	@ (8005058 <HAL_Init+0x40>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a07      	ldr	r2, [pc, #28]	@ (8005058 <HAL_Init+0x40>)
 800503a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800503e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005040:	2003      	movs	r0, #3
 8005042:	f000 f94f 	bl	80052e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005046:	200f      	movs	r0, #15
 8005048:	f000 f808 	bl	800505c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800504c:	f7ff fbf2 	bl	8004834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	40023c00 	.word	0x40023c00

0800505c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005064:	4b12      	ldr	r3, [pc, #72]	@ (80050b0 <HAL_InitTick+0x54>)
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	4b12      	ldr	r3, [pc, #72]	@ (80050b4 <HAL_InitTick+0x58>)
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	4619      	mov	r1, r3
 800506e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005072:	fbb3 f3f1 	udiv	r3, r3, r1
 8005076:	fbb2 f3f3 	udiv	r3, r2, r3
 800507a:	4618      	mov	r0, r3
 800507c:	f000 f967 	bl	800534e <HAL_SYSTICK_Config>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e00e      	b.n	80050a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2b0f      	cmp	r3, #15
 800508e:	d80a      	bhi.n	80050a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005090:	2200      	movs	r2, #0
 8005092:	6879      	ldr	r1, [r7, #4]
 8005094:	f04f 30ff 	mov.w	r0, #4294967295
 8005098:	f000 f92f 	bl	80052fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800509c:	4a06      	ldr	r2, [pc, #24]	@ (80050b8 <HAL_InitTick+0x5c>)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
 80050a4:	e000      	b.n	80050a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3708      	adds	r7, #8
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	20000090 	.word	0x20000090
 80050b4:	20000098 	.word	0x20000098
 80050b8:	20000094 	.word	0x20000094

080050bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050c0:	4b06      	ldr	r3, [pc, #24]	@ (80050dc <HAL_IncTick+0x20>)
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	461a      	mov	r2, r3
 80050c6:	4b06      	ldr	r3, [pc, #24]	@ (80050e0 <HAL_IncTick+0x24>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4413      	add	r3, r2
 80050cc:	4a04      	ldr	r2, [pc, #16]	@ (80050e0 <HAL_IncTick+0x24>)
 80050ce:	6013      	str	r3, [r2, #0]
}
 80050d0:	bf00      	nop
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000098 	.word	0x20000098
 80050e0:	200007e4 	.word	0x200007e4

080050e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  return uwTick;
 80050e8:	4b03      	ldr	r3, [pc, #12]	@ (80050f8 <HAL_GetTick+0x14>)
 80050ea:	681b      	ldr	r3, [r3, #0]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	200007e4 	.word	0x200007e4

080050fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005104:	f7ff ffee 	bl	80050e4 <HAL_GetTick>
 8005108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d005      	beq.n	8005122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005116:	4b0a      	ldr	r3, [pc, #40]	@ (8005140 <HAL_Delay+0x44>)
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4413      	add	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005122:	bf00      	nop
 8005124:	f7ff ffde 	bl	80050e4 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	68fa      	ldr	r2, [r7, #12]
 8005130:	429a      	cmp	r2, r3
 8005132:	d8f7      	bhi.n	8005124 <HAL_Delay+0x28>
  {
  }
}
 8005134:	bf00      	nop
 8005136:	bf00      	nop
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	20000098 	.word	0x20000098

08005144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005154:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <__NVIC_SetPriorityGrouping+0x44>)
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005160:	4013      	ands	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800516c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005176:	4a04      	ldr	r2, [pc, #16]	@ (8005188 <__NVIC_SetPriorityGrouping+0x44>)
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	60d3      	str	r3, [r2, #12]
}
 800517c:	bf00      	nop
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	e000ed00 	.word	0xe000ed00

0800518c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005190:	4b04      	ldr	r3, [pc, #16]	@ (80051a4 <__NVIC_GetPriorityGrouping+0x18>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	0a1b      	lsrs	r3, r3, #8
 8005196:	f003 0307 	and.w	r3, r3, #7
}
 800519a:	4618      	mov	r0, r3
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	e000ed00 	.word	0xe000ed00

080051a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	4603      	mov	r3, r0
 80051b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	db0b      	blt.n	80051d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ba:	79fb      	ldrb	r3, [r7, #7]
 80051bc:	f003 021f 	and.w	r2, r3, #31
 80051c0:	4907      	ldr	r1, [pc, #28]	@ (80051e0 <__NVIC_EnableIRQ+0x38>)
 80051c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	2001      	movs	r0, #1
 80051ca:	fa00 f202 	lsl.w	r2, r0, r2
 80051ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	e000e100 	.word	0xe000e100

080051e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	6039      	str	r1, [r7, #0]
 80051ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	db0a      	blt.n	800520e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	b2da      	uxtb	r2, r3
 80051fc:	490c      	ldr	r1, [pc, #48]	@ (8005230 <__NVIC_SetPriority+0x4c>)
 80051fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005202:	0112      	lsls	r2, r2, #4
 8005204:	b2d2      	uxtb	r2, r2
 8005206:	440b      	add	r3, r1
 8005208:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800520c:	e00a      	b.n	8005224 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	b2da      	uxtb	r2, r3
 8005212:	4908      	ldr	r1, [pc, #32]	@ (8005234 <__NVIC_SetPriority+0x50>)
 8005214:	79fb      	ldrb	r3, [r7, #7]
 8005216:	f003 030f 	and.w	r3, r3, #15
 800521a:	3b04      	subs	r3, #4
 800521c:	0112      	lsls	r2, r2, #4
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	440b      	add	r3, r1
 8005222:	761a      	strb	r2, [r3, #24]
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	e000e100 	.word	0xe000e100
 8005234:	e000ed00 	.word	0xe000ed00

08005238 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005238:	b480      	push	{r7}
 800523a:	b089      	sub	sp, #36	@ 0x24
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	f1c3 0307 	rsb	r3, r3, #7
 8005252:	2b04      	cmp	r3, #4
 8005254:	bf28      	it	cs
 8005256:	2304      	movcs	r3, #4
 8005258:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	3304      	adds	r3, #4
 800525e:	2b06      	cmp	r3, #6
 8005260:	d902      	bls.n	8005268 <NVIC_EncodePriority+0x30>
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	3b03      	subs	r3, #3
 8005266:	e000      	b.n	800526a <NVIC_EncodePriority+0x32>
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800526c:	f04f 32ff 	mov.w	r2, #4294967295
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	43da      	mvns	r2, r3
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	401a      	ands	r2, r3
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005280:	f04f 31ff 	mov.w	r1, #4294967295
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	fa01 f303 	lsl.w	r3, r1, r3
 800528a:	43d9      	mvns	r1, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005290:	4313      	orrs	r3, r2
         );
}
 8005292:	4618      	mov	r0, r3
 8005294:	3724      	adds	r7, #36	@ 0x24
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
	...

080052a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052b0:	d301      	bcc.n	80052b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052b2:	2301      	movs	r3, #1
 80052b4:	e00f      	b.n	80052d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052b6:	4a0a      	ldr	r2, [pc, #40]	@ (80052e0 <SysTick_Config+0x40>)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052be:	210f      	movs	r1, #15
 80052c0:	f04f 30ff 	mov.w	r0, #4294967295
 80052c4:	f7ff ff8e 	bl	80051e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052c8:	4b05      	ldr	r3, [pc, #20]	@ (80052e0 <SysTick_Config+0x40>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052ce:	4b04      	ldr	r3, [pc, #16]	@ (80052e0 <SysTick_Config+0x40>)
 80052d0:	2207      	movs	r2, #7
 80052d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	e000e010 	.word	0xe000e010

080052e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f7ff ff29 	bl	8005144 <__NVIC_SetPriorityGrouping>
}
 80052f2:	bf00      	nop
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}

080052fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052fa:	b580      	push	{r7, lr}
 80052fc:	b086      	sub	sp, #24
 80052fe:	af00      	add	r7, sp, #0
 8005300:	4603      	mov	r3, r0
 8005302:	60b9      	str	r1, [r7, #8]
 8005304:	607a      	str	r2, [r7, #4]
 8005306:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005308:	2300      	movs	r3, #0
 800530a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800530c:	f7ff ff3e 	bl	800518c <__NVIC_GetPriorityGrouping>
 8005310:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	68b9      	ldr	r1, [r7, #8]
 8005316:	6978      	ldr	r0, [r7, #20]
 8005318:	f7ff ff8e 	bl	8005238 <NVIC_EncodePriority>
 800531c:	4602      	mov	r2, r0
 800531e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005322:	4611      	mov	r1, r2
 8005324:	4618      	mov	r0, r3
 8005326:	f7ff ff5d 	bl	80051e4 <__NVIC_SetPriority>
}
 800532a:	bf00      	nop
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}

08005332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005332:	b580      	push	{r7, lr}
 8005334:	b082      	sub	sp, #8
 8005336:	af00      	add	r7, sp, #0
 8005338:	4603      	mov	r3, r0
 800533a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800533c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff ff31 	bl	80051a8 <__NVIC_EnableIRQ>
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b082      	sub	sp, #8
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff ffa2 	bl	80052a0 <SysTick_Config>
 800535c:	4603      	mov	r3, r0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3708      	adds	r7, #8
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
	...

08005368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005368:	b480      	push	{r7}
 800536a:	b089      	sub	sp, #36	@ 0x24
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005372:	2300      	movs	r3, #0
 8005374:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005376:	2300      	movs	r3, #0
 8005378:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800537a:	2300      	movs	r3, #0
 800537c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800537e:	2300      	movs	r3, #0
 8005380:	61fb      	str	r3, [r7, #28]
 8005382:	e16b      	b.n	800565c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005384:	2201      	movs	r2, #1
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4013      	ands	r3, r2
 8005396:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	429a      	cmp	r2, r3
 800539e:	f040 815a 	bne.w	8005656 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d005      	beq.n	80053ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d130      	bne.n	800541c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	2203      	movs	r2, #3
 80053c6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ca:	43db      	mvns	r3, r3
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	4013      	ands	r3, r2
 80053d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	68da      	ldr	r2, [r3, #12]
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	fa02 f303 	lsl.w	r3, r2, r3
 80053de:	69ba      	ldr	r2, [r7, #24]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	69ba      	ldr	r2, [r7, #24]
 80053e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053f0:	2201      	movs	r2, #1
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	43db      	mvns	r3, r3
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	4013      	ands	r3, r2
 80053fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	091b      	lsrs	r3, r3, #4
 8005406:	f003 0201 	and.w	r2, r3, #1
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	fa02 f303 	lsl.w	r3, r2, r3
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	4313      	orrs	r3, r2
 8005414:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f003 0303 	and.w	r3, r3, #3
 8005424:	2b03      	cmp	r3, #3
 8005426:	d017      	beq.n	8005458 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	005b      	lsls	r3, r3, #1
 8005432:	2203      	movs	r2, #3
 8005434:	fa02 f303 	lsl.w	r3, r2, r3
 8005438:	43db      	mvns	r3, r3
 800543a:	69ba      	ldr	r2, [r7, #24]
 800543c:	4013      	ands	r3, r2
 800543e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	fa02 f303 	lsl.w	r3, r2, r3
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	4313      	orrs	r3, r2
 8005450:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f003 0303 	and.w	r3, r3, #3
 8005460:	2b02      	cmp	r3, #2
 8005462:	d123      	bne.n	80054ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	08da      	lsrs	r2, r3, #3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3208      	adds	r2, #8
 800546c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005470:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	f003 0307 	and.w	r3, r3, #7
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	220f      	movs	r2, #15
 800547c:	fa02 f303 	lsl.w	r3, r2, r3
 8005480:	43db      	mvns	r3, r3
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	4013      	ands	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	691a      	ldr	r2, [r3, #16]
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f003 0307 	and.w	r3, r3, #7
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	fa02 f303 	lsl.w	r3, r2, r3
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	4313      	orrs	r3, r2
 800549c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	08da      	lsrs	r2, r3, #3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	3208      	adds	r2, #8
 80054a6:	69b9      	ldr	r1, [r7, #24]
 80054a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	2203      	movs	r2, #3
 80054b8:	fa02 f303 	lsl.w	r3, r2, r3
 80054bc:	43db      	mvns	r3, r3
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	4013      	ands	r3, r2
 80054c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f003 0203 	and.w	r2, r3, #3
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	005b      	lsls	r3, r3, #1
 80054d0:	fa02 f303 	lsl.w	r3, r2, r3
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 80b4 	beq.w	8005656 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ee:	2300      	movs	r3, #0
 80054f0:	60fb      	str	r3, [r7, #12]
 80054f2:	4b60      	ldr	r3, [pc, #384]	@ (8005674 <HAL_GPIO_Init+0x30c>)
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	4a5f      	ldr	r2, [pc, #380]	@ (8005674 <HAL_GPIO_Init+0x30c>)
 80054f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80054fe:	4b5d      	ldr	r3, [pc, #372]	@ (8005674 <HAL_GPIO_Init+0x30c>)
 8005500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005502:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800550a:	4a5b      	ldr	r2, [pc, #364]	@ (8005678 <HAL_GPIO_Init+0x310>)
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	089b      	lsrs	r3, r3, #2
 8005510:	3302      	adds	r3, #2
 8005512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	f003 0303 	and.w	r3, r3, #3
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	220f      	movs	r2, #15
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	43db      	mvns	r3, r3
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	4013      	ands	r3, r2
 800552c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a52      	ldr	r2, [pc, #328]	@ (800567c <HAL_GPIO_Init+0x314>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d02b      	beq.n	800558e <HAL_GPIO_Init+0x226>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a51      	ldr	r2, [pc, #324]	@ (8005680 <HAL_GPIO_Init+0x318>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d025      	beq.n	800558a <HAL_GPIO_Init+0x222>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a50      	ldr	r2, [pc, #320]	@ (8005684 <HAL_GPIO_Init+0x31c>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d01f      	beq.n	8005586 <HAL_GPIO_Init+0x21e>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a4f      	ldr	r2, [pc, #316]	@ (8005688 <HAL_GPIO_Init+0x320>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d019      	beq.n	8005582 <HAL_GPIO_Init+0x21a>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a4e      	ldr	r2, [pc, #312]	@ (800568c <HAL_GPIO_Init+0x324>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d013      	beq.n	800557e <HAL_GPIO_Init+0x216>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a4d      	ldr	r2, [pc, #308]	@ (8005690 <HAL_GPIO_Init+0x328>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d00d      	beq.n	800557a <HAL_GPIO_Init+0x212>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a4c      	ldr	r2, [pc, #304]	@ (8005694 <HAL_GPIO_Init+0x32c>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d007      	beq.n	8005576 <HAL_GPIO_Init+0x20e>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a4b      	ldr	r2, [pc, #300]	@ (8005698 <HAL_GPIO_Init+0x330>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d101      	bne.n	8005572 <HAL_GPIO_Init+0x20a>
 800556e:	2307      	movs	r3, #7
 8005570:	e00e      	b.n	8005590 <HAL_GPIO_Init+0x228>
 8005572:	2308      	movs	r3, #8
 8005574:	e00c      	b.n	8005590 <HAL_GPIO_Init+0x228>
 8005576:	2306      	movs	r3, #6
 8005578:	e00a      	b.n	8005590 <HAL_GPIO_Init+0x228>
 800557a:	2305      	movs	r3, #5
 800557c:	e008      	b.n	8005590 <HAL_GPIO_Init+0x228>
 800557e:	2304      	movs	r3, #4
 8005580:	e006      	b.n	8005590 <HAL_GPIO_Init+0x228>
 8005582:	2303      	movs	r3, #3
 8005584:	e004      	b.n	8005590 <HAL_GPIO_Init+0x228>
 8005586:	2302      	movs	r3, #2
 8005588:	e002      	b.n	8005590 <HAL_GPIO_Init+0x228>
 800558a:	2301      	movs	r3, #1
 800558c:	e000      	b.n	8005590 <HAL_GPIO_Init+0x228>
 800558e:	2300      	movs	r3, #0
 8005590:	69fa      	ldr	r2, [r7, #28]
 8005592:	f002 0203 	and.w	r2, r2, #3
 8005596:	0092      	lsls	r2, r2, #2
 8005598:	4093      	lsls	r3, r2
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	4313      	orrs	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055a0:	4935      	ldr	r1, [pc, #212]	@ (8005678 <HAL_GPIO_Init+0x310>)
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	089b      	lsrs	r3, r3, #2
 80055a6:	3302      	adds	r3, #2
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055ae:	4b3b      	ldr	r3, [pc, #236]	@ (800569c <HAL_GPIO_Init+0x334>)
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	43db      	mvns	r3, r3
 80055b8:	69ba      	ldr	r2, [r7, #24]
 80055ba:	4013      	ands	r3, r2
 80055bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80055ca:	69ba      	ldr	r2, [r7, #24]
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055d2:	4a32      	ldr	r2, [pc, #200]	@ (800569c <HAL_GPIO_Init+0x334>)
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055d8:	4b30      	ldr	r3, [pc, #192]	@ (800569c <HAL_GPIO_Init+0x334>)
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	43db      	mvns	r3, r3
 80055e2:	69ba      	ldr	r2, [r7, #24]
 80055e4:	4013      	ands	r3, r2
 80055e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d003      	beq.n	80055fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80055fc:	4a27      	ldr	r2, [pc, #156]	@ (800569c <HAL_GPIO_Init+0x334>)
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005602:	4b26      	ldr	r3, [pc, #152]	@ (800569c <HAL_GPIO_Init+0x334>)
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	43db      	mvns	r3, r3
 800560c:	69ba      	ldr	r2, [r7, #24]
 800560e:	4013      	ands	r3, r2
 8005610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	4313      	orrs	r3, r2
 8005624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005626:	4a1d      	ldr	r2, [pc, #116]	@ (800569c <HAL_GPIO_Init+0x334>)
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800562c:	4b1b      	ldr	r3, [pc, #108]	@ (800569c <HAL_GPIO_Init+0x334>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	43db      	mvns	r3, r3
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	4013      	ands	r3, r2
 800563a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005650:	4a12      	ldr	r2, [pc, #72]	@ (800569c <HAL_GPIO_Init+0x334>)
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	3301      	adds	r3, #1
 800565a:	61fb      	str	r3, [r7, #28]
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	2b0f      	cmp	r3, #15
 8005660:	f67f ae90 	bls.w	8005384 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005664:	bf00      	nop
 8005666:	bf00      	nop
 8005668:	3724      	adds	r7, #36	@ 0x24
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40023800 	.word	0x40023800
 8005678:	40013800 	.word	0x40013800
 800567c:	40020000 	.word	0x40020000
 8005680:	40020400 	.word	0x40020400
 8005684:	40020800 	.word	0x40020800
 8005688:	40020c00 	.word	0x40020c00
 800568c:	40021000 	.word	0x40021000
 8005690:	40021400 	.word	0x40021400
 8005694:	40021800 	.word	0x40021800
 8005698:	40021c00 	.word	0x40021c00
 800569c:	40013c00 	.word	0x40013c00

080056a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	807b      	strh	r3, [r7, #2]
 80056ac:	4613      	mov	r3, r2
 80056ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80056b0:	787b      	ldrb	r3, [r7, #1]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056b6:	887a      	ldrh	r2, [r7, #2]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80056bc:	e003      	b.n	80056c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80056be:	887b      	ldrh	r3, [r7, #2]
 80056c0:	041a      	lsls	r2, r3, #16
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	619a      	str	r2, [r3, #24]
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
	...

080056d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d101      	bne.n	80056e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e12b      	b.n	800593e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d106      	bne.n	8005700 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f7fc f972 	bl	80019e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2224      	movs	r2, #36	@ 0x24
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f022 0201 	bic.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005726:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005736:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005738:	f001 fc20 	bl	8006f7c <HAL_RCC_GetPCLK1Freq>
 800573c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	4a81      	ldr	r2, [pc, #516]	@ (8005948 <HAL_I2C_Init+0x274>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d807      	bhi.n	8005758 <HAL_I2C_Init+0x84>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4a80      	ldr	r2, [pc, #512]	@ (800594c <HAL_I2C_Init+0x278>)
 800574c:	4293      	cmp	r3, r2
 800574e:	bf94      	ite	ls
 8005750:	2301      	movls	r3, #1
 8005752:	2300      	movhi	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	e006      	b.n	8005766 <HAL_I2C_Init+0x92>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	4a7d      	ldr	r2, [pc, #500]	@ (8005950 <HAL_I2C_Init+0x27c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	bf94      	ite	ls
 8005760:	2301      	movls	r3, #1
 8005762:	2300      	movhi	r3, #0
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d001      	beq.n	800576e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e0e7      	b.n	800593e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	4a78      	ldr	r2, [pc, #480]	@ (8005954 <HAL_I2C_Init+0x280>)
 8005772:	fba2 2303 	umull	r2, r3, r2, r3
 8005776:	0c9b      	lsrs	r3, r3, #18
 8005778:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	430a      	orrs	r2, r1
 800578c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6a1b      	ldr	r3, [r3, #32]
 8005794:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	4a6a      	ldr	r2, [pc, #424]	@ (8005948 <HAL_I2C_Init+0x274>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d802      	bhi.n	80057a8 <HAL_I2C_Init+0xd4>
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	3301      	adds	r3, #1
 80057a6:	e009      	b.n	80057bc <HAL_I2C_Init+0xe8>
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80057ae:	fb02 f303 	mul.w	r3, r2, r3
 80057b2:	4a69      	ldr	r2, [pc, #420]	@ (8005958 <HAL_I2C_Init+0x284>)
 80057b4:	fba2 2303 	umull	r2, r3, r2, r3
 80057b8:	099b      	lsrs	r3, r3, #6
 80057ba:	3301      	adds	r3, #1
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	6812      	ldr	r2, [r2, #0]
 80057c0:	430b      	orrs	r3, r1
 80057c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80057ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	495c      	ldr	r1, [pc, #368]	@ (8005948 <HAL_I2C_Init+0x274>)
 80057d8:	428b      	cmp	r3, r1
 80057da:	d819      	bhi.n	8005810 <HAL_I2C_Init+0x13c>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	1e59      	subs	r1, r3, #1
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80057ea:	1c59      	adds	r1, r3, #1
 80057ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80057f0:	400b      	ands	r3, r1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <HAL_I2C_Init+0x138>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1e59      	subs	r1, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	fbb1 f3f3 	udiv	r3, r1, r3
 8005804:	3301      	adds	r3, #1
 8005806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800580a:	e051      	b.n	80058b0 <HAL_I2C_Init+0x1dc>
 800580c:	2304      	movs	r3, #4
 800580e:	e04f      	b.n	80058b0 <HAL_I2C_Init+0x1dc>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d111      	bne.n	800583c <HAL_I2C_Init+0x168>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	1e58      	subs	r0, r3, #1
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6859      	ldr	r1, [r3, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	005b      	lsls	r3, r3, #1
 8005824:	440b      	add	r3, r1
 8005826:	fbb0 f3f3 	udiv	r3, r0, r3
 800582a:	3301      	adds	r3, #1
 800582c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005830:	2b00      	cmp	r3, #0
 8005832:	bf0c      	ite	eq
 8005834:	2301      	moveq	r3, #1
 8005836:	2300      	movne	r3, #0
 8005838:	b2db      	uxtb	r3, r3
 800583a:	e012      	b.n	8005862 <HAL_I2C_Init+0x18e>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	1e58      	subs	r0, r3, #1
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6859      	ldr	r1, [r3, #4]
 8005844:	460b      	mov	r3, r1
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	440b      	add	r3, r1
 800584a:	0099      	lsls	r1, r3, #2
 800584c:	440b      	add	r3, r1
 800584e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005852:	3301      	adds	r3, #1
 8005854:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005858:	2b00      	cmp	r3, #0
 800585a:	bf0c      	ite	eq
 800585c:	2301      	moveq	r3, #1
 800585e:	2300      	movne	r3, #0
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <HAL_I2C_Init+0x196>
 8005866:	2301      	movs	r3, #1
 8005868:	e022      	b.n	80058b0 <HAL_I2C_Init+0x1dc>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10e      	bne.n	8005890 <HAL_I2C_Init+0x1bc>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	1e58      	subs	r0, r3, #1
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6859      	ldr	r1, [r3, #4]
 800587a:	460b      	mov	r3, r1
 800587c:	005b      	lsls	r3, r3, #1
 800587e:	440b      	add	r3, r1
 8005880:	fbb0 f3f3 	udiv	r3, r0, r3
 8005884:	3301      	adds	r3, #1
 8005886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800588a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800588e:	e00f      	b.n	80058b0 <HAL_I2C_Init+0x1dc>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	1e58      	subs	r0, r3, #1
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6859      	ldr	r1, [r3, #4]
 8005898:	460b      	mov	r3, r1
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	440b      	add	r3, r1
 800589e:	0099      	lsls	r1, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80058a6:	3301      	adds	r3, #1
 80058a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80058b0:	6879      	ldr	r1, [r7, #4]
 80058b2:	6809      	ldr	r1, [r1, #0]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	69da      	ldr	r2, [r3, #28]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80058de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6911      	ldr	r1, [r2, #16]
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	68d2      	ldr	r2, [r2, #12]
 80058ea:	4311      	orrs	r1, r2
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	6812      	ldr	r2, [r2, #0]
 80058f0:	430b      	orrs	r3, r1
 80058f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	695a      	ldr	r2, [r3, #20]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	430a      	orrs	r2, r1
 800590e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0201 	orr.w	r2, r2, #1
 800591e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2220      	movs	r2, #32
 800592a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	000186a0 	.word	0x000186a0
 800594c:	001e847f 	.word	0x001e847f
 8005950:	003d08ff 	.word	0x003d08ff
 8005954:	431bde83 	.word	0x431bde83
 8005958:	10624dd3 	.word	0x10624dd3

0800595c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b088      	sub	sp, #32
 8005960:	af02      	add	r7, sp, #8
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	461a      	mov	r2, r3
 800596a:	4603      	mov	r3, r0
 800596c:	817b      	strh	r3, [r7, #10]
 800596e:	460b      	mov	r3, r1
 8005970:	813b      	strh	r3, [r7, #8]
 8005972:	4613      	mov	r3, r2
 8005974:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005976:	f7ff fbb5 	bl	80050e4 <HAL_GetTick>
 800597a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005982:	b2db      	uxtb	r3, r3
 8005984:	2b20      	cmp	r3, #32
 8005986:	f040 80d9 	bne.w	8005b3c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	2319      	movs	r3, #25
 8005990:	2201      	movs	r2, #1
 8005992:	496d      	ldr	r1, [pc, #436]	@ (8005b48 <HAL_I2C_Mem_Write+0x1ec>)
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f000 fc8b 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d001      	beq.n	80059a4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80059a0:	2302      	movs	r3, #2
 80059a2:	e0cc      	b.n	8005b3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <HAL_I2C_Mem_Write+0x56>
 80059ae:	2302      	movs	r3, #2
 80059b0:	e0c5      	b.n	8005b3e <HAL_I2C_Mem_Write+0x1e2>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d007      	beq.n	80059d8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0201 	orr.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2221      	movs	r2, #33	@ 0x21
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2240      	movs	r2, #64	@ 0x40
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6a3a      	ldr	r2, [r7, #32]
 8005a02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4a4d      	ldr	r2, [pc, #308]	@ (8005b4c <HAL_I2C_Mem_Write+0x1f0>)
 8005a18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a1a:	88f8      	ldrh	r0, [r7, #6]
 8005a1c:	893a      	ldrh	r2, [r7, #8]
 8005a1e:	8979      	ldrh	r1, [r7, #10]
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	9301      	str	r3, [sp, #4]
 8005a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	4603      	mov	r3, r0
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 fac2 	bl	8005fb4 <I2C_RequestMemoryWrite>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d052      	beq.n	8005adc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e081      	b.n	8005b3e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 fd50 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00d      	beq.n	8005a66 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4e:	2b04      	cmp	r3, #4
 8005a50:	d107      	bne.n	8005a62 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e06b      	b.n	8005b3e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6a:	781a      	ldrb	r2, [r3, #0]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a76:	1c5a      	adds	r2, r3, #1
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a80:	3b01      	subs	r3, #1
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	b29a      	uxth	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b04      	cmp	r3, #4
 8005aa2:	d11b      	bne.n	8005adc <HAL_I2C_Mem_Write+0x180>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d017      	beq.n	8005adc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab0:	781a      	ldrb	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abc:	1c5a      	adds	r2, r3, #1
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1aa      	bne.n	8005a3a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 fd43 	bl	8006574 <I2C_WaitOnBTFFlagUntilTimeout>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00d      	beq.n	8005b10 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af8:	2b04      	cmp	r3, #4
 8005afa:	d107      	bne.n	8005b0c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b0a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e016      	b.n	8005b3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2220      	movs	r2, #32
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	e000      	b.n	8005b3e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005b3c:	2302      	movs	r3, #2
  }
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	00100002 	.word	0x00100002
 8005b4c:	ffff0000 	.word	0xffff0000

08005b50 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b08c      	sub	sp, #48	@ 0x30
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	4608      	mov	r0, r1
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4603      	mov	r3, r0
 8005b60:	817b      	strh	r3, [r7, #10]
 8005b62:	460b      	mov	r3, r1
 8005b64:	813b      	strh	r3, [r7, #8]
 8005b66:	4613      	mov	r3, r2
 8005b68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b6a:	f7ff fabb 	bl	80050e4 <HAL_GetTick>
 8005b6e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b20      	cmp	r3, #32
 8005b7a:	f040 8214 	bne.w	8005fa6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	2319      	movs	r3, #25
 8005b84:	2201      	movs	r2, #1
 8005b86:	497b      	ldr	r1, [pc, #492]	@ (8005d74 <HAL_I2C_Mem_Read+0x224>)
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 fb91 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d001      	beq.n	8005b98 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005b94:	2302      	movs	r3, #2
 8005b96:	e207      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <HAL_I2C_Mem_Read+0x56>
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	e200      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d007      	beq.n	8005bcc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2222      	movs	r2, #34	@ 0x22
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2240      	movs	r2, #64	@ 0x40
 8005be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005bfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	4a5b      	ldr	r2, [pc, #364]	@ (8005d78 <HAL_I2C_Mem_Read+0x228>)
 8005c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c0e:	88f8      	ldrh	r0, [r7, #6]
 8005c10:	893a      	ldrh	r2, [r7, #8]
 8005c12:	8979      	ldrh	r1, [r7, #10]
 8005c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c16:	9301      	str	r3, [sp, #4]
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 fa5e 	bl	80060e0 <I2C_RequestMemoryRead>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e1bc      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d113      	bne.n	8005c5e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c36:	2300      	movs	r3, #0
 8005c38:	623b      	str	r3, [r7, #32]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	623b      	str	r3, [r7, #32]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	623b      	str	r3, [r7, #32]
 8005c4a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c5a:	601a      	str	r2, [r3, #0]
 8005c5c:	e190      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d11b      	bne.n	8005c9e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c76:	2300      	movs	r3, #0
 8005c78:	61fb      	str	r3, [r7, #28]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	61fb      	str	r3, [r7, #28]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	61fb      	str	r3, [r7, #28]
 8005c8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c9a:	601a      	str	r2, [r3, #0]
 8005c9c:	e170      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d11b      	bne.n	8005cde <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cb4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	61bb      	str	r3, [r7, #24]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	61bb      	str	r3, [r7, #24]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	61bb      	str	r3, [r7, #24]
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	e150      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005cf4:	e144      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cfa:	2b03      	cmp	r3, #3
 8005cfc:	f200 80f1 	bhi.w	8005ee2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d123      	bne.n	8005d50 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d0a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 fc79 	bl	8006604 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d001      	beq.n	8005d1c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e145      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	691a      	ldr	r2, [r3, #16]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	b2d2      	uxtb	r2, r2
 8005d28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2e:	1c5a      	adds	r2, r3, #1
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	3b01      	subs	r3, #1
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d4e:	e117      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d14e      	bne.n	8005df6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	9300      	str	r3, [sp, #0]
 8005d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5e:	2200      	movs	r2, #0
 8005d60:	4906      	ldr	r1, [pc, #24]	@ (8005d7c <HAL_I2C_Mem_Read+0x22c>)
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	f000 faa4 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d008      	beq.n	8005d80 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e11a      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
 8005d72:	bf00      	nop
 8005d74:	00100002 	.word	0x00100002
 8005d78:	ffff0000 	.word	0xffff0000
 8005d7c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	691a      	ldr	r2, [r3, #16]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	1c5a      	adds	r2, r3, #1
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dac:	3b01      	subs	r3, #1
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005df4:	e0c4      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	496c      	ldr	r1, [pc, #432]	@ (8005fb0 <HAL_I2C_Mem_Read+0x460>)
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f000 fa55 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d001      	beq.n	8005e10 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e0cb      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691a      	ldr	r2, [r3, #16]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	b29a      	uxth	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4955      	ldr	r1, [pc, #340]	@ (8005fb0 <HAL_I2C_Mem_Read+0x460>)
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 fa27 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d001      	beq.n	8005e6c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e09d      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	691a      	ldr	r2, [r3, #16]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e86:	b2d2      	uxtb	r2, r2
 8005e88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e98:	3b01      	subs	r3, #1
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	691a      	ldr	r2, [r3, #16]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	b2d2      	uxtb	r2, r2
 8005eba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec0:	1c5a      	adds	r2, r3, #1
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ee0:	e04e      	b.n	8005f80 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 fb8c 	bl	8006604 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e058      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f12:	3b01      	subs	r3, #1
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	3b01      	subs	r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	f003 0304 	and.w	r3, r3, #4
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d124      	bne.n	8005f80 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d107      	bne.n	8005f4e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f4c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f58:	b2d2      	uxtb	r2, r2
 8005f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f47f aeb6 	bne.w	8005cf6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2220      	movs	r2, #32
 8005f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e000      	b.n	8005fa8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005fa6:	2302      	movs	r3, #2
  }
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3728      	adds	r7, #40	@ 0x28
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	00010004 	.word	0x00010004

08005fb4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b088      	sub	sp, #32
 8005fb8:	af02      	add	r7, sp, #8
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	4608      	mov	r0, r1
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	817b      	strh	r3, [r7, #10]
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	813b      	strh	r3, [r7, #8]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fdc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f000 f960 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00d      	beq.n	8006012 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006004:	d103      	bne.n	800600e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800600c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	e05f      	b.n	80060d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006012:	897b      	ldrh	r3, [r7, #10]
 8006014:	b2db      	uxtb	r3, r3
 8006016:	461a      	mov	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006020:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006024:	6a3a      	ldr	r2, [r7, #32]
 8006026:	492d      	ldr	r1, [pc, #180]	@ (80060dc <I2C_RequestMemoryWrite+0x128>)
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 f9bb 	bl	80063a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e04c      	b.n	80060d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006038:	2300      	movs	r3, #0
 800603a:	617b      	str	r3, [r7, #20]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	617b      	str	r3, [r7, #20]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	617b      	str	r3, [r7, #20]
 800604c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800604e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006050:	6a39      	ldr	r1, [r7, #32]
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f000 fa46 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00d      	beq.n	800607a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	2b04      	cmp	r3, #4
 8006064:	d107      	bne.n	8006076 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006074:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e02b      	b.n	80060d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800607a:	88fb      	ldrh	r3, [r7, #6]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d105      	bne.n	800608c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006080:	893b      	ldrh	r3, [r7, #8]
 8006082:	b2da      	uxtb	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	611a      	str	r2, [r3, #16]
 800608a:	e021      	b.n	80060d0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800608c:	893b      	ldrh	r3, [r7, #8]
 800608e:	0a1b      	lsrs	r3, r3, #8
 8006090:	b29b      	uxth	r3, r3
 8006092:	b2da      	uxtb	r2, r3
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800609a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800609c:	6a39      	ldr	r1, [r7, #32]
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 fa20 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00d      	beq.n	80060c6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ae:	2b04      	cmp	r3, #4
 80060b0:	d107      	bne.n	80060c2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e005      	b.n	80060d2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060c6:	893b      	ldrh	r3, [r7, #8]
 80060c8:	b2da      	uxtb	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3718      	adds	r7, #24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	00010002 	.word	0x00010002

080060e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b088      	sub	sp, #32
 80060e4:	af02      	add	r7, sp, #8
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	4608      	mov	r0, r1
 80060ea:	4611      	mov	r1, r2
 80060ec:	461a      	mov	r2, r3
 80060ee:	4603      	mov	r3, r0
 80060f0:	817b      	strh	r3, [r7, #10]
 80060f2:	460b      	mov	r3, r1
 80060f4:	813b      	strh	r3, [r7, #8]
 80060f6:	4613      	mov	r3, r2
 80060f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006108:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006118:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800611a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	6a3b      	ldr	r3, [r7, #32]
 8006120:	2200      	movs	r2, #0
 8006122:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f000 f8c2 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00d      	beq.n	800614e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800613c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006140:	d103      	bne.n	800614a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006148:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e0aa      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800614e:	897b      	ldrh	r3, [r7, #10]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	461a      	mov	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800615c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006160:	6a3a      	ldr	r2, [r7, #32]
 8006162:	4952      	ldr	r1, [pc, #328]	@ (80062ac <I2C_RequestMemoryRead+0x1cc>)
 8006164:	68f8      	ldr	r0, [r7, #12]
 8006166:	f000 f91d 	bl	80063a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800616a:	4603      	mov	r3, r0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e097      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006174:	2300      	movs	r3, #0
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800618a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800618c:	6a39      	ldr	r1, [r7, #32]
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 f9a8 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00d      	beq.n	80061b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619e:	2b04      	cmp	r3, #4
 80061a0:	d107      	bne.n	80061b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e076      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061b6:	88fb      	ldrh	r3, [r7, #6]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d105      	bne.n	80061c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061bc:	893b      	ldrh	r3, [r7, #8]
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	611a      	str	r2, [r3, #16]
 80061c6:	e021      	b.n	800620c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80061c8:	893b      	ldrh	r3, [r7, #8]
 80061ca:	0a1b      	lsrs	r3, r3, #8
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d8:	6a39      	ldr	r1, [r7, #32]
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f000 f982 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00d      	beq.n	8006202 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ea:	2b04      	cmp	r3, #4
 80061ec:	d107      	bne.n	80061fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e050      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006202:	893b      	ldrh	r3, [r7, #8]
 8006204:	b2da      	uxtb	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800620c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800620e:	6a39      	ldr	r1, [r7, #32]
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 f967 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00d      	beq.n	8006238 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006220:	2b04      	cmp	r3, #4
 8006222:	d107      	bne.n	8006234 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006232:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e035      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006246:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	2200      	movs	r2, #0
 8006250:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f000 f82b 	bl	80062b0 <I2C_WaitOnFlagUntilTimeout>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00d      	beq.n	800627c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800626a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800626e:	d103      	bne.n	8006278 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006276:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e013      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800627c:	897b      	ldrh	r3, [r7, #10]
 800627e:	b2db      	uxtb	r3, r3
 8006280:	f043 0301 	orr.w	r3, r3, #1
 8006284:	b2da      	uxtb	r2, r3
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800628c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628e:	6a3a      	ldr	r2, [r7, #32]
 8006290:	4906      	ldr	r1, [pc, #24]	@ (80062ac <I2C_RequestMemoryRead+0x1cc>)
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	f000 f886 	bl	80063a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d001      	beq.n	80062a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e000      	b.n	80062a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3718      	adds	r7, #24
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	00010002 	.word	0x00010002

080062b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	603b      	str	r3, [r7, #0]
 80062bc:	4613      	mov	r3, r2
 80062be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062c0:	e048      	b.n	8006354 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c8:	d044      	beq.n	8006354 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ca:	f7fe ff0b 	bl	80050e4 <HAL_GetTick>
 80062ce:	4602      	mov	r2, r0
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	683a      	ldr	r2, [r7, #0]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d302      	bcc.n	80062e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d139      	bne.n	8006354 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	0c1b      	lsrs	r3, r3, #16
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d10d      	bne.n	8006306 <I2C_WaitOnFlagUntilTimeout+0x56>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	43da      	mvns	r2, r3
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	4013      	ands	r3, r2
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	bf0c      	ite	eq
 80062fc:	2301      	moveq	r3, #1
 80062fe:	2300      	movne	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	461a      	mov	r2, r3
 8006304:	e00c      	b.n	8006320 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	43da      	mvns	r2, r3
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	4013      	ands	r3, r2
 8006312:	b29b      	uxth	r3, r3
 8006314:	2b00      	cmp	r3, #0
 8006316:	bf0c      	ite	eq
 8006318:	2301      	moveq	r3, #1
 800631a:	2300      	movne	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	461a      	mov	r2, r3
 8006320:	79fb      	ldrb	r3, [r7, #7]
 8006322:	429a      	cmp	r2, r3
 8006324:	d116      	bne.n	8006354 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2220      	movs	r2, #32
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006340:	f043 0220 	orr.w	r2, r3, #32
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e023      	b.n	800639c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	0c1b      	lsrs	r3, r3, #16
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b01      	cmp	r3, #1
 800635c:	d10d      	bne.n	800637a <I2C_WaitOnFlagUntilTimeout+0xca>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	43da      	mvns	r2, r3
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	4013      	ands	r3, r2
 800636a:	b29b      	uxth	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	bf0c      	ite	eq
 8006370:	2301      	moveq	r3, #1
 8006372:	2300      	movne	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	461a      	mov	r2, r3
 8006378:	e00c      	b.n	8006394 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	43da      	mvns	r2, r3
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	4013      	ands	r3, r2
 8006386:	b29b      	uxth	r3, r3
 8006388:	2b00      	cmp	r3, #0
 800638a:	bf0c      	ite	eq
 800638c:	2301      	moveq	r3, #1
 800638e:	2300      	movne	r3, #0
 8006390:	b2db      	uxtb	r3, r3
 8006392:	461a      	mov	r2, r3
 8006394:	79fb      	ldrb	r3, [r7, #7]
 8006396:	429a      	cmp	r2, r3
 8006398:	d093      	beq.n	80062c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063b2:	e071      	b.n	8006498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063c2:	d123      	bne.n	800640c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80063dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f8:	f043 0204 	orr.w	r2, r3, #4
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e067      	b.n	80064dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006412:	d041      	beq.n	8006498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006414:	f7fe fe66 	bl	80050e4 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	429a      	cmp	r2, r3
 8006422:	d302      	bcc.n	800642a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d136      	bne.n	8006498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	0c1b      	lsrs	r3, r3, #16
 800642e:	b2db      	uxtb	r3, r3
 8006430:	2b01      	cmp	r3, #1
 8006432:	d10c      	bne.n	800644e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	43da      	mvns	r2, r3
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	4013      	ands	r3, r2
 8006440:	b29b      	uxth	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	bf14      	ite	ne
 8006446:	2301      	movne	r3, #1
 8006448:	2300      	moveq	r3, #0
 800644a:	b2db      	uxtb	r3, r3
 800644c:	e00b      	b.n	8006466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	699b      	ldr	r3, [r3, #24]
 8006454:	43da      	mvns	r2, r3
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	4013      	ands	r3, r2
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	bf14      	ite	ne
 8006460:	2301      	movne	r3, #1
 8006462:	2300      	moveq	r3, #0
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d016      	beq.n	8006498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2220      	movs	r2, #32
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006484:	f043 0220 	orr.w	r2, r3, #32
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e021      	b.n	80064dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	0c1b      	lsrs	r3, r3, #16
 800649c:	b2db      	uxtb	r3, r3
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d10c      	bne.n	80064bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	695b      	ldr	r3, [r3, #20]
 80064a8:	43da      	mvns	r2, r3
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	4013      	ands	r3, r2
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	bf14      	ite	ne
 80064b4:	2301      	movne	r3, #1
 80064b6:	2300      	moveq	r3, #0
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	e00b      	b.n	80064d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	43da      	mvns	r2, r3
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4013      	ands	r3, r2
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	bf14      	ite	ne
 80064ce:	2301      	movne	r3, #1
 80064d0:	2300      	moveq	r3, #0
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f47f af6d 	bne.w	80063b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80064f0:	e034      	b.n	800655c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 f8e3 	bl	80066be <I2C_IsAcknowledgeFailed>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e034      	b.n	800656c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006508:	d028      	beq.n	800655c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800650a:	f7fe fdeb 	bl	80050e4 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	429a      	cmp	r2, r3
 8006518:	d302      	bcc.n	8006520 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d11d      	bne.n	800655c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800652a:	2b80      	cmp	r3, #128	@ 0x80
 800652c:	d016      	beq.n	800655c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006548:	f043 0220 	orr.w	r2, r3, #32
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e007      	b.n	800656c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006566:	2b80      	cmp	r3, #128	@ 0x80
 8006568:	d1c3      	bne.n	80064f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3710      	adds	r7, #16
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006580:	e034      	b.n	80065ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006582:	68f8      	ldr	r0, [r7, #12]
 8006584:	f000 f89b 	bl	80066be <I2C_IsAcknowledgeFailed>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d001      	beq.n	8006592 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e034      	b.n	80065fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006598:	d028      	beq.n	80065ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800659a:	f7fe fda3 	bl	80050e4 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d302      	bcc.n	80065b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d11d      	bne.n	80065ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f003 0304 	and.w	r3, r3, #4
 80065ba:	2b04      	cmp	r3, #4
 80065bc:	d016      	beq.n	80065ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d8:	f043 0220 	orr.w	r2, r3, #32
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e007      	b.n	80065fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	f003 0304 	and.w	r3, r3, #4
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	d1c3      	bne.n	8006582 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006610:	e049      	b.n	80066a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	695b      	ldr	r3, [r3, #20]
 8006618:	f003 0310 	and.w	r3, r3, #16
 800661c:	2b10      	cmp	r3, #16
 800661e:	d119      	bne.n	8006654 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f06f 0210 	mvn.w	r2, #16
 8006628:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2220      	movs	r2, #32
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	e030      	b.n	80066b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006654:	f7fe fd46 	bl	80050e4 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	429a      	cmp	r2, r3
 8006662:	d302      	bcc.n	800666a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d11d      	bne.n	80066a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	695b      	ldr	r3, [r3, #20]
 8006670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006674:	2b40      	cmp	r3, #64	@ 0x40
 8006676:	d016      	beq.n	80066a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2220      	movs	r2, #32
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006692:	f043 0220 	orr.w	r2, r3, #32
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e007      	b.n	80066b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b0:	2b40      	cmp	r3, #64	@ 0x40
 80066b2:	d1ae      	bne.n	8006612 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3710      	adds	r7, #16
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80066be:	b480      	push	{r7}
 80066c0:	b083      	sub	sp, #12
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066d4:	d11b      	bne.n	800670e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80066de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2220      	movs	r2, #32
 80066ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066fa:	f043 0204 	orr.w	r2, r3, #4
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e000      	b.n	8006710 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b086      	sub	sp, #24
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e267      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b00      	cmp	r3, #0
 8006738:	d075      	beq.n	8006826 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800673a:	4b88      	ldr	r3, [pc, #544]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 030c 	and.w	r3, r3, #12
 8006742:	2b04      	cmp	r3, #4
 8006744:	d00c      	beq.n	8006760 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006746:	4b85      	ldr	r3, [pc, #532]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800674e:	2b08      	cmp	r3, #8
 8006750:	d112      	bne.n	8006778 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006752:	4b82      	ldr	r3, [pc, #520]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800675a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800675e:	d10b      	bne.n	8006778 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006760:	4b7e      	ldr	r3, [pc, #504]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d05b      	beq.n	8006824 <HAL_RCC_OscConfig+0x108>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d157      	bne.n	8006824 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e242      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006780:	d106      	bne.n	8006790 <HAL_RCC_OscConfig+0x74>
 8006782:	4b76      	ldr	r3, [pc, #472]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a75      	ldr	r2, [pc, #468]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800678c:	6013      	str	r3, [r2, #0]
 800678e:	e01d      	b.n	80067cc <HAL_RCC_OscConfig+0xb0>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006798:	d10c      	bne.n	80067b4 <HAL_RCC_OscConfig+0x98>
 800679a:	4b70      	ldr	r3, [pc, #448]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a6f      	ldr	r2, [pc, #444]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067a4:	6013      	str	r3, [r2, #0]
 80067a6:	4b6d      	ldr	r3, [pc, #436]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a6c      	ldr	r2, [pc, #432]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067b0:	6013      	str	r3, [r2, #0]
 80067b2:	e00b      	b.n	80067cc <HAL_RCC_OscConfig+0xb0>
 80067b4:	4b69      	ldr	r3, [pc, #420]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a68      	ldr	r2, [pc, #416]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067be:	6013      	str	r3, [r2, #0]
 80067c0:	4b66      	ldr	r3, [pc, #408]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a65      	ldr	r2, [pc, #404]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d013      	beq.n	80067fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d4:	f7fe fc86 	bl	80050e4 <HAL_GetTick>
 80067d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067da:	e008      	b.n	80067ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067dc:	f7fe fc82 	bl	80050e4 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b64      	cmp	r3, #100	@ 0x64
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e207      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ee:	4b5b      	ldr	r3, [pc, #364]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d0f0      	beq.n	80067dc <HAL_RCC_OscConfig+0xc0>
 80067fa:	e014      	b.n	8006826 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067fc:	f7fe fc72 	bl	80050e4 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006804:	f7fe fc6e 	bl	80050e4 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b64      	cmp	r3, #100	@ 0x64
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e1f3      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006816:	4b51      	ldr	r3, [pc, #324]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f0      	bne.n	8006804 <HAL_RCC_OscConfig+0xe8>
 8006822:	e000      	b.n	8006826 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006824:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d063      	beq.n	80068fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006832:	4b4a      	ldr	r3, [pc, #296]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	f003 030c 	and.w	r3, r3, #12
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00b      	beq.n	8006856 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800683e:	4b47      	ldr	r3, [pc, #284]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006846:	2b08      	cmp	r3, #8
 8006848:	d11c      	bne.n	8006884 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800684a:	4b44      	ldr	r3, [pc, #272]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d116      	bne.n	8006884 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006856:	4b41      	ldr	r3, [pc, #260]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d005      	beq.n	800686e <HAL_RCC_OscConfig+0x152>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d001      	beq.n	800686e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e1c7      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800686e:	4b3b      	ldr	r3, [pc, #236]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	00db      	lsls	r3, r3, #3
 800687c:	4937      	ldr	r1, [pc, #220]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 800687e:	4313      	orrs	r3, r2
 8006880:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006882:	e03a      	b.n	80068fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d020      	beq.n	80068ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800688c:	4b34      	ldr	r3, [pc, #208]	@ (8006960 <HAL_RCC_OscConfig+0x244>)
 800688e:	2201      	movs	r2, #1
 8006890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006892:	f7fe fc27 	bl	80050e4 <HAL_GetTick>
 8006896:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006898:	e008      	b.n	80068ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800689a:	f7fe fc23 	bl	80050e4 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d901      	bls.n	80068ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e1a8      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ac:	4b2b      	ldr	r3, [pc, #172]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d0f0      	beq.n	800689a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068b8:	4b28      	ldr	r3, [pc, #160]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	4925      	ldr	r1, [pc, #148]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	600b      	str	r3, [r1, #0]
 80068cc:	e015      	b.n	80068fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068ce:	4b24      	ldr	r3, [pc, #144]	@ (8006960 <HAL_RCC_OscConfig+0x244>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d4:	f7fe fc06 	bl	80050e4 <HAL_GetTick>
 80068d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068da:	e008      	b.n	80068ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068dc:	f7fe fc02 	bl	80050e4 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d901      	bls.n	80068ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	e187      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ee:	4b1b      	ldr	r3, [pc, #108]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1f0      	bne.n	80068dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0308 	and.w	r3, r3, #8
 8006902:	2b00      	cmp	r3, #0
 8006904:	d036      	beq.n	8006974 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d016      	beq.n	800693c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800690e:	4b15      	ldr	r3, [pc, #84]	@ (8006964 <HAL_RCC_OscConfig+0x248>)
 8006910:	2201      	movs	r2, #1
 8006912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006914:	f7fe fbe6 	bl	80050e4 <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800691c:	f7fe fbe2 	bl	80050e4 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b02      	cmp	r3, #2
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e167      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800692e:	4b0b      	ldr	r3, [pc, #44]	@ (800695c <HAL_RCC_OscConfig+0x240>)
 8006930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006932:	f003 0302 	and.w	r3, r3, #2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d0f0      	beq.n	800691c <HAL_RCC_OscConfig+0x200>
 800693a:	e01b      	b.n	8006974 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800693c:	4b09      	ldr	r3, [pc, #36]	@ (8006964 <HAL_RCC_OscConfig+0x248>)
 800693e:	2200      	movs	r2, #0
 8006940:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006942:	f7fe fbcf 	bl	80050e4 <HAL_GetTick>
 8006946:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006948:	e00e      	b.n	8006968 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800694a:	f7fe fbcb 	bl	80050e4 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	2b02      	cmp	r3, #2
 8006956:	d907      	bls.n	8006968 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006958:	2303      	movs	r3, #3
 800695a:	e150      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
 800695c:	40023800 	.word	0x40023800
 8006960:	42470000 	.word	0x42470000
 8006964:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006968:	4b88      	ldr	r3, [pc, #544]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 800696a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1ea      	bne.n	800694a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0304 	and.w	r3, r3, #4
 800697c:	2b00      	cmp	r3, #0
 800697e:	f000 8097 	beq.w	8006ab0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006982:	2300      	movs	r3, #0
 8006984:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006986:	4b81      	ldr	r3, [pc, #516]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800698a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10f      	bne.n	80069b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006992:	2300      	movs	r3, #0
 8006994:	60bb      	str	r3, [r7, #8]
 8006996:	4b7d      	ldr	r3, [pc, #500]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699a:	4a7c      	ldr	r2, [pc, #496]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 800699c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80069a2:	4b7a      	ldr	r3, [pc, #488]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 80069a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069aa:	60bb      	str	r3, [r7, #8]
 80069ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069ae:	2301      	movs	r3, #1
 80069b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069b2:	4b77      	ldr	r3, [pc, #476]	@ (8006b90 <HAL_RCC_OscConfig+0x474>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d118      	bne.n	80069f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069be:	4b74      	ldr	r3, [pc, #464]	@ (8006b90 <HAL_RCC_OscConfig+0x474>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a73      	ldr	r2, [pc, #460]	@ (8006b90 <HAL_RCC_OscConfig+0x474>)
 80069c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069ca:	f7fe fb8b 	bl	80050e4 <HAL_GetTick>
 80069ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069d0:	e008      	b.n	80069e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069d2:	f7fe fb87 	bl	80050e4 <HAL_GetTick>
 80069d6:	4602      	mov	r2, r0
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	2b02      	cmp	r3, #2
 80069de:	d901      	bls.n	80069e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80069e0:	2303      	movs	r3, #3
 80069e2:	e10c      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e4:	4b6a      	ldr	r3, [pc, #424]	@ (8006b90 <HAL_RCC_OscConfig+0x474>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d0f0      	beq.n	80069d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d106      	bne.n	8006a06 <HAL_RCC_OscConfig+0x2ea>
 80069f8:	4b64      	ldr	r3, [pc, #400]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 80069fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069fc:	4a63      	ldr	r2, [pc, #396]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 80069fe:	f043 0301 	orr.w	r3, r3, #1
 8006a02:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a04:	e01c      	b.n	8006a40 <HAL_RCC_OscConfig+0x324>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	2b05      	cmp	r3, #5
 8006a0c:	d10c      	bne.n	8006a28 <HAL_RCC_OscConfig+0x30c>
 8006a0e:	4b5f      	ldr	r3, [pc, #380]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a12:	4a5e      	ldr	r2, [pc, #376]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a14:	f043 0304 	orr.w	r3, r3, #4
 8006a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a1e:	4a5b      	ldr	r2, [pc, #364]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a20:	f043 0301 	orr.w	r3, r3, #1
 8006a24:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a26:	e00b      	b.n	8006a40 <HAL_RCC_OscConfig+0x324>
 8006a28:	4b58      	ldr	r3, [pc, #352]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a2c:	4a57      	ldr	r2, [pc, #348]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a2e:	f023 0301 	bic.w	r3, r3, #1
 8006a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a34:	4b55      	ldr	r3, [pc, #340]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a38:	4a54      	ldr	r2, [pc, #336]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a3a:	f023 0304 	bic.w	r3, r3, #4
 8006a3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d015      	beq.n	8006a74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a48:	f7fe fb4c 	bl	80050e4 <HAL_GetTick>
 8006a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a4e:	e00a      	b.n	8006a66 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a50:	f7fe fb48 	bl	80050e4 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e0cb      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a66:	4b49      	ldr	r3, [pc, #292]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d0ee      	beq.n	8006a50 <HAL_RCC_OscConfig+0x334>
 8006a72:	e014      	b.n	8006a9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a74:	f7fe fb36 	bl	80050e4 <HAL_GetTick>
 8006a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a7a:	e00a      	b.n	8006a92 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a7c:	f7fe fb32 	bl	80050e4 <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d901      	bls.n	8006a92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e0b5      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a92:	4b3e      	ldr	r3, [pc, #248]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1ee      	bne.n	8006a7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a9e:	7dfb      	ldrb	r3, [r7, #23]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d105      	bne.n	8006ab0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aa4:	4b39      	ldr	r3, [pc, #228]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa8:	4a38      	ldr	r2, [pc, #224]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	699b      	ldr	r3, [r3, #24]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f000 80a1 	beq.w	8006bfc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006aba:	4b34      	ldr	r3, [pc, #208]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f003 030c 	and.w	r3, r3, #12
 8006ac2:	2b08      	cmp	r3, #8
 8006ac4:	d05c      	beq.n	8006b80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d141      	bne.n	8006b52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ace:	4b31      	ldr	r3, [pc, #196]	@ (8006b94 <HAL_RCC_OscConfig+0x478>)
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ad4:	f7fe fb06 	bl	80050e4 <HAL_GetTick>
 8006ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ada:	e008      	b.n	8006aee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006adc:	f7fe fb02 	bl	80050e4 <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d901      	bls.n	8006aee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e087      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aee:	4b27      	ldr	r3, [pc, #156]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1f0      	bne.n	8006adc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69da      	ldr	r2, [r3, #28]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b08:	019b      	lsls	r3, r3, #6
 8006b0a:	431a      	orrs	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b10:	085b      	lsrs	r3, r3, #1
 8006b12:	3b01      	subs	r3, #1
 8006b14:	041b      	lsls	r3, r3, #16
 8006b16:	431a      	orrs	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1c:	061b      	lsls	r3, r3, #24
 8006b1e:	491b      	ldr	r1, [pc, #108]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006b20:	4313      	orrs	r3, r2
 8006b22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b24:	4b1b      	ldr	r3, [pc, #108]	@ (8006b94 <HAL_RCC_OscConfig+0x478>)
 8006b26:	2201      	movs	r2, #1
 8006b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b2a:	f7fe fadb 	bl	80050e4 <HAL_GetTick>
 8006b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b30:	e008      	b.n	8006b44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b32:	f7fe fad7 	bl	80050e4 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d901      	bls.n	8006b44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e05c      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b44:	4b11      	ldr	r3, [pc, #68]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d0f0      	beq.n	8006b32 <HAL_RCC_OscConfig+0x416>
 8006b50:	e054      	b.n	8006bfc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b52:	4b10      	ldr	r3, [pc, #64]	@ (8006b94 <HAL_RCC_OscConfig+0x478>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b58:	f7fe fac4 	bl	80050e4 <HAL_GetTick>
 8006b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b5e:	e008      	b.n	8006b72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b60:	f7fe fac0 	bl	80050e4 <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d901      	bls.n	8006b72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e045      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b72:	4b06      	ldr	r3, [pc, #24]	@ (8006b8c <HAL_RCC_OscConfig+0x470>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1f0      	bne.n	8006b60 <HAL_RCC_OscConfig+0x444>
 8006b7e:	e03d      	b.n	8006bfc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	699b      	ldr	r3, [r3, #24]
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d107      	bne.n	8006b98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e038      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
 8006b8c:	40023800 	.word	0x40023800
 8006b90:	40007000 	.word	0x40007000
 8006b94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b98:	4b1b      	ldr	r3, [pc, #108]	@ (8006c08 <HAL_RCC_OscConfig+0x4ec>)
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d028      	beq.n	8006bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d121      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d11a      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006bc8:	4013      	ands	r3, r2
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d111      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bde:	085b      	lsrs	r3, r3, #1
 8006be0:	3b01      	subs	r3, #1
 8006be2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d107      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d001      	beq.n	8006bfc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e000      	b.n	8006bfe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3718      	adds	r7, #24
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	40023800 	.word	0x40023800

08006c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e0cc      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c20:	4b68      	ldr	r3, [pc, #416]	@ (8006dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0307 	and.w	r3, r3, #7
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d90c      	bls.n	8006c48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c2e:	4b65      	ldr	r3, [pc, #404]	@ (8006dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c36:	4b63      	ldr	r3, [pc, #396]	@ (8006dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0307 	and.w	r3, r3, #7
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d001      	beq.n	8006c48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e0b8      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d020      	beq.n	8006c96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d005      	beq.n	8006c6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c60:	4b59      	ldr	r3, [pc, #356]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	4a58      	ldr	r2, [pc, #352]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0308 	and.w	r3, r3, #8
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d005      	beq.n	8006c84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c78:	4b53      	ldr	r3, [pc, #332]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	4a52      	ldr	r2, [pc, #328]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c84:	4b50      	ldr	r3, [pc, #320]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	494d      	ldr	r1, [pc, #308]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d044      	beq.n	8006d2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d107      	bne.n	8006cba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006caa:	4b47      	ldr	r3, [pc, #284]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d119      	bne.n	8006cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e07f      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d003      	beq.n	8006cca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cc6:	2b03      	cmp	r3, #3
 8006cc8:	d107      	bne.n	8006cda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cca:	4b3f      	ldr	r3, [pc, #252]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d109      	bne.n	8006cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e06f      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cda:	4b3b      	ldr	r3, [pc, #236]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d101      	bne.n	8006cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e067      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cea:	4b37      	ldr	r3, [pc, #220]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f023 0203 	bic.w	r2, r3, #3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	4934      	ldr	r1, [pc, #208]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cfc:	f7fe f9f2 	bl	80050e4 <HAL_GetTick>
 8006d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d02:	e00a      	b.n	8006d1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d04:	f7fe f9ee 	bl	80050e4 <HAL_GetTick>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d901      	bls.n	8006d1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e04f      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f003 020c 	and.w	r2, r3, #12
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d1eb      	bne.n	8006d04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d2c:	4b25      	ldr	r3, [pc, #148]	@ (8006dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 0307 	and.w	r3, r3, #7
 8006d34:	683a      	ldr	r2, [r7, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d20c      	bcs.n	8006d54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d3a:	4b22      	ldr	r3, [pc, #136]	@ (8006dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d3c:	683a      	ldr	r2, [r7, #0]
 8006d3e:	b2d2      	uxtb	r2, r2
 8006d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d42:	4b20      	ldr	r3, [pc, #128]	@ (8006dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0307 	and.w	r3, r3, #7
 8006d4a:	683a      	ldr	r2, [r7, #0]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d001      	beq.n	8006d54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e032      	b.n	8006dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0304 	and.w	r3, r3, #4
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d008      	beq.n	8006d72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d60:	4b19      	ldr	r3, [pc, #100]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	4916      	ldr	r1, [pc, #88]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0308 	and.w	r3, r3, #8
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d009      	beq.n	8006d92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d7e:	4b12      	ldr	r3, [pc, #72]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	00db      	lsls	r3, r3, #3
 8006d8c:	490e      	ldr	r1, [pc, #56]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d92:	f000 f821 	bl	8006dd8 <HAL_RCC_GetSysClockFreq>
 8006d96:	4602      	mov	r2, r0
 8006d98:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	091b      	lsrs	r3, r3, #4
 8006d9e:	f003 030f 	and.w	r3, r3, #15
 8006da2:	490a      	ldr	r1, [pc, #40]	@ (8006dcc <HAL_RCC_ClockConfig+0x1c0>)
 8006da4:	5ccb      	ldrb	r3, [r1, r3]
 8006da6:	fa22 f303 	lsr.w	r3, r2, r3
 8006daa:	4a09      	ldr	r2, [pc, #36]	@ (8006dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8006dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006dae:	4b09      	ldr	r3, [pc, #36]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1c8>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7fe f952 	bl	800505c <HAL_InitTick>

  return HAL_OK;
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3710      	adds	r7, #16
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	40023c00 	.word	0x40023c00
 8006dc8:	40023800 	.word	0x40023800
 8006dcc:	0800e9e4 	.word	0x0800e9e4
 8006dd0:	20000090 	.word	0x20000090
 8006dd4:	20000094 	.word	0x20000094

08006dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ddc:	b090      	sub	sp, #64	@ 0x40
 8006dde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006de8:	2300      	movs	r3, #0
 8006dea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006df0:	4b59      	ldr	r3, [pc, #356]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f003 030c 	and.w	r3, r3, #12
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d00d      	beq.n	8006e18 <HAL_RCC_GetSysClockFreq+0x40>
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	f200 80a1 	bhi.w	8006f44 <HAL_RCC_GetSysClockFreq+0x16c>
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d002      	beq.n	8006e0c <HAL_RCC_GetSysClockFreq+0x34>
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	d003      	beq.n	8006e12 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e0a:	e09b      	b.n	8006f44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e0c:	4b53      	ldr	r3, [pc, #332]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0x184>)
 8006e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e10:	e09b      	b.n	8006f4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e12:	4b53      	ldr	r3, [pc, #332]	@ (8006f60 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e16:	e098      	b.n	8006f4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e18:	4b4f      	ldr	r3, [pc, #316]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e22:	4b4d      	ldr	r3, [pc, #308]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d028      	beq.n	8006e80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e2e:	4b4a      	ldr	r3, [pc, #296]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	099b      	lsrs	r3, r3, #6
 8006e34:	2200      	movs	r2, #0
 8006e36:	623b      	str	r3, [r7, #32]
 8006e38:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e3a:	6a3b      	ldr	r3, [r7, #32]
 8006e3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006e40:	2100      	movs	r1, #0
 8006e42:	4b47      	ldr	r3, [pc, #284]	@ (8006f60 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e44:	fb03 f201 	mul.w	r2, r3, r1
 8006e48:	2300      	movs	r3, #0
 8006e4a:	fb00 f303 	mul.w	r3, r0, r3
 8006e4e:	4413      	add	r3, r2
 8006e50:	4a43      	ldr	r2, [pc, #268]	@ (8006f60 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e52:	fba0 1202 	umull	r1, r2, r0, r2
 8006e56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e58:	460a      	mov	r2, r1
 8006e5a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006e5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e5e:	4413      	add	r3, r2
 8006e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e64:	2200      	movs	r2, #0
 8006e66:	61bb      	str	r3, [r7, #24]
 8006e68:	61fa      	str	r2, [r7, #28]
 8006e6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006e72:	f7f9 ff09 	bl	8000c88 <__aeabi_uldivmod>
 8006e76:	4602      	mov	r2, r0
 8006e78:	460b      	mov	r3, r1
 8006e7a:	4613      	mov	r3, r2
 8006e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e7e:	e053      	b.n	8006f28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e80:	4b35      	ldr	r3, [pc, #212]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	099b      	lsrs	r3, r3, #6
 8006e86:	2200      	movs	r2, #0
 8006e88:	613b      	str	r3, [r7, #16]
 8006e8a:	617a      	str	r2, [r7, #20]
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006e92:	f04f 0b00 	mov.w	fp, #0
 8006e96:	4652      	mov	r2, sl
 8006e98:	465b      	mov	r3, fp
 8006e9a:	f04f 0000 	mov.w	r0, #0
 8006e9e:	f04f 0100 	mov.w	r1, #0
 8006ea2:	0159      	lsls	r1, r3, #5
 8006ea4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ea8:	0150      	lsls	r0, r2, #5
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	ebb2 080a 	subs.w	r8, r2, sl
 8006eb2:	eb63 090b 	sbc.w	r9, r3, fp
 8006eb6:	f04f 0200 	mov.w	r2, #0
 8006eba:	f04f 0300 	mov.w	r3, #0
 8006ebe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006ec2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006ec6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006eca:	ebb2 0408 	subs.w	r4, r2, r8
 8006ece:	eb63 0509 	sbc.w	r5, r3, r9
 8006ed2:	f04f 0200 	mov.w	r2, #0
 8006ed6:	f04f 0300 	mov.w	r3, #0
 8006eda:	00eb      	lsls	r3, r5, #3
 8006edc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ee0:	00e2      	lsls	r2, r4, #3
 8006ee2:	4614      	mov	r4, r2
 8006ee4:	461d      	mov	r5, r3
 8006ee6:	eb14 030a 	adds.w	r3, r4, sl
 8006eea:	603b      	str	r3, [r7, #0]
 8006eec:	eb45 030b 	adc.w	r3, r5, fp
 8006ef0:	607b      	str	r3, [r7, #4]
 8006ef2:	f04f 0200 	mov.w	r2, #0
 8006ef6:	f04f 0300 	mov.w	r3, #0
 8006efa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006efe:	4629      	mov	r1, r5
 8006f00:	028b      	lsls	r3, r1, #10
 8006f02:	4621      	mov	r1, r4
 8006f04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f08:	4621      	mov	r1, r4
 8006f0a:	028a      	lsls	r2, r1, #10
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	4619      	mov	r1, r3
 8006f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f12:	2200      	movs	r2, #0
 8006f14:	60bb      	str	r3, [r7, #8]
 8006f16:	60fa      	str	r2, [r7, #12]
 8006f18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f1c:	f7f9 feb4 	bl	8000c88 <__aeabi_uldivmod>
 8006f20:	4602      	mov	r2, r0
 8006f22:	460b      	mov	r3, r1
 8006f24:	4613      	mov	r3, r2
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006f28:	4b0b      	ldr	r3, [pc, #44]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	0c1b      	lsrs	r3, r3, #16
 8006f2e:	f003 0303 	and.w	r3, r3, #3
 8006f32:	3301      	adds	r3, #1
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006f38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f42:	e002      	b.n	8006f4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f44:	4b05      	ldr	r3, [pc, #20]	@ (8006f5c <HAL_RCC_GetSysClockFreq+0x184>)
 8006f46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3740      	adds	r7, #64	@ 0x40
 8006f50:	46bd      	mov	sp, r7
 8006f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f56:	bf00      	nop
 8006f58:	40023800 	.word	0x40023800
 8006f5c:	00f42400 	.word	0x00f42400
 8006f60:	017d7840 	.word	0x017d7840

08006f64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f68:	4b03      	ldr	r3, [pc, #12]	@ (8006f78 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	20000090 	.word	0x20000090

08006f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f80:	f7ff fff0 	bl	8006f64 <HAL_RCC_GetHCLKFreq>
 8006f84:	4602      	mov	r2, r0
 8006f86:	4b05      	ldr	r3, [pc, #20]	@ (8006f9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	0a9b      	lsrs	r3, r3, #10
 8006f8c:	f003 0307 	and.w	r3, r3, #7
 8006f90:	4903      	ldr	r1, [pc, #12]	@ (8006fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f92:	5ccb      	ldrb	r3, [r1, r3]
 8006f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	0800e9f4 	.word	0x0800e9f4

08006fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006fa8:	f7ff ffdc 	bl	8006f64 <HAL_RCC_GetHCLKFreq>
 8006fac:	4602      	mov	r2, r0
 8006fae:	4b05      	ldr	r3, [pc, #20]	@ (8006fc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	0b5b      	lsrs	r3, r3, #13
 8006fb4:	f003 0307 	and.w	r3, r3, #7
 8006fb8:	4903      	ldr	r1, [pc, #12]	@ (8006fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fba:	5ccb      	ldrb	r3, [r1, r3]
 8006fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	40023800 	.word	0x40023800
 8006fc8:	0800e9f4 	.word	0x0800e9f4

08006fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b082      	sub	sp, #8
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d101      	bne.n	8006fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e041      	b.n	8007062 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d106      	bne.n	8006ff8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7fd fc46 	bl	8004884 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	3304      	adds	r3, #4
 8007008:	4619      	mov	r1, r3
 800700a:	4610      	mov	r0, r2
 800700c:	f000 feb2 	bl	8007d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3708      	adds	r7, #8
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
	...

0800706c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800707a:	b2db      	uxtb	r3, r3
 800707c:	2b01      	cmp	r3, #1
 800707e:	d001      	beq.n	8007084 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e046      	b.n	8007112 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2202      	movs	r2, #2
 8007088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a23      	ldr	r2, [pc, #140]	@ (8007120 <HAL_TIM_Base_Start+0xb4>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d022      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800709e:	d01d      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a1f      	ldr	r2, [pc, #124]	@ (8007124 <HAL_TIM_Base_Start+0xb8>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d018      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a1e      	ldr	r2, [pc, #120]	@ (8007128 <HAL_TIM_Base_Start+0xbc>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d013      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a1c      	ldr	r2, [pc, #112]	@ (800712c <HAL_TIM_Base_Start+0xc0>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d00e      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007130 <HAL_TIM_Base_Start+0xc4>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d009      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a19      	ldr	r2, [pc, #100]	@ (8007134 <HAL_TIM_Base_Start+0xc8>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d004      	beq.n	80070dc <HAL_TIM_Base_Start+0x70>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a18      	ldr	r2, [pc, #96]	@ (8007138 <HAL_TIM_Base_Start+0xcc>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d111      	bne.n	8007100 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f003 0307 	and.w	r3, r3, #7
 80070e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2b06      	cmp	r3, #6
 80070ec:	d010      	beq.n	8007110 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f042 0201 	orr.w	r2, r2, #1
 80070fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070fe:	e007      	b.n	8007110 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f042 0201 	orr.w	r2, r2, #1
 800710e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007110:	2300      	movs	r3, #0
}
 8007112:	4618      	mov	r0, r3
 8007114:	3714      	adds	r7, #20
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	40010000 	.word	0x40010000
 8007124:	40000400 	.word	0x40000400
 8007128:	40000800 	.word	0x40000800
 800712c:	40000c00 	.word	0x40000c00
 8007130:	40010400 	.word	0x40010400
 8007134:	40014000 	.word	0x40014000
 8007138:	40001800 	.word	0x40001800

0800713c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d101      	bne.n	800714e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e041      	b.n	80071d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007154:	b2db      	uxtb	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	d106      	bne.n	8007168 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7fd fc98 	bl	8004a98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	3304      	adds	r3, #4
 8007178:	4619      	mov	r1, r3
 800717a:	4610      	mov	r0, r2
 800717c:	f000 fdfa 	bl	8007d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
	...

080071dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d109      	bne.n	8007200 <HAL_TIM_PWM_Start+0x24>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	bf14      	ite	ne
 80071f8:	2301      	movne	r3, #1
 80071fa:	2300      	moveq	r3, #0
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	e022      	b.n	8007246 <HAL_TIM_PWM_Start+0x6a>
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b04      	cmp	r3, #4
 8007204:	d109      	bne.n	800721a <HAL_TIM_PWM_Start+0x3e>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800720c:	b2db      	uxtb	r3, r3
 800720e:	2b01      	cmp	r3, #1
 8007210:	bf14      	ite	ne
 8007212:	2301      	movne	r3, #1
 8007214:	2300      	moveq	r3, #0
 8007216:	b2db      	uxtb	r3, r3
 8007218:	e015      	b.n	8007246 <HAL_TIM_PWM_Start+0x6a>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b08      	cmp	r3, #8
 800721e:	d109      	bne.n	8007234 <HAL_TIM_PWM_Start+0x58>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b01      	cmp	r3, #1
 800722a:	bf14      	ite	ne
 800722c:	2301      	movne	r3, #1
 800722e:	2300      	moveq	r3, #0
 8007230:	b2db      	uxtb	r3, r3
 8007232:	e008      	b.n	8007246 <HAL_TIM_PWM_Start+0x6a>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800723a:	b2db      	uxtb	r3, r3
 800723c:	2b01      	cmp	r3, #1
 800723e:	bf14      	ite	ne
 8007240:	2301      	movne	r3, #1
 8007242:	2300      	moveq	r3, #0
 8007244:	b2db      	uxtb	r3, r3
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e07c      	b.n	8007348 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d104      	bne.n	800725e <HAL_TIM_PWM_Start+0x82>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2202      	movs	r2, #2
 8007258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800725c:	e013      	b.n	8007286 <HAL_TIM_PWM_Start+0xaa>
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b04      	cmp	r3, #4
 8007262:	d104      	bne.n	800726e <HAL_TIM_PWM_Start+0x92>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2202      	movs	r2, #2
 8007268:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800726c:	e00b      	b.n	8007286 <HAL_TIM_PWM_Start+0xaa>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b08      	cmp	r3, #8
 8007272:	d104      	bne.n	800727e <HAL_TIM_PWM_Start+0xa2>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2202      	movs	r2, #2
 8007278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800727c:	e003      	b.n	8007286 <HAL_TIM_PWM_Start+0xaa>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2202      	movs	r2, #2
 8007282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2201      	movs	r2, #1
 800728c:	6839      	ldr	r1, [r7, #0]
 800728e:	4618      	mov	r0, r3
 8007290:	f001 f98a 	bl	80085a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a2d      	ldr	r2, [pc, #180]	@ (8007350 <HAL_TIM_PWM_Start+0x174>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d004      	beq.n	80072a8 <HAL_TIM_PWM_Start+0xcc>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007354 <HAL_TIM_PWM_Start+0x178>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d101      	bne.n	80072ac <HAL_TIM_PWM_Start+0xd0>
 80072a8:	2301      	movs	r3, #1
 80072aa:	e000      	b.n	80072ae <HAL_TIM_PWM_Start+0xd2>
 80072ac:	2300      	movs	r3, #0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d007      	beq.n	80072c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80072c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a22      	ldr	r2, [pc, #136]	@ (8007350 <HAL_TIM_PWM_Start+0x174>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d022      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d4:	d01d      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a1f      	ldr	r2, [pc, #124]	@ (8007358 <HAL_TIM_PWM_Start+0x17c>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d018      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a1d      	ldr	r2, [pc, #116]	@ (800735c <HAL_TIM_PWM_Start+0x180>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d013      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a1c      	ldr	r2, [pc, #112]	@ (8007360 <HAL_TIM_PWM_Start+0x184>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d00e      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a16      	ldr	r2, [pc, #88]	@ (8007354 <HAL_TIM_PWM_Start+0x178>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d009      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a18      	ldr	r2, [pc, #96]	@ (8007364 <HAL_TIM_PWM_Start+0x188>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d004      	beq.n	8007312 <HAL_TIM_PWM_Start+0x136>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a16      	ldr	r2, [pc, #88]	@ (8007368 <HAL_TIM_PWM_Start+0x18c>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d111      	bne.n	8007336 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f003 0307 	and.w	r3, r3, #7
 800731c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2b06      	cmp	r3, #6
 8007322:	d010      	beq.n	8007346 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f042 0201 	orr.w	r2, r2, #1
 8007332:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007334:	e007      	b.n	8007346 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f042 0201 	orr.w	r2, r2, #1
 8007344:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	40010000 	.word	0x40010000
 8007354:	40010400 	.word	0x40010400
 8007358:	40000400 	.word	0x40000400
 800735c:	40000800 	.word	0x40000800
 8007360:	40000c00 	.word	0x40000c00
 8007364:	40014000 	.word	0x40014000
 8007368:	40001800 	.word	0x40001800

0800736c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e041      	b.n	8007402 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007384:	b2db      	uxtb	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f839 	bl	800740a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	3304      	adds	r3, #4
 80073a8:	4619      	mov	r1, r3
 80073aa:	4610      	mov	r0, r2
 80073ac:	f000 fce2 	bl	8007d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800740a:	b480      	push	{r7}
 800740c:	b083      	sub	sp, #12
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007412:	bf00      	nop
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
	...

08007420 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800742a:	2300      	movs	r3, #0
 800742c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d104      	bne.n	800743e <HAL_TIM_IC_Start_IT+0x1e>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800743a:	b2db      	uxtb	r3, r3
 800743c:	e013      	b.n	8007466 <HAL_TIM_IC_Start_IT+0x46>
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	2b04      	cmp	r3, #4
 8007442:	d104      	bne.n	800744e <HAL_TIM_IC_Start_IT+0x2e>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800744a:	b2db      	uxtb	r3, r3
 800744c:	e00b      	b.n	8007466 <HAL_TIM_IC_Start_IT+0x46>
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b08      	cmp	r3, #8
 8007452:	d104      	bne.n	800745e <HAL_TIM_IC_Start_IT+0x3e>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800745a:	b2db      	uxtb	r3, r3
 800745c:	e003      	b.n	8007466 <HAL_TIM_IC_Start_IT+0x46>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007464:	b2db      	uxtb	r3, r3
 8007466:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d104      	bne.n	8007478 <HAL_TIM_IC_Start_IT+0x58>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007474:	b2db      	uxtb	r3, r3
 8007476:	e013      	b.n	80074a0 <HAL_TIM_IC_Start_IT+0x80>
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	2b04      	cmp	r3, #4
 800747c:	d104      	bne.n	8007488 <HAL_TIM_IC_Start_IT+0x68>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007484:	b2db      	uxtb	r3, r3
 8007486:	e00b      	b.n	80074a0 <HAL_TIM_IC_Start_IT+0x80>
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	2b08      	cmp	r3, #8
 800748c:	d104      	bne.n	8007498 <HAL_TIM_IC_Start_IT+0x78>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007494:	b2db      	uxtb	r3, r3
 8007496:	e003      	b.n	80074a0 <HAL_TIM_IC_Start_IT+0x80>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80074a2:	7bbb      	ldrb	r3, [r7, #14]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d102      	bne.n	80074ae <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80074a8:	7b7b      	ldrb	r3, [r7, #13]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d001      	beq.n	80074b2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e0cc      	b.n	800764c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d104      	bne.n	80074c2 <HAL_TIM_IC_Start_IT+0xa2>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2202      	movs	r2, #2
 80074bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074c0:	e013      	b.n	80074ea <HAL_TIM_IC_Start_IT+0xca>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	2b04      	cmp	r3, #4
 80074c6:	d104      	bne.n	80074d2 <HAL_TIM_IC_Start_IT+0xb2>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2202      	movs	r2, #2
 80074cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074d0:	e00b      	b.n	80074ea <HAL_TIM_IC_Start_IT+0xca>
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	2b08      	cmp	r3, #8
 80074d6:	d104      	bne.n	80074e2 <HAL_TIM_IC_Start_IT+0xc2>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2202      	movs	r2, #2
 80074dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074e0:	e003      	b.n	80074ea <HAL_TIM_IC_Start_IT+0xca>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2202      	movs	r2, #2
 80074e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d104      	bne.n	80074fa <HAL_TIM_IC_Start_IT+0xda>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074f8:	e013      	b.n	8007522 <HAL_TIM_IC_Start_IT+0x102>
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	2b04      	cmp	r3, #4
 80074fe:	d104      	bne.n	800750a <HAL_TIM_IC_Start_IT+0xea>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007508:	e00b      	b.n	8007522 <HAL_TIM_IC_Start_IT+0x102>
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	2b08      	cmp	r3, #8
 800750e:	d104      	bne.n	800751a <HAL_TIM_IC_Start_IT+0xfa>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007518:	e003      	b.n	8007522 <HAL_TIM_IC_Start_IT+0x102>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2202      	movs	r2, #2
 800751e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	2b0c      	cmp	r3, #12
 8007526:	d841      	bhi.n	80075ac <HAL_TIM_IC_Start_IT+0x18c>
 8007528:	a201      	add	r2, pc, #4	@ (adr r2, 8007530 <HAL_TIM_IC_Start_IT+0x110>)
 800752a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800752e:	bf00      	nop
 8007530:	08007565 	.word	0x08007565
 8007534:	080075ad 	.word	0x080075ad
 8007538:	080075ad 	.word	0x080075ad
 800753c:	080075ad 	.word	0x080075ad
 8007540:	08007577 	.word	0x08007577
 8007544:	080075ad 	.word	0x080075ad
 8007548:	080075ad 	.word	0x080075ad
 800754c:	080075ad 	.word	0x080075ad
 8007550:	08007589 	.word	0x08007589
 8007554:	080075ad 	.word	0x080075ad
 8007558:	080075ad 	.word	0x080075ad
 800755c:	080075ad 	.word	0x080075ad
 8007560:	0800759b 	.word	0x0800759b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68da      	ldr	r2, [r3, #12]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f042 0202 	orr.w	r2, r2, #2
 8007572:	60da      	str	r2, [r3, #12]
      break;
 8007574:	e01d      	b.n	80075b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68da      	ldr	r2, [r3, #12]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f042 0204 	orr.w	r2, r2, #4
 8007584:	60da      	str	r2, [r3, #12]
      break;
 8007586:	e014      	b.n	80075b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	68da      	ldr	r2, [r3, #12]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f042 0208 	orr.w	r2, r2, #8
 8007596:	60da      	str	r2, [r3, #12]
      break;
 8007598:	e00b      	b.n	80075b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68da      	ldr	r2, [r3, #12]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f042 0210 	orr.w	r2, r2, #16
 80075a8:	60da      	str	r2, [r3, #12]
      break;
 80075aa:	e002      	b.n	80075b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	73fb      	strb	r3, [r7, #15]
      break;
 80075b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80075b2:	7bfb      	ldrb	r3, [r7, #15]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d148      	bne.n	800764a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2201      	movs	r2, #1
 80075be:	6839      	ldr	r1, [r7, #0]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 fff1 	bl	80085a8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a22      	ldr	r2, [pc, #136]	@ (8007654 <HAL_TIM_IC_Start_IT+0x234>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d022      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075d8:	d01d      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a1e      	ldr	r2, [pc, #120]	@ (8007658 <HAL_TIM_IC_Start_IT+0x238>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d018      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a1c      	ldr	r2, [pc, #112]	@ (800765c <HAL_TIM_IC_Start_IT+0x23c>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d013      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a1b      	ldr	r2, [pc, #108]	@ (8007660 <HAL_TIM_IC_Start_IT+0x240>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d00e      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a19      	ldr	r2, [pc, #100]	@ (8007664 <HAL_TIM_IC_Start_IT+0x244>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d009      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a18      	ldr	r2, [pc, #96]	@ (8007668 <HAL_TIM_IC_Start_IT+0x248>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d004      	beq.n	8007616 <HAL_TIM_IC_Start_IT+0x1f6>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a16      	ldr	r2, [pc, #88]	@ (800766c <HAL_TIM_IC_Start_IT+0x24c>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d111      	bne.n	800763a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f003 0307 	and.w	r3, r3, #7
 8007620:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2b06      	cmp	r3, #6
 8007626:	d010      	beq.n	800764a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f042 0201 	orr.w	r2, r2, #1
 8007636:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007638:	e007      	b.n	800764a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f042 0201 	orr.w	r2, r2, #1
 8007648:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800764a:	7bfb      	ldrb	r3, [r7, #15]
}
 800764c:	4618      	mov	r0, r3
 800764e:	3710      	adds	r7, #16
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}
 8007654:	40010000 	.word	0x40010000
 8007658:	40000400 	.word	0x40000400
 800765c:	40000800 	.word	0x40000800
 8007660:	40000c00 	.word	0x40000c00
 8007664:	40010400 	.word	0x40010400
 8007668:	40014000 	.word	0x40014000
 800766c:	40001800 	.word	0x40001800

08007670 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68db      	ldr	r3, [r3, #12]
 800767e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f003 0302 	and.w	r3, r3, #2
 800768e:	2b00      	cmp	r3, #0
 8007690:	d020      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b00      	cmp	r3, #0
 800769a:	d01b      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f06f 0202 	mvn.w	r2, #2
 80076a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2201      	movs	r2, #1
 80076aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	f003 0303 	and.w	r3, r3, #3
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7fc f85a 	bl	8003774 <HAL_TIM_IC_CaptureCallback>
 80076c0:	e005      	b.n	80076ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 fb38 	bl	8007d38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f000 fb3f 	bl	8007d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	f003 0304 	and.w	r3, r3, #4
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d020      	beq.n	8007720 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f003 0304 	and.w	r3, r3, #4
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01b      	beq.n	8007720 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f06f 0204 	mvn.w	r2, #4
 80076f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2202      	movs	r2, #2
 80076f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	699b      	ldr	r3, [r3, #24]
 80076fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f7fc f834 	bl	8003774 <HAL_TIM_IC_CaptureCallback>
 800770c:	e005      	b.n	800771a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 fb12 	bl	8007d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 fb19 	bl	8007d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f003 0308 	and.w	r3, r3, #8
 8007726:	2b00      	cmp	r3, #0
 8007728:	d020      	beq.n	800776c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f003 0308 	and.w	r3, r3, #8
 8007730:	2b00      	cmp	r3, #0
 8007732:	d01b      	beq.n	800776c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f06f 0208 	mvn.w	r2, #8
 800773c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2204      	movs	r2, #4
 8007742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	69db      	ldr	r3, [r3, #28]
 800774a:	f003 0303 	and.w	r3, r3, #3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d003      	beq.n	800775a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f7fc f80e 	bl	8003774 <HAL_TIM_IC_CaptureCallback>
 8007758:	e005      	b.n	8007766 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 faec 	bl	8007d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 faf3 	bl	8007d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	f003 0310 	and.w	r3, r3, #16
 8007772:	2b00      	cmp	r3, #0
 8007774:	d020      	beq.n	80077b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f003 0310 	and.w	r3, r3, #16
 800777c:	2b00      	cmp	r3, #0
 800777e:	d01b      	beq.n	80077b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f06f 0210 	mvn.w	r2, #16
 8007788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2208      	movs	r2, #8
 800778e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	69db      	ldr	r3, [r3, #28]
 8007796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7fb ffe8 	bl	8003774 <HAL_TIM_IC_CaptureCallback>
 80077a4:	e005      	b.n	80077b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fac6 	bl	8007d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 facd 	bl	8007d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d00c      	beq.n	80077dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d007      	beq.n	80077dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f06f 0201 	mvn.w	r2, #1
 80077d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 faa4 	bl	8007d24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00c      	beq.n	8007800 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d007      	beq.n	8007800 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80077f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 ff80 	bl	8008700 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007806:	2b00      	cmp	r3, #0
 8007808:	d00c      	beq.n	8007824 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007810:	2b00      	cmp	r3, #0
 8007812:	d007      	beq.n	8007824 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800781c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 fa9e 	bl	8007d60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f003 0320 	and.w	r3, r3, #32
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00c      	beq.n	8007848 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f003 0320 	and.w	r3, r3, #32
 8007834:	2b00      	cmp	r3, #0
 8007836:	d007      	beq.n	8007848 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0220 	mvn.w	r2, #32
 8007840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 ff52 	bl	80086ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007848:	bf00      	nop
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b086      	sub	sp, #24
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007866:	2b01      	cmp	r3, #1
 8007868:	d101      	bne.n	800786e <HAL_TIM_IC_ConfigChannel+0x1e>
 800786a:	2302      	movs	r3, #2
 800786c:	e088      	b.n	8007980 <HAL_TIM_IC_ConfigChannel+0x130>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2201      	movs	r2, #1
 8007872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d11b      	bne.n	80078b4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800788c:	f000 fcc8 	bl	8008220 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	699a      	ldr	r2, [r3, #24]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f022 020c 	bic.w	r2, r2, #12
 800789e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	6999      	ldr	r1, [r3, #24]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	689a      	ldr	r2, [r3, #8]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	619a      	str	r2, [r3, #24]
 80078b2:	e060      	b.n	8007976 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b04      	cmp	r3, #4
 80078b8:	d11c      	bne.n	80078f4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80078ca:	f000 fd4c 	bl	8008366 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	699a      	ldr	r2, [r3, #24]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80078dc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	6999      	ldr	r1, [r3, #24]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	021a      	lsls	r2, r3, #8
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	430a      	orrs	r2, r1
 80078f0:	619a      	str	r2, [r3, #24]
 80078f2:	e040      	b.n	8007976 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2b08      	cmp	r3, #8
 80078f8:	d11b      	bne.n	8007932 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800790a:	f000 fd99 	bl	8008440 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69da      	ldr	r2, [r3, #28]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f022 020c 	bic.w	r2, r2, #12
 800791c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69d9      	ldr	r1, [r3, #28]
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	689a      	ldr	r2, [r3, #8]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	430a      	orrs	r2, r1
 800792e:	61da      	str	r2, [r3, #28]
 8007930:	e021      	b.n	8007976 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2b0c      	cmp	r3, #12
 8007936:	d11c      	bne.n	8007972 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007948:	f000 fdb6 	bl	80084b8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	69da      	ldr	r2, [r3, #28]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800795a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	69d9      	ldr	r1, [r3, #28]
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	021a      	lsls	r2, r3, #8
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	430a      	orrs	r2, r1
 800796e:	61da      	str	r2, [r3, #28]
 8007970:	e001      	b.n	8007976 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800797e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007980:	4618      	mov	r0, r3
 8007982:	3718      	adds	r7, #24
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007994:	2300      	movs	r3, #0
 8007996:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d101      	bne.n	80079a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80079a2:	2302      	movs	r3, #2
 80079a4:	e0ae      	b.n	8007b04 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2b0c      	cmp	r3, #12
 80079b2:	f200 809f 	bhi.w	8007af4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80079b6:	a201      	add	r2, pc, #4	@ (adr r2, 80079bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079bc:	080079f1 	.word	0x080079f1
 80079c0:	08007af5 	.word	0x08007af5
 80079c4:	08007af5 	.word	0x08007af5
 80079c8:	08007af5 	.word	0x08007af5
 80079cc:	08007a31 	.word	0x08007a31
 80079d0:	08007af5 	.word	0x08007af5
 80079d4:	08007af5 	.word	0x08007af5
 80079d8:	08007af5 	.word	0x08007af5
 80079dc:	08007a73 	.word	0x08007a73
 80079e0:	08007af5 	.word	0x08007af5
 80079e4:	08007af5 	.word	0x08007af5
 80079e8:	08007af5 	.word	0x08007af5
 80079ec:	08007ab3 	.word	0x08007ab3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68b9      	ldr	r1, [r7, #8]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fa62 	bl	8007ec0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699a      	ldr	r2, [r3, #24]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f042 0208 	orr.w	r2, r2, #8
 8007a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	699a      	ldr	r2, [r3, #24]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f022 0204 	bic.w	r2, r2, #4
 8007a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	6999      	ldr	r1, [r3, #24]
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	691a      	ldr	r2, [r3, #16]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	619a      	str	r2, [r3, #24]
      break;
 8007a2e:	e064      	b.n	8007afa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68b9      	ldr	r1, [r7, #8]
 8007a36:	4618      	mov	r0, r3
 8007a38:	f000 fab2 	bl	8007fa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	699a      	ldr	r2, [r3, #24]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699a      	ldr	r2, [r3, #24]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6999      	ldr	r1, [r3, #24]
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	021a      	lsls	r2, r3, #8
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	430a      	orrs	r2, r1
 8007a6e:	619a      	str	r2, [r3, #24]
      break;
 8007a70:	e043      	b.n	8007afa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68b9      	ldr	r1, [r7, #8]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f000 fb07 	bl	800808c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	69da      	ldr	r2, [r3, #28]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f042 0208 	orr.w	r2, r2, #8
 8007a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	69da      	ldr	r2, [r3, #28]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f022 0204 	bic.w	r2, r2, #4
 8007a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	69d9      	ldr	r1, [r3, #28]
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	691a      	ldr	r2, [r3, #16]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	61da      	str	r2, [r3, #28]
      break;
 8007ab0:	e023      	b.n	8007afa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68b9      	ldr	r1, [r7, #8]
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fb5b 	bl	8008174 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69da      	ldr	r2, [r3, #28]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007acc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	69da      	ldr	r2, [r3, #28]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007adc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	69d9      	ldr	r1, [r3, #28]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	021a      	lsls	r2, r3, #8
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	61da      	str	r2, [r3, #28]
      break;
 8007af2:	e002      	b.n	8007afa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	75fb      	strb	r3, [r7, #23]
      break;
 8007af8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3718      	adds	r7, #24
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b084      	sub	sp, #16
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b16:	2300      	movs	r3, #0
 8007b18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d101      	bne.n	8007b28 <HAL_TIM_ConfigClockSource+0x1c>
 8007b24:	2302      	movs	r3, #2
 8007b26:	e0b4      	b.n	8007c92 <HAL_TIM_ConfigClockSource+0x186>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2202      	movs	r2, #2
 8007b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007b46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68ba      	ldr	r2, [r7, #8]
 8007b56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b60:	d03e      	beq.n	8007be0 <HAL_TIM_ConfigClockSource+0xd4>
 8007b62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b66:	f200 8087 	bhi.w	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b6e:	f000 8086 	beq.w	8007c7e <HAL_TIM_ConfigClockSource+0x172>
 8007b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b76:	d87f      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007b78:	2b70      	cmp	r3, #112	@ 0x70
 8007b7a:	d01a      	beq.n	8007bb2 <HAL_TIM_ConfigClockSource+0xa6>
 8007b7c:	2b70      	cmp	r3, #112	@ 0x70
 8007b7e:	d87b      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007b80:	2b60      	cmp	r3, #96	@ 0x60
 8007b82:	d050      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x11a>
 8007b84:	2b60      	cmp	r3, #96	@ 0x60
 8007b86:	d877      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007b88:	2b50      	cmp	r3, #80	@ 0x50
 8007b8a:	d03c      	beq.n	8007c06 <HAL_TIM_ConfigClockSource+0xfa>
 8007b8c:	2b50      	cmp	r3, #80	@ 0x50
 8007b8e:	d873      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007b90:	2b40      	cmp	r3, #64	@ 0x40
 8007b92:	d058      	beq.n	8007c46 <HAL_TIM_ConfigClockSource+0x13a>
 8007b94:	2b40      	cmp	r3, #64	@ 0x40
 8007b96:	d86f      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007b98:	2b30      	cmp	r3, #48	@ 0x30
 8007b9a:	d064      	beq.n	8007c66 <HAL_TIM_ConfigClockSource+0x15a>
 8007b9c:	2b30      	cmp	r3, #48	@ 0x30
 8007b9e:	d86b      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d060      	beq.n	8007c66 <HAL_TIM_ConfigClockSource+0x15a>
 8007ba4:	2b20      	cmp	r3, #32
 8007ba6:	d867      	bhi.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d05c      	beq.n	8007c66 <HAL_TIM_ConfigClockSource+0x15a>
 8007bac:	2b10      	cmp	r3, #16
 8007bae:	d05a      	beq.n	8007c66 <HAL_TIM_ConfigClockSource+0x15a>
 8007bb0:	e062      	b.n	8007c78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bc2:	f000 fcd1 	bl	8008568 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007bd4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68ba      	ldr	r2, [r7, #8]
 8007bdc:	609a      	str	r2, [r3, #8]
      break;
 8007bde:	e04f      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bf0:	f000 fcba 	bl	8008568 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	689a      	ldr	r2, [r3, #8]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c02:	609a      	str	r2, [r3, #8]
      break;
 8007c04:	e03c      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c12:	461a      	mov	r2, r3
 8007c14:	f000 fb78 	bl	8008308 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	2150      	movs	r1, #80	@ 0x50
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f000 fc87 	bl	8008532 <TIM_ITRx_SetConfig>
      break;
 8007c24:	e02c      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c32:	461a      	mov	r2, r3
 8007c34:	f000 fbd4 	bl	80083e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2160      	movs	r1, #96	@ 0x60
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f000 fc77 	bl	8008532 <TIM_ITRx_SetConfig>
      break;
 8007c44:	e01c      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c52:	461a      	mov	r2, r3
 8007c54:	f000 fb58 	bl	8008308 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2140      	movs	r1, #64	@ 0x40
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f000 fc67 	bl	8008532 <TIM_ITRx_SetConfig>
      break;
 8007c64:	e00c      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4610      	mov	r0, r2
 8007c72:	f000 fc5e 	bl	8008532 <TIM_ITRx_SetConfig>
      break;
 8007c76:	e003      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c7c:	e000      	b.n	8007c80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007c7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
	...

08007c9c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	2b0c      	cmp	r3, #12
 8007cae:	d831      	bhi.n	8007d14 <HAL_TIM_ReadCapturedValue+0x78>
 8007cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb6:	bf00      	nop
 8007cb8:	08007ced 	.word	0x08007ced
 8007cbc:	08007d15 	.word	0x08007d15
 8007cc0:	08007d15 	.word	0x08007d15
 8007cc4:	08007d15 	.word	0x08007d15
 8007cc8:	08007cf7 	.word	0x08007cf7
 8007ccc:	08007d15 	.word	0x08007d15
 8007cd0:	08007d15 	.word	0x08007d15
 8007cd4:	08007d15 	.word	0x08007d15
 8007cd8:	08007d01 	.word	0x08007d01
 8007cdc:	08007d15 	.word	0x08007d15
 8007ce0:	08007d15 	.word	0x08007d15
 8007ce4:	08007d15 	.word	0x08007d15
 8007ce8:	08007d0b 	.word	0x08007d0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf2:	60fb      	str	r3, [r7, #12]

      break;
 8007cf4:	e00f      	b.n	8007d16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cfc:	60fb      	str	r3, [r7, #12]

      break;
 8007cfe:	e00a      	b.n	8007d16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d06:	60fb      	str	r3, [r7, #12]

      break;
 8007d08:	e005      	b.n	8007d16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d10:	60fb      	str	r3, [r7, #12]

      break;
 8007d12:	e000      	b.n	8007d16 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007d14:	bf00      	nop
  }

  return tmpreg;
 8007d16:	68fb      	ldr	r3, [r7, #12]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d40:	bf00      	nop
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d54:	bf00      	nop
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a43      	ldr	r2, [pc, #268]	@ (8007e94 <TIM_Base_SetConfig+0x120>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d013      	beq.n	8007db4 <TIM_Base_SetConfig+0x40>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d92:	d00f      	beq.n	8007db4 <TIM_Base_SetConfig+0x40>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a40      	ldr	r2, [pc, #256]	@ (8007e98 <TIM_Base_SetConfig+0x124>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d00b      	beq.n	8007db4 <TIM_Base_SetConfig+0x40>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8007e9c <TIM_Base_SetConfig+0x128>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d007      	beq.n	8007db4 <TIM_Base_SetConfig+0x40>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a3e      	ldr	r2, [pc, #248]	@ (8007ea0 <TIM_Base_SetConfig+0x12c>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d003      	beq.n	8007db4 <TIM_Base_SetConfig+0x40>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a3d      	ldr	r2, [pc, #244]	@ (8007ea4 <TIM_Base_SetConfig+0x130>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d108      	bne.n	8007dc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a32      	ldr	r2, [pc, #200]	@ (8007e94 <TIM_Base_SetConfig+0x120>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d02b      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dd4:	d027      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a2f      	ldr	r2, [pc, #188]	@ (8007e98 <TIM_Base_SetConfig+0x124>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d023      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a2e      	ldr	r2, [pc, #184]	@ (8007e9c <TIM_Base_SetConfig+0x128>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d01f      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a2d      	ldr	r2, [pc, #180]	@ (8007ea0 <TIM_Base_SetConfig+0x12c>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d01b      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a2c      	ldr	r2, [pc, #176]	@ (8007ea4 <TIM_Base_SetConfig+0x130>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d017      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a2b      	ldr	r2, [pc, #172]	@ (8007ea8 <TIM_Base_SetConfig+0x134>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d013      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a2a      	ldr	r2, [pc, #168]	@ (8007eac <TIM_Base_SetConfig+0x138>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d00f      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a29      	ldr	r2, [pc, #164]	@ (8007eb0 <TIM_Base_SetConfig+0x13c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00b      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a28      	ldr	r2, [pc, #160]	@ (8007eb4 <TIM_Base_SetConfig+0x140>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d007      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a27      	ldr	r2, [pc, #156]	@ (8007eb8 <TIM_Base_SetConfig+0x144>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d003      	beq.n	8007e26 <TIM_Base_SetConfig+0xb2>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a26      	ldr	r2, [pc, #152]	@ (8007ebc <TIM_Base_SetConfig+0x148>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d108      	bne.n	8007e38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	689a      	ldr	r2, [r3, #8]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a0e      	ldr	r2, [pc, #56]	@ (8007e94 <TIM_Base_SetConfig+0x120>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d003      	beq.n	8007e66 <TIM_Base_SetConfig+0xf2>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a10      	ldr	r2, [pc, #64]	@ (8007ea4 <TIM_Base_SetConfig+0x130>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d103      	bne.n	8007e6e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	691a      	ldr	r2, [r3, #16]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f043 0204 	orr.w	r2, r3, #4
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	601a      	str	r2, [r3, #0]
}
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	40010000 	.word	0x40010000
 8007e98:	40000400 	.word	0x40000400
 8007e9c:	40000800 	.word	0x40000800
 8007ea0:	40000c00 	.word	0x40000c00
 8007ea4:	40010400 	.word	0x40010400
 8007ea8:	40014000 	.word	0x40014000
 8007eac:	40014400 	.word	0x40014400
 8007eb0:	40014800 	.word	0x40014800
 8007eb4:	40001800 	.word	0x40001800
 8007eb8:	40001c00 	.word	0x40001c00
 8007ebc:	40002000 	.word	0x40002000

08007ec0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a1b      	ldr	r3, [r3, #32]
 8007ed4:	f023 0201 	bic.w	r2, r3, #1
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f023 0303 	bic.w	r3, r3, #3
 8007ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	f023 0302 	bic.w	r3, r3, #2
 8007f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a20      	ldr	r2, [pc, #128]	@ (8007f98 <TIM_OC1_SetConfig+0xd8>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d003      	beq.n	8007f24 <TIM_OC1_SetConfig+0x64>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8007f9c <TIM_OC1_SetConfig+0xdc>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d10c      	bne.n	8007f3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	f023 0308 	bic.w	r3, r3, #8
 8007f2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	f023 0304 	bic.w	r3, r3, #4
 8007f3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a15      	ldr	r2, [pc, #84]	@ (8007f98 <TIM_OC1_SetConfig+0xd8>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d003      	beq.n	8007f4e <TIM_OC1_SetConfig+0x8e>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	4a14      	ldr	r2, [pc, #80]	@ (8007f9c <TIM_OC1_SetConfig+0xdc>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d111      	bne.n	8007f72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	695b      	ldr	r3, [r3, #20]
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	685a      	ldr	r2, [r3, #4]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	697a      	ldr	r2, [r7, #20]
 8007f8a:	621a      	str	r2, [r3, #32]
}
 8007f8c:	bf00      	nop
 8007f8e:	371c      	adds	r7, #28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr
 8007f98:	40010000 	.word	0x40010000
 8007f9c:	40010400 	.word	0x40010400

08007fa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a1b      	ldr	r3, [r3, #32]
 8007fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a1b      	ldr	r3, [r3, #32]
 8007fb4:	f023 0210 	bic.w	r2, r3, #16
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	699b      	ldr	r3, [r3, #24]
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	021b      	lsls	r3, r3, #8
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f023 0320 	bic.w	r3, r3, #32
 8007fea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	011b      	lsls	r3, r3, #4
 8007ff2:	697a      	ldr	r2, [r7, #20]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a22      	ldr	r2, [pc, #136]	@ (8008084 <TIM_OC2_SetConfig+0xe4>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d003      	beq.n	8008008 <TIM_OC2_SetConfig+0x68>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	4a21      	ldr	r2, [pc, #132]	@ (8008088 <TIM_OC2_SetConfig+0xe8>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d10d      	bne.n	8008024 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800800e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	4313      	orrs	r3, r2
 800801a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008022:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a17      	ldr	r2, [pc, #92]	@ (8008084 <TIM_OC2_SetConfig+0xe4>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d003      	beq.n	8008034 <TIM_OC2_SetConfig+0x94>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a16      	ldr	r2, [pc, #88]	@ (8008088 <TIM_OC2_SetConfig+0xe8>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d113      	bne.n	800805c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800803a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	4313      	orrs	r3, r2
 800804e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	4313      	orrs	r3, r2
 800805a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	621a      	str	r2, [r3, #32]
}
 8008076:	bf00      	nop
 8008078:	371c      	adds	r7, #28
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	40010000 	.word	0x40010000
 8008088:	40010400 	.word	0x40010400

0800808c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a1b      	ldr	r3, [r3, #32]
 80080a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f023 0303 	bic.w	r3, r3, #3
 80080c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80080d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	021b      	lsls	r3, r3, #8
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	4313      	orrs	r3, r2
 80080e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4a21      	ldr	r2, [pc, #132]	@ (800816c <TIM_OC3_SetConfig+0xe0>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d003      	beq.n	80080f2 <TIM_OC3_SetConfig+0x66>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	4a20      	ldr	r2, [pc, #128]	@ (8008170 <TIM_OC3_SetConfig+0xe4>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d10d      	bne.n	800810e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	021b      	lsls	r3, r3, #8
 8008100:	697a      	ldr	r2, [r7, #20]
 8008102:	4313      	orrs	r3, r2
 8008104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800810c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a16      	ldr	r2, [pc, #88]	@ (800816c <TIM_OC3_SetConfig+0xe0>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d003      	beq.n	800811e <TIM_OC3_SetConfig+0x92>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a15      	ldr	r2, [pc, #84]	@ (8008170 <TIM_OC3_SetConfig+0xe4>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d113      	bne.n	8008146 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008124:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800812c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	4313      	orrs	r3, r2
 8008138:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	011b      	lsls	r3, r3, #4
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	685a      	ldr	r2, [r3, #4]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	621a      	str	r2, [r3, #32]
}
 8008160:	bf00      	nop
 8008162:	371c      	adds	r7, #28
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	40010000 	.word	0x40010000
 8008170:	40010400 	.word	0x40010400

08008174 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008174:	b480      	push	{r7}
 8008176:	b087      	sub	sp, #28
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a1b      	ldr	r3, [r3, #32]
 8008188:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	69db      	ldr	r3, [r3, #28]
 800819a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	021b      	lsls	r3, r3, #8
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	031b      	lsls	r3, r3, #12
 80081c6:	693a      	ldr	r2, [r7, #16]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a12      	ldr	r2, [pc, #72]	@ (8008218 <TIM_OC4_SetConfig+0xa4>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d003      	beq.n	80081dc <TIM_OC4_SetConfig+0x68>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a11      	ldr	r2, [pc, #68]	@ (800821c <TIM_OC4_SetConfig+0xa8>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d109      	bne.n	80081f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	695b      	ldr	r3, [r3, #20]
 80081e8:	019b      	lsls	r3, r3, #6
 80081ea:	697a      	ldr	r2, [r7, #20]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	685a      	ldr	r2, [r3, #4]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	693a      	ldr	r2, [r7, #16]
 8008208:	621a      	str	r2, [r3, #32]
}
 800820a:	bf00      	nop
 800820c:	371c      	adds	r7, #28
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	40010000 	.word	0x40010000
 800821c:	40010400 	.word	0x40010400

08008220 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008220:	b480      	push	{r7}
 8008222:	b087      	sub	sp, #28
 8008224:	af00      	add	r7, sp, #0
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	607a      	str	r2, [r7, #4]
 800822c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6a1b      	ldr	r3, [r3, #32]
 8008232:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6a1b      	ldr	r3, [r3, #32]
 8008238:	f023 0201 	bic.w	r2, r3, #1
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	699b      	ldr	r3, [r3, #24]
 8008244:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4a28      	ldr	r2, [pc, #160]	@ (80082ec <TIM_TI1_SetConfig+0xcc>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d01b      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008254:	d017      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4a25      	ldr	r2, [pc, #148]	@ (80082f0 <TIM_TI1_SetConfig+0xd0>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d013      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	4a24      	ldr	r2, [pc, #144]	@ (80082f4 <TIM_TI1_SetConfig+0xd4>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d00f      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	4a23      	ldr	r2, [pc, #140]	@ (80082f8 <TIM_TI1_SetConfig+0xd8>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d00b      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	4a22      	ldr	r2, [pc, #136]	@ (80082fc <TIM_TI1_SetConfig+0xdc>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d007      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	4a21      	ldr	r2, [pc, #132]	@ (8008300 <TIM_TI1_SetConfig+0xe0>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d003      	beq.n	8008286 <TIM_TI1_SetConfig+0x66>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	4a20      	ldr	r2, [pc, #128]	@ (8008304 <TIM_TI1_SetConfig+0xe4>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d101      	bne.n	800828a <TIM_TI1_SetConfig+0x6a>
 8008286:	2301      	movs	r3, #1
 8008288:	e000      	b.n	800828c <TIM_TI1_SetConfig+0x6c>
 800828a:	2300      	movs	r3, #0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d008      	beq.n	80082a2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f023 0303 	bic.w	r3, r3, #3
 8008296:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008298:	697a      	ldr	r2, [r7, #20]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4313      	orrs	r3, r2
 800829e:	617b      	str	r3, [r7, #20]
 80082a0:	e003      	b.n	80082aa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	f043 0301 	orr.w	r3, r3, #1
 80082a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	011b      	lsls	r3, r3, #4
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	697a      	ldr	r2, [r7, #20]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	f023 030a 	bic.w	r3, r3, #10
 80082c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	f003 030a 	and.w	r3, r3, #10
 80082cc:	693a      	ldr	r2, [r7, #16]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	693a      	ldr	r2, [r7, #16]
 80082dc:	621a      	str	r2, [r3, #32]
}
 80082de:	bf00      	nop
 80082e0:	371c      	adds	r7, #28
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	40010000 	.word	0x40010000
 80082f0:	40000400 	.word	0x40000400
 80082f4:	40000800 	.word	0x40000800
 80082f8:	40000c00 	.word	0x40000c00
 80082fc:	40010400 	.word	0x40010400
 8008300:	40014000 	.word	0x40014000
 8008304:	40001800 	.word	0x40001800

08008308 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008308:	b480      	push	{r7}
 800830a:	b087      	sub	sp, #28
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6a1b      	ldr	r3, [r3, #32]
 8008318:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6a1b      	ldr	r3, [r3, #32]
 800831e:	f023 0201 	bic.w	r2, r3, #1
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	699b      	ldr	r3, [r3, #24]
 800832a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008332:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	011b      	lsls	r3, r3, #4
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	4313      	orrs	r3, r2
 800833c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f023 030a 	bic.w	r3, r3, #10
 8008344:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008346:	697a      	ldr	r2, [r7, #20]
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	4313      	orrs	r3, r2
 800834c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	621a      	str	r2, [r3, #32]
}
 800835a:	bf00      	nop
 800835c:	371c      	adds	r7, #28
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr

08008366 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008366:	b480      	push	{r7}
 8008368:	b087      	sub	sp, #28
 800836a:	af00      	add	r7, sp, #0
 800836c:	60f8      	str	r0, [r7, #12]
 800836e:	60b9      	str	r1, [r7, #8]
 8008370:	607a      	str	r2, [r7, #4]
 8008372:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6a1b      	ldr	r3, [r3, #32]
 8008378:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	f023 0210 	bic.w	r2, r3, #16
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008392:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	021b      	lsls	r3, r3, #8
 8008398:	693a      	ldr	r2, [r7, #16]
 800839a:	4313      	orrs	r3, r2
 800839c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80083a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	031b      	lsls	r3, r3, #12
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	693a      	ldr	r2, [r7, #16]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80083b8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	011b      	lsls	r3, r3, #4
 80083be:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	621a      	str	r2, [r3, #32]
}
 80083d4:	bf00      	nop
 80083d6:	371c      	adds	r7, #28
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b087      	sub	sp, #28
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6a1b      	ldr	r3, [r3, #32]
 80083f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6a1b      	ldr	r3, [r3, #32]
 80083f6:	f023 0210 	bic.w	r2, r3, #16
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	699b      	ldr	r3, [r3, #24]
 8008402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800840a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	031b      	lsls	r3, r3, #12
 8008410:	693a      	ldr	r2, [r7, #16]
 8008412:	4313      	orrs	r3, r2
 8008414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800841c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	011b      	lsls	r3, r3, #4
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	4313      	orrs	r3, r2
 8008426:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	693a      	ldr	r2, [r7, #16]
 800842c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	697a      	ldr	r2, [r7, #20]
 8008432:	621a      	str	r2, [r3, #32]
}
 8008434:	bf00      	nop
 8008436:	371c      	adds	r7, #28
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008440:	b480      	push	{r7}
 8008442:	b087      	sub	sp, #28
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
 800844c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6a1b      	ldr	r3, [r3, #32]
 8008458:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	69db      	ldr	r3, [r3, #28]
 8008464:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	f023 0303 	bic.w	r3, r3, #3
 800846c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800846e:	693a      	ldr	r2, [r7, #16]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4313      	orrs	r3, r2
 8008474:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800847c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	011b      	lsls	r3, r3, #4
 8008482:	b2db      	uxtb	r3, r3
 8008484:	693a      	ldr	r2, [r7, #16]
 8008486:	4313      	orrs	r3, r2
 8008488:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008490:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	021b      	lsls	r3, r3, #8
 8008496:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	4313      	orrs	r3, r2
 800849e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	697a      	ldr	r2, [r7, #20]
 80084aa:	621a      	str	r2, [r3, #32]
}
 80084ac:	bf00      	nop
 80084ae:	371c      	adds	r7, #28
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b087      	sub	sp, #28
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	607a      	str	r2, [r7, #4]
 80084c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6a1b      	ldr	r3, [r3, #32]
 80084ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6a1b      	ldr	r3, [r3, #32]
 80084d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	021b      	lsls	r3, r3, #8
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084f6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	031b      	lsls	r3, r3, #12
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	693a      	ldr	r2, [r7, #16]
 8008500:	4313      	orrs	r3, r2
 8008502:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800850a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	031b      	lsls	r3, r3, #12
 8008510:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008514:	697a      	ldr	r2, [r7, #20]
 8008516:	4313      	orrs	r3, r2
 8008518:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	621a      	str	r2, [r3, #32]
}
 8008526:	bf00      	nop
 8008528:	371c      	adds	r7, #28
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008532:	b480      	push	{r7}
 8008534:	b085      	sub	sp, #20
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008548:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	4313      	orrs	r3, r2
 8008550:	f043 0307 	orr.w	r3, r3, #7
 8008554:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	68fa      	ldr	r2, [r7, #12]
 800855a:	609a      	str	r2, [r3, #8]
}
 800855c:	bf00      	nop
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	607a      	str	r2, [r7, #4]
 8008574:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008582:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	021a      	lsls	r2, r3, #8
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	431a      	orrs	r2, r3
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	4313      	orrs	r3, r2
 8008590:	697a      	ldr	r2, [r7, #20]
 8008592:	4313      	orrs	r3, r2
 8008594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	697a      	ldr	r2, [r7, #20]
 800859a:	609a      	str	r2, [r3, #8]
}
 800859c:	bf00      	nop
 800859e:	371c      	adds	r7, #28
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	f003 031f 	and.w	r3, r3, #31
 80085ba:	2201      	movs	r2, #1
 80085bc:	fa02 f303 	lsl.w	r3, r2, r3
 80085c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6a1a      	ldr	r2, [r3, #32]
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	43db      	mvns	r3, r3
 80085ca:	401a      	ands	r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6a1a      	ldr	r2, [r3, #32]
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	f003 031f 	and.w	r3, r3, #31
 80085da:	6879      	ldr	r1, [r7, #4]
 80085dc:	fa01 f303 	lsl.w	r3, r1, r3
 80085e0:	431a      	orrs	r2, r3
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	621a      	str	r2, [r3, #32]
}
 80085e6:	bf00      	nop
 80085e8:	371c      	adds	r7, #28
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
	...

080085f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008604:	2b01      	cmp	r3, #1
 8008606:	d101      	bne.n	800860c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008608:	2302      	movs	r3, #2
 800860a:	e05a      	b.n	80086c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2202      	movs	r2, #2
 8008618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	4313      	orrs	r3, r2
 800863c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a21      	ldr	r2, [pc, #132]	@ (80086d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d022      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008658:	d01d      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a1d      	ldr	r2, [pc, #116]	@ (80086d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d018      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a1b      	ldr	r2, [pc, #108]	@ (80086d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d013      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a1a      	ldr	r2, [pc, #104]	@ (80086dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d00e      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a18      	ldr	r2, [pc, #96]	@ (80086e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d009      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a17      	ldr	r2, [pc, #92]	@ (80086e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d004      	beq.n	8008696 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a15      	ldr	r2, [pc, #84]	@ (80086e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d10c      	bne.n	80086b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800869c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3714      	adds	r7, #20
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	40010000 	.word	0x40010000
 80086d4:	40000400 	.word	0x40000400
 80086d8:	40000800 	.word	0x40000800
 80086dc:	40000c00 	.word	0x40000c00
 80086e0:	40010400 	.word	0x40010400
 80086e4:	40014000 	.word	0x40014000
 80086e8:	40001800 	.word	0x40001800

080086ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b082      	sub	sp, #8
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d101      	bne.n	8008726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	e042      	b.n	80087ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800872c:	b2db      	uxtb	r3, r3
 800872e:	2b00      	cmp	r3, #0
 8008730:	d106      	bne.n	8008740 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f7fc fab6 	bl	8004cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2224      	movs	r2, #36	@ 0x24
 8008744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68da      	ldr	r2, [r3, #12]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008756:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 f973 	bl	8008a44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	691a      	ldr	r2, [r3, #16]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800876c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	695a      	ldr	r2, [r3, #20]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800877c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	68da      	ldr	r2, [r3, #12]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800878c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2220      	movs	r2, #32
 8008798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2220      	movs	r2, #32
 80087a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3708      	adds	r7, #8
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08a      	sub	sp, #40	@ 0x28
 80087b8:	af02      	add	r7, sp, #8
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	603b      	str	r3, [r7, #0]
 80087c0:	4613      	mov	r3, r2
 80087c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80087c4:	2300      	movs	r3, #0
 80087c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	2b20      	cmp	r3, #32
 80087d2:	d175      	bne.n	80088c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d002      	beq.n	80087e0 <HAL_UART_Transmit+0x2c>
 80087da:	88fb      	ldrh	r3, [r7, #6]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	e06e      	b.n	80088c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2200      	movs	r2, #0
 80087e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2221      	movs	r2, #33	@ 0x21
 80087ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80087f2:	f7fc fc77 	bl	80050e4 <HAL_GetTick>
 80087f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	88fa      	ldrh	r2, [r7, #6]
 80087fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	88fa      	ldrh	r2, [r7, #6]
 8008802:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800880c:	d108      	bne.n	8008820 <HAL_UART_Transmit+0x6c>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d104      	bne.n	8008820 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008816:	2300      	movs	r3, #0
 8008818:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	61bb      	str	r3, [r7, #24]
 800881e:	e003      	b.n	8008828 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008824:	2300      	movs	r3, #0
 8008826:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008828:	e02e      	b.n	8008888 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2200      	movs	r2, #0
 8008832:	2180      	movs	r1, #128	@ 0x80
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f000 f848 	bl	80088ca <UART_WaitOnFlagUntilTimeout>
 800883a:	4603      	mov	r3, r0
 800883c:	2b00      	cmp	r3, #0
 800883e:	d005      	beq.n	800884c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2220      	movs	r2, #32
 8008844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008848:	2303      	movs	r3, #3
 800884a:	e03a      	b.n	80088c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800884c:	69fb      	ldr	r3, [r7, #28]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10b      	bne.n	800886a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	881b      	ldrh	r3, [r3, #0]
 8008856:	461a      	mov	r2, r3
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008860:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008862:	69bb      	ldr	r3, [r7, #24]
 8008864:	3302      	adds	r3, #2
 8008866:	61bb      	str	r3, [r7, #24]
 8008868:	e007      	b.n	800887a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	781a      	ldrb	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	3301      	adds	r3, #1
 8008878:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800887e:	b29b      	uxth	r3, r3
 8008880:	3b01      	subs	r3, #1
 8008882:	b29a      	uxth	r2, r3
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800888c:	b29b      	uxth	r3, r3
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1cb      	bne.n	800882a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	2200      	movs	r2, #0
 800889a:	2140      	movs	r1, #64	@ 0x40
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f000 f814 	bl	80088ca <UART_WaitOnFlagUntilTimeout>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d005      	beq.n	80088b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2220      	movs	r2, #32
 80088ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80088b0:	2303      	movs	r3, #3
 80088b2:	e006      	b.n	80088c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2220      	movs	r2, #32
 80088b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80088bc:	2300      	movs	r3, #0
 80088be:	e000      	b.n	80088c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80088c0:	2302      	movs	r3, #2
  }
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3720      	adds	r7, #32
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088ca:	b580      	push	{r7, lr}
 80088cc:	b086      	sub	sp, #24
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	60f8      	str	r0, [r7, #12]
 80088d2:	60b9      	str	r1, [r7, #8]
 80088d4:	603b      	str	r3, [r7, #0]
 80088d6:	4613      	mov	r3, r2
 80088d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088da:	e03b      	b.n	8008954 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e2:	d037      	beq.n	8008954 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088e4:	f7fc fbfe 	bl	80050e4 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	6a3a      	ldr	r2, [r7, #32]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d302      	bcc.n	80088fa <UART_WaitOnFlagUntilTimeout+0x30>
 80088f4:	6a3b      	ldr	r3, [r7, #32]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d101      	bne.n	80088fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088fa:	2303      	movs	r3, #3
 80088fc:	e03a      	b.n	8008974 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68db      	ldr	r3, [r3, #12]
 8008904:	f003 0304 	and.w	r3, r3, #4
 8008908:	2b00      	cmp	r3, #0
 800890a:	d023      	beq.n	8008954 <UART_WaitOnFlagUntilTimeout+0x8a>
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	2b80      	cmp	r3, #128	@ 0x80
 8008910:	d020      	beq.n	8008954 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	2b40      	cmp	r3, #64	@ 0x40
 8008916:	d01d      	beq.n	8008954 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 0308 	and.w	r3, r3, #8
 8008922:	2b08      	cmp	r3, #8
 8008924:	d116      	bne.n	8008954 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008926:	2300      	movs	r3, #0
 8008928:	617b      	str	r3, [r7, #20]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	617b      	str	r3, [r7, #20]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	617b      	str	r3, [r7, #20]
 800893a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f000 f81d 	bl	800897c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2208      	movs	r2, #8
 8008946:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e00f      	b.n	8008974 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	4013      	ands	r3, r2
 800895e:	68ba      	ldr	r2, [r7, #8]
 8008960:	429a      	cmp	r2, r3
 8008962:	bf0c      	ite	eq
 8008964:	2301      	moveq	r3, #1
 8008966:	2300      	movne	r3, #0
 8008968:	b2db      	uxtb	r3, r3
 800896a:	461a      	mov	r2, r3
 800896c:	79fb      	ldrb	r3, [r7, #7]
 800896e:	429a      	cmp	r2, r3
 8008970:	d0b4      	beq.n	80088dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008972:	2300      	movs	r3, #0
}
 8008974:	4618      	mov	r0, r3
 8008976:	3718      	adds	r7, #24
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800897c:	b480      	push	{r7}
 800897e:	b095      	sub	sp, #84	@ 0x54
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	330c      	adds	r3, #12
 800898a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800898e:	e853 3f00 	ldrex	r3, [r3]
 8008992:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008996:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800899a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	330c      	adds	r3, #12
 80089a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80089a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80089aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089ac:	e841 2300 	strex	r3, r2, [r1]
 80089b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1e5      	bne.n	8008984 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3314      	adds	r3, #20
 80089be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	f023 0301 	bic.w	r3, r3, #1
 80089ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	3314      	adds	r3, #20
 80089d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80089da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089e0:	e841 2300 	strex	r3, r2, [r1]
 80089e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1e5      	bne.n	80089b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d119      	bne.n	8008a28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	330c      	adds	r3, #12
 80089fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	e853 3f00 	ldrex	r3, [r3]
 8008a02:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	f023 0310 	bic.w	r3, r3, #16
 8008a0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	330c      	adds	r3, #12
 8008a12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a14:	61ba      	str	r2, [r7, #24]
 8008a16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a18:	6979      	ldr	r1, [r7, #20]
 8008a1a:	69ba      	ldr	r2, [r7, #24]
 8008a1c:	e841 2300 	strex	r3, r2, [r1]
 8008a20:	613b      	str	r3, [r7, #16]
   return(result);
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d1e5      	bne.n	80089f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2220      	movs	r2, #32
 8008a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008a36:	bf00      	nop
 8008a38:	3754      	adds	r7, #84	@ 0x54
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
	...

08008a44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a48:	b0c0      	sub	sp, #256	@ 0x100
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a60:	68d9      	ldr	r1, [r3, #12]
 8008a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	ea40 0301 	orr.w	r3, r0, r1
 8008a6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a72:	689a      	ldr	r2, [r3, #8]
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a78:	691b      	ldr	r3, [r3, #16]
 8008a7a:	431a      	orrs	r2, r3
 8008a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	431a      	orrs	r2, r3
 8008a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a9c:	f021 010c 	bic.w	r1, r1, #12
 8008aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008aaa:	430b      	orrs	r3, r1
 8008aac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abe:	6999      	ldr	r1, [r3, #24]
 8008ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	ea40 0301 	orr.w	r3, r0, r1
 8008aca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	4b8f      	ldr	r3, [pc, #572]	@ (8008d10 <UART_SetConfig+0x2cc>)
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d005      	beq.n	8008ae4 <UART_SetConfig+0xa0>
 8008ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	4b8d      	ldr	r3, [pc, #564]	@ (8008d14 <UART_SetConfig+0x2d0>)
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d104      	bne.n	8008aee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ae4:	f7fe fa5e 	bl	8006fa4 <HAL_RCC_GetPCLK2Freq>
 8008ae8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008aec:	e003      	b.n	8008af6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008aee:	f7fe fa45 	bl	8006f7c <HAL_RCC_GetPCLK1Freq>
 8008af2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afa:	69db      	ldr	r3, [r3, #28]
 8008afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b00:	f040 810c 	bne.w	8008d1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b16:	4622      	mov	r2, r4
 8008b18:	462b      	mov	r3, r5
 8008b1a:	1891      	adds	r1, r2, r2
 8008b1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b1e:	415b      	adcs	r3, r3
 8008b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b26:	4621      	mov	r1, r4
 8008b28:	eb12 0801 	adds.w	r8, r2, r1
 8008b2c:	4629      	mov	r1, r5
 8008b2e:	eb43 0901 	adc.w	r9, r3, r1
 8008b32:	f04f 0200 	mov.w	r2, #0
 8008b36:	f04f 0300 	mov.w	r3, #0
 8008b3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b46:	4690      	mov	r8, r2
 8008b48:	4699      	mov	r9, r3
 8008b4a:	4623      	mov	r3, r4
 8008b4c:	eb18 0303 	adds.w	r3, r8, r3
 8008b50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b54:	462b      	mov	r3, r5
 8008b56:	eb49 0303 	adc.w	r3, r9, r3
 8008b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008b6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008b72:	460b      	mov	r3, r1
 8008b74:	18db      	adds	r3, r3, r3
 8008b76:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b78:	4613      	mov	r3, r2
 8008b7a:	eb42 0303 	adc.w	r3, r2, r3
 8008b7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008b84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b88:	f7f8 f87e 	bl	8000c88 <__aeabi_uldivmod>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4b61      	ldr	r3, [pc, #388]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008b92:	fba3 2302 	umull	r2, r3, r3, r2
 8008b96:	095b      	lsrs	r3, r3, #5
 8008b98:	011c      	lsls	r4, r3, #4
 8008b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ba4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ba8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008bac:	4642      	mov	r2, r8
 8008bae:	464b      	mov	r3, r9
 8008bb0:	1891      	adds	r1, r2, r2
 8008bb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008bb4:	415b      	adcs	r3, r3
 8008bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008bbc:	4641      	mov	r1, r8
 8008bbe:	eb12 0a01 	adds.w	sl, r2, r1
 8008bc2:	4649      	mov	r1, r9
 8008bc4:	eb43 0b01 	adc.w	fp, r3, r1
 8008bc8:	f04f 0200 	mov.w	r2, #0
 8008bcc:	f04f 0300 	mov.w	r3, #0
 8008bd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bdc:	4692      	mov	sl, r2
 8008bde:	469b      	mov	fp, r3
 8008be0:	4643      	mov	r3, r8
 8008be2:	eb1a 0303 	adds.w	r3, sl, r3
 8008be6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bea:	464b      	mov	r3, r9
 8008bec:	eb4b 0303 	adc.w	r3, fp, r3
 8008bf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c08:	460b      	mov	r3, r1
 8008c0a:	18db      	adds	r3, r3, r3
 8008c0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c0e:	4613      	mov	r3, r2
 8008c10:	eb42 0303 	adc.w	r3, r2, r3
 8008c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c1e:	f7f8 f833 	bl	8000c88 <__aeabi_uldivmod>
 8008c22:	4602      	mov	r2, r0
 8008c24:	460b      	mov	r3, r1
 8008c26:	4611      	mov	r1, r2
 8008c28:	4b3b      	ldr	r3, [pc, #236]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8008c2e:	095b      	lsrs	r3, r3, #5
 8008c30:	2264      	movs	r2, #100	@ 0x64
 8008c32:	fb02 f303 	mul.w	r3, r2, r3
 8008c36:	1acb      	subs	r3, r1, r3
 8008c38:	00db      	lsls	r3, r3, #3
 8008c3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c3e:	4b36      	ldr	r3, [pc, #216]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008c40:	fba3 2302 	umull	r2, r3, r3, r2
 8008c44:	095b      	lsrs	r3, r3, #5
 8008c46:	005b      	lsls	r3, r3, #1
 8008c48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008c4c:	441c      	add	r4, r3
 8008c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c52:	2200      	movs	r2, #0
 8008c54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008c5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008c60:	4642      	mov	r2, r8
 8008c62:	464b      	mov	r3, r9
 8008c64:	1891      	adds	r1, r2, r2
 8008c66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008c68:	415b      	adcs	r3, r3
 8008c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008c70:	4641      	mov	r1, r8
 8008c72:	1851      	adds	r1, r2, r1
 8008c74:	6339      	str	r1, [r7, #48]	@ 0x30
 8008c76:	4649      	mov	r1, r9
 8008c78:	414b      	adcs	r3, r1
 8008c7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c7c:	f04f 0200 	mov.w	r2, #0
 8008c80:	f04f 0300 	mov.w	r3, #0
 8008c84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c88:	4659      	mov	r1, fp
 8008c8a:	00cb      	lsls	r3, r1, #3
 8008c8c:	4651      	mov	r1, sl
 8008c8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c92:	4651      	mov	r1, sl
 8008c94:	00ca      	lsls	r2, r1, #3
 8008c96:	4610      	mov	r0, r2
 8008c98:	4619      	mov	r1, r3
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	4642      	mov	r2, r8
 8008c9e:	189b      	adds	r3, r3, r2
 8008ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ca4:	464b      	mov	r3, r9
 8008ca6:	460a      	mov	r2, r1
 8008ca8:	eb42 0303 	adc.w	r3, r2, r3
 8008cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008cbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008cc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	18db      	adds	r3, r3, r3
 8008cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cca:	4613      	mov	r3, r2
 8008ccc:	eb42 0303 	adc.w	r3, r2, r3
 8008cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008cd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008cda:	f7f7 ffd5 	bl	8000c88 <__aeabi_uldivmod>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008ce4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ce8:	095b      	lsrs	r3, r3, #5
 8008cea:	2164      	movs	r1, #100	@ 0x64
 8008cec:	fb01 f303 	mul.w	r3, r1, r3
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	00db      	lsls	r3, r3, #3
 8008cf4:	3332      	adds	r3, #50	@ 0x32
 8008cf6:	4a08      	ldr	r2, [pc, #32]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	f003 0207 	and.w	r2, r3, #7
 8008d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4422      	add	r2, r4
 8008d0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d0c:	e106      	b.n	8008f1c <UART_SetConfig+0x4d8>
 8008d0e:	bf00      	nop
 8008d10:	40011000 	.word	0x40011000
 8008d14:	40011400 	.word	0x40011400
 8008d18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d20:	2200      	movs	r2, #0
 8008d22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d2e:	4642      	mov	r2, r8
 8008d30:	464b      	mov	r3, r9
 8008d32:	1891      	adds	r1, r2, r2
 8008d34:	6239      	str	r1, [r7, #32]
 8008d36:	415b      	adcs	r3, r3
 8008d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d3e:	4641      	mov	r1, r8
 8008d40:	1854      	adds	r4, r2, r1
 8008d42:	4649      	mov	r1, r9
 8008d44:	eb43 0501 	adc.w	r5, r3, r1
 8008d48:	f04f 0200 	mov.w	r2, #0
 8008d4c:	f04f 0300 	mov.w	r3, #0
 8008d50:	00eb      	lsls	r3, r5, #3
 8008d52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d56:	00e2      	lsls	r2, r4, #3
 8008d58:	4614      	mov	r4, r2
 8008d5a:	461d      	mov	r5, r3
 8008d5c:	4643      	mov	r3, r8
 8008d5e:	18e3      	adds	r3, r4, r3
 8008d60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d64:	464b      	mov	r3, r9
 8008d66:	eb45 0303 	adc.w	r3, r5, r3
 8008d6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d7e:	f04f 0200 	mov.w	r2, #0
 8008d82:	f04f 0300 	mov.w	r3, #0
 8008d86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d8a:	4629      	mov	r1, r5
 8008d8c:	008b      	lsls	r3, r1, #2
 8008d8e:	4621      	mov	r1, r4
 8008d90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d94:	4621      	mov	r1, r4
 8008d96:	008a      	lsls	r2, r1, #2
 8008d98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d9c:	f7f7 ff74 	bl	8000c88 <__aeabi_uldivmod>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	4b60      	ldr	r3, [pc, #384]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008da6:	fba3 2302 	umull	r2, r3, r3, r2
 8008daa:	095b      	lsrs	r3, r3, #5
 8008dac:	011c      	lsls	r4, r3, #4
 8008dae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008db2:	2200      	movs	r2, #0
 8008db4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008db8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008dbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008dc0:	4642      	mov	r2, r8
 8008dc2:	464b      	mov	r3, r9
 8008dc4:	1891      	adds	r1, r2, r2
 8008dc6:	61b9      	str	r1, [r7, #24]
 8008dc8:	415b      	adcs	r3, r3
 8008dca:	61fb      	str	r3, [r7, #28]
 8008dcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dd0:	4641      	mov	r1, r8
 8008dd2:	1851      	adds	r1, r2, r1
 8008dd4:	6139      	str	r1, [r7, #16]
 8008dd6:	4649      	mov	r1, r9
 8008dd8:	414b      	adcs	r3, r1
 8008dda:	617b      	str	r3, [r7, #20]
 8008ddc:	f04f 0200 	mov.w	r2, #0
 8008de0:	f04f 0300 	mov.w	r3, #0
 8008de4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008de8:	4659      	mov	r1, fp
 8008dea:	00cb      	lsls	r3, r1, #3
 8008dec:	4651      	mov	r1, sl
 8008dee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008df2:	4651      	mov	r1, sl
 8008df4:	00ca      	lsls	r2, r1, #3
 8008df6:	4610      	mov	r0, r2
 8008df8:	4619      	mov	r1, r3
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	189b      	adds	r3, r3, r2
 8008e00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e04:	464b      	mov	r3, r9
 8008e06:	460a      	mov	r2, r1
 8008e08:	eb42 0303 	adc.w	r3, r2, r3
 8008e0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e1c:	f04f 0200 	mov.w	r2, #0
 8008e20:	f04f 0300 	mov.w	r3, #0
 8008e24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e28:	4649      	mov	r1, r9
 8008e2a:	008b      	lsls	r3, r1, #2
 8008e2c:	4641      	mov	r1, r8
 8008e2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e32:	4641      	mov	r1, r8
 8008e34:	008a      	lsls	r2, r1, #2
 8008e36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e3a:	f7f7 ff25 	bl	8000c88 <__aeabi_uldivmod>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	460b      	mov	r3, r1
 8008e42:	4611      	mov	r1, r2
 8008e44:	4b38      	ldr	r3, [pc, #224]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008e46:	fba3 2301 	umull	r2, r3, r3, r1
 8008e4a:	095b      	lsrs	r3, r3, #5
 8008e4c:	2264      	movs	r2, #100	@ 0x64
 8008e4e:	fb02 f303 	mul.w	r3, r2, r3
 8008e52:	1acb      	subs	r3, r1, r3
 8008e54:	011b      	lsls	r3, r3, #4
 8008e56:	3332      	adds	r3, #50	@ 0x32
 8008e58:	4a33      	ldr	r2, [pc, #204]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e5e:	095b      	lsrs	r3, r3, #5
 8008e60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e64:	441c      	add	r4, r3
 8008e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008e70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008e74:	4642      	mov	r2, r8
 8008e76:	464b      	mov	r3, r9
 8008e78:	1891      	adds	r1, r2, r2
 8008e7a:	60b9      	str	r1, [r7, #8]
 8008e7c:	415b      	adcs	r3, r3
 8008e7e:	60fb      	str	r3, [r7, #12]
 8008e80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e84:	4641      	mov	r1, r8
 8008e86:	1851      	adds	r1, r2, r1
 8008e88:	6039      	str	r1, [r7, #0]
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	414b      	adcs	r3, r1
 8008e8e:	607b      	str	r3, [r7, #4]
 8008e90:	f04f 0200 	mov.w	r2, #0
 8008e94:	f04f 0300 	mov.w	r3, #0
 8008e98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e9c:	4659      	mov	r1, fp
 8008e9e:	00cb      	lsls	r3, r1, #3
 8008ea0:	4651      	mov	r1, sl
 8008ea2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ea6:	4651      	mov	r1, sl
 8008ea8:	00ca      	lsls	r2, r1, #3
 8008eaa:	4610      	mov	r0, r2
 8008eac:	4619      	mov	r1, r3
 8008eae:	4603      	mov	r3, r0
 8008eb0:	4642      	mov	r2, r8
 8008eb2:	189b      	adds	r3, r3, r2
 8008eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008eb6:	464b      	mov	r3, r9
 8008eb8:	460a      	mov	r2, r1
 8008eba:	eb42 0303 	adc.w	r3, r2, r3
 8008ebe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008eca:	667a      	str	r2, [r7, #100]	@ 0x64
 8008ecc:	f04f 0200 	mov.w	r2, #0
 8008ed0:	f04f 0300 	mov.w	r3, #0
 8008ed4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ed8:	4649      	mov	r1, r9
 8008eda:	008b      	lsls	r3, r1, #2
 8008edc:	4641      	mov	r1, r8
 8008ede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ee2:	4641      	mov	r1, r8
 8008ee4:	008a      	lsls	r2, r1, #2
 8008ee6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008eea:	f7f7 fecd 	bl	8000c88 <__aeabi_uldivmod>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008ef4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ef8:	095b      	lsrs	r3, r3, #5
 8008efa:	2164      	movs	r1, #100	@ 0x64
 8008efc:	fb01 f303 	mul.w	r3, r1, r3
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	3332      	adds	r3, #50	@ 0x32
 8008f06:	4a08      	ldr	r2, [pc, #32]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008f08:	fba2 2303 	umull	r2, r3, r2, r3
 8008f0c:	095b      	lsrs	r3, r3, #5
 8008f0e:	f003 020f 	and.w	r2, r3, #15
 8008f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4422      	add	r2, r4
 8008f1a:	609a      	str	r2, [r3, #8]
}
 8008f1c:	bf00      	nop
 8008f1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f22:	46bd      	mov	sp, r7
 8008f24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f28:	51eb851f 	.word	0x51eb851f

08008f2c <__cvt>:
 8008f2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f30:	ec57 6b10 	vmov	r6, r7, d0
 8008f34:	2f00      	cmp	r7, #0
 8008f36:	460c      	mov	r4, r1
 8008f38:	4619      	mov	r1, r3
 8008f3a:	463b      	mov	r3, r7
 8008f3c:	bfbb      	ittet	lt
 8008f3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008f42:	461f      	movlt	r7, r3
 8008f44:	2300      	movge	r3, #0
 8008f46:	232d      	movlt	r3, #45	@ 0x2d
 8008f48:	700b      	strb	r3, [r1, #0]
 8008f4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008f50:	4691      	mov	r9, r2
 8008f52:	f023 0820 	bic.w	r8, r3, #32
 8008f56:	bfbc      	itt	lt
 8008f58:	4632      	movlt	r2, r6
 8008f5a:	4616      	movlt	r6, r2
 8008f5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f60:	d005      	beq.n	8008f6e <__cvt+0x42>
 8008f62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008f66:	d100      	bne.n	8008f6a <__cvt+0x3e>
 8008f68:	3401      	adds	r4, #1
 8008f6a:	2102      	movs	r1, #2
 8008f6c:	e000      	b.n	8008f70 <__cvt+0x44>
 8008f6e:	2103      	movs	r1, #3
 8008f70:	ab03      	add	r3, sp, #12
 8008f72:	9301      	str	r3, [sp, #4]
 8008f74:	ab02      	add	r3, sp, #8
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	ec47 6b10 	vmov	d0, r6, r7
 8008f7c:	4653      	mov	r3, sl
 8008f7e:	4622      	mov	r2, r4
 8008f80:	f001 f982 	bl	800a288 <_dtoa_r>
 8008f84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008f88:	4605      	mov	r5, r0
 8008f8a:	d119      	bne.n	8008fc0 <__cvt+0x94>
 8008f8c:	f019 0f01 	tst.w	r9, #1
 8008f90:	d00e      	beq.n	8008fb0 <__cvt+0x84>
 8008f92:	eb00 0904 	add.w	r9, r0, r4
 8008f96:	2200      	movs	r2, #0
 8008f98:	2300      	movs	r3, #0
 8008f9a:	4630      	mov	r0, r6
 8008f9c:	4639      	mov	r1, r7
 8008f9e:	f7f7 fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fa2:	b108      	cbz	r0, 8008fa8 <__cvt+0x7c>
 8008fa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008fa8:	2230      	movs	r2, #48	@ 0x30
 8008faa:	9b03      	ldr	r3, [sp, #12]
 8008fac:	454b      	cmp	r3, r9
 8008fae:	d31e      	bcc.n	8008fee <__cvt+0xc2>
 8008fb0:	9b03      	ldr	r3, [sp, #12]
 8008fb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fb4:	1b5b      	subs	r3, r3, r5
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	6013      	str	r3, [r2, #0]
 8008fba:	b004      	add	sp, #16
 8008fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008fc4:	eb00 0904 	add.w	r9, r0, r4
 8008fc8:	d1e5      	bne.n	8008f96 <__cvt+0x6a>
 8008fca:	7803      	ldrb	r3, [r0, #0]
 8008fcc:	2b30      	cmp	r3, #48	@ 0x30
 8008fce:	d10a      	bne.n	8008fe6 <__cvt+0xba>
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	4639      	mov	r1, r7
 8008fd8:	f7f7 fd76 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fdc:	b918      	cbnz	r0, 8008fe6 <__cvt+0xba>
 8008fde:	f1c4 0401 	rsb	r4, r4, #1
 8008fe2:	f8ca 4000 	str.w	r4, [sl]
 8008fe6:	f8da 3000 	ldr.w	r3, [sl]
 8008fea:	4499      	add	r9, r3
 8008fec:	e7d3      	b.n	8008f96 <__cvt+0x6a>
 8008fee:	1c59      	adds	r1, r3, #1
 8008ff0:	9103      	str	r1, [sp, #12]
 8008ff2:	701a      	strb	r2, [r3, #0]
 8008ff4:	e7d9      	b.n	8008faa <__cvt+0x7e>

08008ff6 <__exponent>:
 8008ff6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ff8:	2900      	cmp	r1, #0
 8008ffa:	bfba      	itte	lt
 8008ffc:	4249      	neglt	r1, r1
 8008ffe:	232d      	movlt	r3, #45	@ 0x2d
 8009000:	232b      	movge	r3, #43	@ 0x2b
 8009002:	2909      	cmp	r1, #9
 8009004:	7002      	strb	r2, [r0, #0]
 8009006:	7043      	strb	r3, [r0, #1]
 8009008:	dd29      	ble.n	800905e <__exponent+0x68>
 800900a:	f10d 0307 	add.w	r3, sp, #7
 800900e:	461d      	mov	r5, r3
 8009010:	270a      	movs	r7, #10
 8009012:	461a      	mov	r2, r3
 8009014:	fbb1 f6f7 	udiv	r6, r1, r7
 8009018:	fb07 1416 	mls	r4, r7, r6, r1
 800901c:	3430      	adds	r4, #48	@ 0x30
 800901e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009022:	460c      	mov	r4, r1
 8009024:	2c63      	cmp	r4, #99	@ 0x63
 8009026:	f103 33ff 	add.w	r3, r3, #4294967295
 800902a:	4631      	mov	r1, r6
 800902c:	dcf1      	bgt.n	8009012 <__exponent+0x1c>
 800902e:	3130      	adds	r1, #48	@ 0x30
 8009030:	1e94      	subs	r4, r2, #2
 8009032:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009036:	1c41      	adds	r1, r0, #1
 8009038:	4623      	mov	r3, r4
 800903a:	42ab      	cmp	r3, r5
 800903c:	d30a      	bcc.n	8009054 <__exponent+0x5e>
 800903e:	f10d 0309 	add.w	r3, sp, #9
 8009042:	1a9b      	subs	r3, r3, r2
 8009044:	42ac      	cmp	r4, r5
 8009046:	bf88      	it	hi
 8009048:	2300      	movhi	r3, #0
 800904a:	3302      	adds	r3, #2
 800904c:	4403      	add	r3, r0
 800904e:	1a18      	subs	r0, r3, r0
 8009050:	b003      	add	sp, #12
 8009052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009054:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009058:	f801 6f01 	strb.w	r6, [r1, #1]!
 800905c:	e7ed      	b.n	800903a <__exponent+0x44>
 800905e:	2330      	movs	r3, #48	@ 0x30
 8009060:	3130      	adds	r1, #48	@ 0x30
 8009062:	7083      	strb	r3, [r0, #2]
 8009064:	70c1      	strb	r1, [r0, #3]
 8009066:	1d03      	adds	r3, r0, #4
 8009068:	e7f1      	b.n	800904e <__exponent+0x58>
	...

0800906c <_printf_float>:
 800906c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009070:	b08d      	sub	sp, #52	@ 0x34
 8009072:	460c      	mov	r4, r1
 8009074:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009078:	4616      	mov	r6, r2
 800907a:	461f      	mov	r7, r3
 800907c:	4605      	mov	r5, r0
 800907e:	f000 ffed 	bl	800a05c <_localeconv_r>
 8009082:	6803      	ldr	r3, [r0, #0]
 8009084:	9304      	str	r3, [sp, #16]
 8009086:	4618      	mov	r0, r3
 8009088:	f7f7 f8f2 	bl	8000270 <strlen>
 800908c:	2300      	movs	r3, #0
 800908e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009090:	f8d8 3000 	ldr.w	r3, [r8]
 8009094:	9005      	str	r0, [sp, #20]
 8009096:	3307      	adds	r3, #7
 8009098:	f023 0307 	bic.w	r3, r3, #7
 800909c:	f103 0208 	add.w	r2, r3, #8
 80090a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80090a4:	f8d4 b000 	ldr.w	fp, [r4]
 80090a8:	f8c8 2000 	str.w	r2, [r8]
 80090ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80090b4:	9307      	str	r3, [sp, #28]
 80090b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80090ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80090be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090c2:	4b9c      	ldr	r3, [pc, #624]	@ (8009334 <_printf_float+0x2c8>)
 80090c4:	f04f 32ff 	mov.w	r2, #4294967295
 80090c8:	f7f7 fd30 	bl	8000b2c <__aeabi_dcmpun>
 80090cc:	bb70      	cbnz	r0, 800912c <_printf_float+0xc0>
 80090ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090d2:	4b98      	ldr	r3, [pc, #608]	@ (8009334 <_printf_float+0x2c8>)
 80090d4:	f04f 32ff 	mov.w	r2, #4294967295
 80090d8:	f7f7 fd0a 	bl	8000af0 <__aeabi_dcmple>
 80090dc:	bb30      	cbnz	r0, 800912c <_printf_float+0xc0>
 80090de:	2200      	movs	r2, #0
 80090e0:	2300      	movs	r3, #0
 80090e2:	4640      	mov	r0, r8
 80090e4:	4649      	mov	r1, r9
 80090e6:	f7f7 fcf9 	bl	8000adc <__aeabi_dcmplt>
 80090ea:	b110      	cbz	r0, 80090f2 <_printf_float+0x86>
 80090ec:	232d      	movs	r3, #45	@ 0x2d
 80090ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090f2:	4a91      	ldr	r2, [pc, #580]	@ (8009338 <_printf_float+0x2cc>)
 80090f4:	4b91      	ldr	r3, [pc, #580]	@ (800933c <_printf_float+0x2d0>)
 80090f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80090fa:	bf8c      	ite	hi
 80090fc:	4690      	movhi	r8, r2
 80090fe:	4698      	movls	r8, r3
 8009100:	2303      	movs	r3, #3
 8009102:	6123      	str	r3, [r4, #16]
 8009104:	f02b 0304 	bic.w	r3, fp, #4
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	f04f 0900 	mov.w	r9, #0
 800910e:	9700      	str	r7, [sp, #0]
 8009110:	4633      	mov	r3, r6
 8009112:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009114:	4621      	mov	r1, r4
 8009116:	4628      	mov	r0, r5
 8009118:	f000 f9d2 	bl	80094c0 <_printf_common>
 800911c:	3001      	adds	r0, #1
 800911e:	f040 808d 	bne.w	800923c <_printf_float+0x1d0>
 8009122:	f04f 30ff 	mov.w	r0, #4294967295
 8009126:	b00d      	add	sp, #52	@ 0x34
 8009128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800912c:	4642      	mov	r2, r8
 800912e:	464b      	mov	r3, r9
 8009130:	4640      	mov	r0, r8
 8009132:	4649      	mov	r1, r9
 8009134:	f7f7 fcfa 	bl	8000b2c <__aeabi_dcmpun>
 8009138:	b140      	cbz	r0, 800914c <_printf_float+0xe0>
 800913a:	464b      	mov	r3, r9
 800913c:	2b00      	cmp	r3, #0
 800913e:	bfbc      	itt	lt
 8009140:	232d      	movlt	r3, #45	@ 0x2d
 8009142:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009146:	4a7e      	ldr	r2, [pc, #504]	@ (8009340 <_printf_float+0x2d4>)
 8009148:	4b7e      	ldr	r3, [pc, #504]	@ (8009344 <_printf_float+0x2d8>)
 800914a:	e7d4      	b.n	80090f6 <_printf_float+0x8a>
 800914c:	6863      	ldr	r3, [r4, #4]
 800914e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009152:	9206      	str	r2, [sp, #24]
 8009154:	1c5a      	adds	r2, r3, #1
 8009156:	d13b      	bne.n	80091d0 <_printf_float+0x164>
 8009158:	2306      	movs	r3, #6
 800915a:	6063      	str	r3, [r4, #4]
 800915c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009160:	2300      	movs	r3, #0
 8009162:	6022      	str	r2, [r4, #0]
 8009164:	9303      	str	r3, [sp, #12]
 8009166:	ab0a      	add	r3, sp, #40	@ 0x28
 8009168:	e9cd a301 	strd	sl, r3, [sp, #4]
 800916c:	ab09      	add	r3, sp, #36	@ 0x24
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	6861      	ldr	r1, [r4, #4]
 8009172:	ec49 8b10 	vmov	d0, r8, r9
 8009176:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800917a:	4628      	mov	r0, r5
 800917c:	f7ff fed6 	bl	8008f2c <__cvt>
 8009180:	9b06      	ldr	r3, [sp, #24]
 8009182:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009184:	2b47      	cmp	r3, #71	@ 0x47
 8009186:	4680      	mov	r8, r0
 8009188:	d129      	bne.n	80091de <_printf_float+0x172>
 800918a:	1cc8      	adds	r0, r1, #3
 800918c:	db02      	blt.n	8009194 <_printf_float+0x128>
 800918e:	6863      	ldr	r3, [r4, #4]
 8009190:	4299      	cmp	r1, r3
 8009192:	dd41      	ble.n	8009218 <_printf_float+0x1ac>
 8009194:	f1aa 0a02 	sub.w	sl, sl, #2
 8009198:	fa5f fa8a 	uxtb.w	sl, sl
 800919c:	3901      	subs	r1, #1
 800919e:	4652      	mov	r2, sl
 80091a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80091a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80091a6:	f7ff ff26 	bl	8008ff6 <__exponent>
 80091aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091ac:	1813      	adds	r3, r2, r0
 80091ae:	2a01      	cmp	r2, #1
 80091b0:	4681      	mov	r9, r0
 80091b2:	6123      	str	r3, [r4, #16]
 80091b4:	dc02      	bgt.n	80091bc <_printf_float+0x150>
 80091b6:	6822      	ldr	r2, [r4, #0]
 80091b8:	07d2      	lsls	r2, r2, #31
 80091ba:	d501      	bpl.n	80091c0 <_printf_float+0x154>
 80091bc:	3301      	adds	r3, #1
 80091be:	6123      	str	r3, [r4, #16]
 80091c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d0a2      	beq.n	800910e <_printf_float+0xa2>
 80091c8:	232d      	movs	r3, #45	@ 0x2d
 80091ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091ce:	e79e      	b.n	800910e <_printf_float+0xa2>
 80091d0:	9a06      	ldr	r2, [sp, #24]
 80091d2:	2a47      	cmp	r2, #71	@ 0x47
 80091d4:	d1c2      	bne.n	800915c <_printf_float+0xf0>
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1c0      	bne.n	800915c <_printf_float+0xf0>
 80091da:	2301      	movs	r3, #1
 80091dc:	e7bd      	b.n	800915a <_printf_float+0xee>
 80091de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80091e2:	d9db      	bls.n	800919c <_printf_float+0x130>
 80091e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80091e8:	d118      	bne.n	800921c <_printf_float+0x1b0>
 80091ea:	2900      	cmp	r1, #0
 80091ec:	6863      	ldr	r3, [r4, #4]
 80091ee:	dd0b      	ble.n	8009208 <_printf_float+0x19c>
 80091f0:	6121      	str	r1, [r4, #16]
 80091f2:	b913      	cbnz	r3, 80091fa <_printf_float+0x18e>
 80091f4:	6822      	ldr	r2, [r4, #0]
 80091f6:	07d0      	lsls	r0, r2, #31
 80091f8:	d502      	bpl.n	8009200 <_printf_float+0x194>
 80091fa:	3301      	adds	r3, #1
 80091fc:	440b      	add	r3, r1
 80091fe:	6123      	str	r3, [r4, #16]
 8009200:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009202:	f04f 0900 	mov.w	r9, #0
 8009206:	e7db      	b.n	80091c0 <_printf_float+0x154>
 8009208:	b913      	cbnz	r3, 8009210 <_printf_float+0x1a4>
 800920a:	6822      	ldr	r2, [r4, #0]
 800920c:	07d2      	lsls	r2, r2, #31
 800920e:	d501      	bpl.n	8009214 <_printf_float+0x1a8>
 8009210:	3302      	adds	r3, #2
 8009212:	e7f4      	b.n	80091fe <_printf_float+0x192>
 8009214:	2301      	movs	r3, #1
 8009216:	e7f2      	b.n	80091fe <_printf_float+0x192>
 8009218:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800921c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800921e:	4299      	cmp	r1, r3
 8009220:	db05      	blt.n	800922e <_printf_float+0x1c2>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	6121      	str	r1, [r4, #16]
 8009226:	07d8      	lsls	r0, r3, #31
 8009228:	d5ea      	bpl.n	8009200 <_printf_float+0x194>
 800922a:	1c4b      	adds	r3, r1, #1
 800922c:	e7e7      	b.n	80091fe <_printf_float+0x192>
 800922e:	2900      	cmp	r1, #0
 8009230:	bfd4      	ite	le
 8009232:	f1c1 0202 	rsble	r2, r1, #2
 8009236:	2201      	movgt	r2, #1
 8009238:	4413      	add	r3, r2
 800923a:	e7e0      	b.n	80091fe <_printf_float+0x192>
 800923c:	6823      	ldr	r3, [r4, #0]
 800923e:	055a      	lsls	r2, r3, #21
 8009240:	d407      	bmi.n	8009252 <_printf_float+0x1e6>
 8009242:	6923      	ldr	r3, [r4, #16]
 8009244:	4642      	mov	r2, r8
 8009246:	4631      	mov	r1, r6
 8009248:	4628      	mov	r0, r5
 800924a:	47b8      	blx	r7
 800924c:	3001      	adds	r0, #1
 800924e:	d12b      	bne.n	80092a8 <_printf_float+0x23c>
 8009250:	e767      	b.n	8009122 <_printf_float+0xb6>
 8009252:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009256:	f240 80dd 	bls.w	8009414 <_printf_float+0x3a8>
 800925a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800925e:	2200      	movs	r2, #0
 8009260:	2300      	movs	r3, #0
 8009262:	f7f7 fc31 	bl	8000ac8 <__aeabi_dcmpeq>
 8009266:	2800      	cmp	r0, #0
 8009268:	d033      	beq.n	80092d2 <_printf_float+0x266>
 800926a:	4a37      	ldr	r2, [pc, #220]	@ (8009348 <_printf_float+0x2dc>)
 800926c:	2301      	movs	r3, #1
 800926e:	4631      	mov	r1, r6
 8009270:	4628      	mov	r0, r5
 8009272:	47b8      	blx	r7
 8009274:	3001      	adds	r0, #1
 8009276:	f43f af54 	beq.w	8009122 <_printf_float+0xb6>
 800927a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800927e:	4543      	cmp	r3, r8
 8009280:	db02      	blt.n	8009288 <_printf_float+0x21c>
 8009282:	6823      	ldr	r3, [r4, #0]
 8009284:	07d8      	lsls	r0, r3, #31
 8009286:	d50f      	bpl.n	80092a8 <_printf_float+0x23c>
 8009288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800928c:	4631      	mov	r1, r6
 800928e:	4628      	mov	r0, r5
 8009290:	47b8      	blx	r7
 8009292:	3001      	adds	r0, #1
 8009294:	f43f af45 	beq.w	8009122 <_printf_float+0xb6>
 8009298:	f04f 0900 	mov.w	r9, #0
 800929c:	f108 38ff 	add.w	r8, r8, #4294967295
 80092a0:	f104 0a1a 	add.w	sl, r4, #26
 80092a4:	45c8      	cmp	r8, r9
 80092a6:	dc09      	bgt.n	80092bc <_printf_float+0x250>
 80092a8:	6823      	ldr	r3, [r4, #0]
 80092aa:	079b      	lsls	r3, r3, #30
 80092ac:	f100 8103 	bmi.w	80094b6 <_printf_float+0x44a>
 80092b0:	68e0      	ldr	r0, [r4, #12]
 80092b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092b4:	4298      	cmp	r0, r3
 80092b6:	bfb8      	it	lt
 80092b8:	4618      	movlt	r0, r3
 80092ba:	e734      	b.n	8009126 <_printf_float+0xba>
 80092bc:	2301      	movs	r3, #1
 80092be:	4652      	mov	r2, sl
 80092c0:	4631      	mov	r1, r6
 80092c2:	4628      	mov	r0, r5
 80092c4:	47b8      	blx	r7
 80092c6:	3001      	adds	r0, #1
 80092c8:	f43f af2b 	beq.w	8009122 <_printf_float+0xb6>
 80092cc:	f109 0901 	add.w	r9, r9, #1
 80092d0:	e7e8      	b.n	80092a4 <_printf_float+0x238>
 80092d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	dc39      	bgt.n	800934c <_printf_float+0x2e0>
 80092d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009348 <_printf_float+0x2dc>)
 80092da:	2301      	movs	r3, #1
 80092dc:	4631      	mov	r1, r6
 80092de:	4628      	mov	r0, r5
 80092e0:	47b8      	blx	r7
 80092e2:	3001      	adds	r0, #1
 80092e4:	f43f af1d 	beq.w	8009122 <_printf_float+0xb6>
 80092e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80092ec:	ea59 0303 	orrs.w	r3, r9, r3
 80092f0:	d102      	bne.n	80092f8 <_printf_float+0x28c>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	07d9      	lsls	r1, r3, #31
 80092f6:	d5d7      	bpl.n	80092a8 <_printf_float+0x23c>
 80092f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092fc:	4631      	mov	r1, r6
 80092fe:	4628      	mov	r0, r5
 8009300:	47b8      	blx	r7
 8009302:	3001      	adds	r0, #1
 8009304:	f43f af0d 	beq.w	8009122 <_printf_float+0xb6>
 8009308:	f04f 0a00 	mov.w	sl, #0
 800930c:	f104 0b1a 	add.w	fp, r4, #26
 8009310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009312:	425b      	negs	r3, r3
 8009314:	4553      	cmp	r3, sl
 8009316:	dc01      	bgt.n	800931c <_printf_float+0x2b0>
 8009318:	464b      	mov	r3, r9
 800931a:	e793      	b.n	8009244 <_printf_float+0x1d8>
 800931c:	2301      	movs	r3, #1
 800931e:	465a      	mov	r2, fp
 8009320:	4631      	mov	r1, r6
 8009322:	4628      	mov	r0, r5
 8009324:	47b8      	blx	r7
 8009326:	3001      	adds	r0, #1
 8009328:	f43f aefb 	beq.w	8009122 <_printf_float+0xb6>
 800932c:	f10a 0a01 	add.w	sl, sl, #1
 8009330:	e7ee      	b.n	8009310 <_printf_float+0x2a4>
 8009332:	bf00      	nop
 8009334:	7fefffff 	.word	0x7fefffff
 8009338:	0800ea00 	.word	0x0800ea00
 800933c:	0800e9fc 	.word	0x0800e9fc
 8009340:	0800ea08 	.word	0x0800ea08
 8009344:	0800ea04 	.word	0x0800ea04
 8009348:	0800ea0c 	.word	0x0800ea0c
 800934c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800934e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009352:	4553      	cmp	r3, sl
 8009354:	bfa8      	it	ge
 8009356:	4653      	movge	r3, sl
 8009358:	2b00      	cmp	r3, #0
 800935a:	4699      	mov	r9, r3
 800935c:	dc36      	bgt.n	80093cc <_printf_float+0x360>
 800935e:	f04f 0b00 	mov.w	fp, #0
 8009362:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009366:	f104 021a 	add.w	r2, r4, #26
 800936a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800936c:	9306      	str	r3, [sp, #24]
 800936e:	eba3 0309 	sub.w	r3, r3, r9
 8009372:	455b      	cmp	r3, fp
 8009374:	dc31      	bgt.n	80093da <_printf_float+0x36e>
 8009376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009378:	459a      	cmp	sl, r3
 800937a:	dc3a      	bgt.n	80093f2 <_printf_float+0x386>
 800937c:	6823      	ldr	r3, [r4, #0]
 800937e:	07da      	lsls	r2, r3, #31
 8009380:	d437      	bmi.n	80093f2 <_printf_float+0x386>
 8009382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009384:	ebaa 0903 	sub.w	r9, sl, r3
 8009388:	9b06      	ldr	r3, [sp, #24]
 800938a:	ebaa 0303 	sub.w	r3, sl, r3
 800938e:	4599      	cmp	r9, r3
 8009390:	bfa8      	it	ge
 8009392:	4699      	movge	r9, r3
 8009394:	f1b9 0f00 	cmp.w	r9, #0
 8009398:	dc33      	bgt.n	8009402 <_printf_float+0x396>
 800939a:	f04f 0800 	mov.w	r8, #0
 800939e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093a2:	f104 0b1a 	add.w	fp, r4, #26
 80093a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a8:	ebaa 0303 	sub.w	r3, sl, r3
 80093ac:	eba3 0309 	sub.w	r3, r3, r9
 80093b0:	4543      	cmp	r3, r8
 80093b2:	f77f af79 	ble.w	80092a8 <_printf_float+0x23c>
 80093b6:	2301      	movs	r3, #1
 80093b8:	465a      	mov	r2, fp
 80093ba:	4631      	mov	r1, r6
 80093bc:	4628      	mov	r0, r5
 80093be:	47b8      	blx	r7
 80093c0:	3001      	adds	r0, #1
 80093c2:	f43f aeae 	beq.w	8009122 <_printf_float+0xb6>
 80093c6:	f108 0801 	add.w	r8, r8, #1
 80093ca:	e7ec      	b.n	80093a6 <_printf_float+0x33a>
 80093cc:	4642      	mov	r2, r8
 80093ce:	4631      	mov	r1, r6
 80093d0:	4628      	mov	r0, r5
 80093d2:	47b8      	blx	r7
 80093d4:	3001      	adds	r0, #1
 80093d6:	d1c2      	bne.n	800935e <_printf_float+0x2f2>
 80093d8:	e6a3      	b.n	8009122 <_printf_float+0xb6>
 80093da:	2301      	movs	r3, #1
 80093dc:	4631      	mov	r1, r6
 80093de:	4628      	mov	r0, r5
 80093e0:	9206      	str	r2, [sp, #24]
 80093e2:	47b8      	blx	r7
 80093e4:	3001      	adds	r0, #1
 80093e6:	f43f ae9c 	beq.w	8009122 <_printf_float+0xb6>
 80093ea:	9a06      	ldr	r2, [sp, #24]
 80093ec:	f10b 0b01 	add.w	fp, fp, #1
 80093f0:	e7bb      	b.n	800936a <_printf_float+0x2fe>
 80093f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093f6:	4631      	mov	r1, r6
 80093f8:	4628      	mov	r0, r5
 80093fa:	47b8      	blx	r7
 80093fc:	3001      	adds	r0, #1
 80093fe:	d1c0      	bne.n	8009382 <_printf_float+0x316>
 8009400:	e68f      	b.n	8009122 <_printf_float+0xb6>
 8009402:	9a06      	ldr	r2, [sp, #24]
 8009404:	464b      	mov	r3, r9
 8009406:	4442      	add	r2, r8
 8009408:	4631      	mov	r1, r6
 800940a:	4628      	mov	r0, r5
 800940c:	47b8      	blx	r7
 800940e:	3001      	adds	r0, #1
 8009410:	d1c3      	bne.n	800939a <_printf_float+0x32e>
 8009412:	e686      	b.n	8009122 <_printf_float+0xb6>
 8009414:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009418:	f1ba 0f01 	cmp.w	sl, #1
 800941c:	dc01      	bgt.n	8009422 <_printf_float+0x3b6>
 800941e:	07db      	lsls	r3, r3, #31
 8009420:	d536      	bpl.n	8009490 <_printf_float+0x424>
 8009422:	2301      	movs	r3, #1
 8009424:	4642      	mov	r2, r8
 8009426:	4631      	mov	r1, r6
 8009428:	4628      	mov	r0, r5
 800942a:	47b8      	blx	r7
 800942c:	3001      	adds	r0, #1
 800942e:	f43f ae78 	beq.w	8009122 <_printf_float+0xb6>
 8009432:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009436:	4631      	mov	r1, r6
 8009438:	4628      	mov	r0, r5
 800943a:	47b8      	blx	r7
 800943c:	3001      	adds	r0, #1
 800943e:	f43f ae70 	beq.w	8009122 <_printf_float+0xb6>
 8009442:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009446:	2200      	movs	r2, #0
 8009448:	2300      	movs	r3, #0
 800944a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800944e:	f7f7 fb3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009452:	b9c0      	cbnz	r0, 8009486 <_printf_float+0x41a>
 8009454:	4653      	mov	r3, sl
 8009456:	f108 0201 	add.w	r2, r8, #1
 800945a:	4631      	mov	r1, r6
 800945c:	4628      	mov	r0, r5
 800945e:	47b8      	blx	r7
 8009460:	3001      	adds	r0, #1
 8009462:	d10c      	bne.n	800947e <_printf_float+0x412>
 8009464:	e65d      	b.n	8009122 <_printf_float+0xb6>
 8009466:	2301      	movs	r3, #1
 8009468:	465a      	mov	r2, fp
 800946a:	4631      	mov	r1, r6
 800946c:	4628      	mov	r0, r5
 800946e:	47b8      	blx	r7
 8009470:	3001      	adds	r0, #1
 8009472:	f43f ae56 	beq.w	8009122 <_printf_float+0xb6>
 8009476:	f108 0801 	add.w	r8, r8, #1
 800947a:	45d0      	cmp	r8, sl
 800947c:	dbf3      	blt.n	8009466 <_printf_float+0x3fa>
 800947e:	464b      	mov	r3, r9
 8009480:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009484:	e6df      	b.n	8009246 <_printf_float+0x1da>
 8009486:	f04f 0800 	mov.w	r8, #0
 800948a:	f104 0b1a 	add.w	fp, r4, #26
 800948e:	e7f4      	b.n	800947a <_printf_float+0x40e>
 8009490:	2301      	movs	r3, #1
 8009492:	4642      	mov	r2, r8
 8009494:	e7e1      	b.n	800945a <_printf_float+0x3ee>
 8009496:	2301      	movs	r3, #1
 8009498:	464a      	mov	r2, r9
 800949a:	4631      	mov	r1, r6
 800949c:	4628      	mov	r0, r5
 800949e:	47b8      	blx	r7
 80094a0:	3001      	adds	r0, #1
 80094a2:	f43f ae3e 	beq.w	8009122 <_printf_float+0xb6>
 80094a6:	f108 0801 	add.w	r8, r8, #1
 80094aa:	68e3      	ldr	r3, [r4, #12]
 80094ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094ae:	1a5b      	subs	r3, r3, r1
 80094b0:	4543      	cmp	r3, r8
 80094b2:	dcf0      	bgt.n	8009496 <_printf_float+0x42a>
 80094b4:	e6fc      	b.n	80092b0 <_printf_float+0x244>
 80094b6:	f04f 0800 	mov.w	r8, #0
 80094ba:	f104 0919 	add.w	r9, r4, #25
 80094be:	e7f4      	b.n	80094aa <_printf_float+0x43e>

080094c0 <_printf_common>:
 80094c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094c4:	4616      	mov	r6, r2
 80094c6:	4698      	mov	r8, r3
 80094c8:	688a      	ldr	r2, [r1, #8]
 80094ca:	690b      	ldr	r3, [r1, #16]
 80094cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80094d0:	4293      	cmp	r3, r2
 80094d2:	bfb8      	it	lt
 80094d4:	4613      	movlt	r3, r2
 80094d6:	6033      	str	r3, [r6, #0]
 80094d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80094dc:	4607      	mov	r7, r0
 80094de:	460c      	mov	r4, r1
 80094e0:	b10a      	cbz	r2, 80094e6 <_printf_common+0x26>
 80094e2:	3301      	adds	r3, #1
 80094e4:	6033      	str	r3, [r6, #0]
 80094e6:	6823      	ldr	r3, [r4, #0]
 80094e8:	0699      	lsls	r1, r3, #26
 80094ea:	bf42      	ittt	mi
 80094ec:	6833      	ldrmi	r3, [r6, #0]
 80094ee:	3302      	addmi	r3, #2
 80094f0:	6033      	strmi	r3, [r6, #0]
 80094f2:	6825      	ldr	r5, [r4, #0]
 80094f4:	f015 0506 	ands.w	r5, r5, #6
 80094f8:	d106      	bne.n	8009508 <_printf_common+0x48>
 80094fa:	f104 0a19 	add.w	sl, r4, #25
 80094fe:	68e3      	ldr	r3, [r4, #12]
 8009500:	6832      	ldr	r2, [r6, #0]
 8009502:	1a9b      	subs	r3, r3, r2
 8009504:	42ab      	cmp	r3, r5
 8009506:	dc26      	bgt.n	8009556 <_printf_common+0x96>
 8009508:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800950c:	6822      	ldr	r2, [r4, #0]
 800950e:	3b00      	subs	r3, #0
 8009510:	bf18      	it	ne
 8009512:	2301      	movne	r3, #1
 8009514:	0692      	lsls	r2, r2, #26
 8009516:	d42b      	bmi.n	8009570 <_printf_common+0xb0>
 8009518:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800951c:	4641      	mov	r1, r8
 800951e:	4638      	mov	r0, r7
 8009520:	47c8      	blx	r9
 8009522:	3001      	adds	r0, #1
 8009524:	d01e      	beq.n	8009564 <_printf_common+0xa4>
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	6922      	ldr	r2, [r4, #16]
 800952a:	f003 0306 	and.w	r3, r3, #6
 800952e:	2b04      	cmp	r3, #4
 8009530:	bf02      	ittt	eq
 8009532:	68e5      	ldreq	r5, [r4, #12]
 8009534:	6833      	ldreq	r3, [r6, #0]
 8009536:	1aed      	subeq	r5, r5, r3
 8009538:	68a3      	ldr	r3, [r4, #8]
 800953a:	bf0c      	ite	eq
 800953c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009540:	2500      	movne	r5, #0
 8009542:	4293      	cmp	r3, r2
 8009544:	bfc4      	itt	gt
 8009546:	1a9b      	subgt	r3, r3, r2
 8009548:	18ed      	addgt	r5, r5, r3
 800954a:	2600      	movs	r6, #0
 800954c:	341a      	adds	r4, #26
 800954e:	42b5      	cmp	r5, r6
 8009550:	d11a      	bne.n	8009588 <_printf_common+0xc8>
 8009552:	2000      	movs	r0, #0
 8009554:	e008      	b.n	8009568 <_printf_common+0xa8>
 8009556:	2301      	movs	r3, #1
 8009558:	4652      	mov	r2, sl
 800955a:	4641      	mov	r1, r8
 800955c:	4638      	mov	r0, r7
 800955e:	47c8      	blx	r9
 8009560:	3001      	adds	r0, #1
 8009562:	d103      	bne.n	800956c <_printf_common+0xac>
 8009564:	f04f 30ff 	mov.w	r0, #4294967295
 8009568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800956c:	3501      	adds	r5, #1
 800956e:	e7c6      	b.n	80094fe <_printf_common+0x3e>
 8009570:	18e1      	adds	r1, r4, r3
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	2030      	movs	r0, #48	@ 0x30
 8009576:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800957a:	4422      	add	r2, r4
 800957c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009580:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009584:	3302      	adds	r3, #2
 8009586:	e7c7      	b.n	8009518 <_printf_common+0x58>
 8009588:	2301      	movs	r3, #1
 800958a:	4622      	mov	r2, r4
 800958c:	4641      	mov	r1, r8
 800958e:	4638      	mov	r0, r7
 8009590:	47c8      	blx	r9
 8009592:	3001      	adds	r0, #1
 8009594:	d0e6      	beq.n	8009564 <_printf_common+0xa4>
 8009596:	3601      	adds	r6, #1
 8009598:	e7d9      	b.n	800954e <_printf_common+0x8e>
	...

0800959c <_printf_i>:
 800959c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095a0:	7e0f      	ldrb	r7, [r1, #24]
 80095a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095a4:	2f78      	cmp	r7, #120	@ 0x78
 80095a6:	4691      	mov	r9, r2
 80095a8:	4680      	mov	r8, r0
 80095aa:	460c      	mov	r4, r1
 80095ac:	469a      	mov	sl, r3
 80095ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095b2:	d807      	bhi.n	80095c4 <_printf_i+0x28>
 80095b4:	2f62      	cmp	r7, #98	@ 0x62
 80095b6:	d80a      	bhi.n	80095ce <_printf_i+0x32>
 80095b8:	2f00      	cmp	r7, #0
 80095ba:	f000 80d1 	beq.w	8009760 <_printf_i+0x1c4>
 80095be:	2f58      	cmp	r7, #88	@ 0x58
 80095c0:	f000 80b8 	beq.w	8009734 <_printf_i+0x198>
 80095c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80095cc:	e03a      	b.n	8009644 <_printf_i+0xa8>
 80095ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80095d2:	2b15      	cmp	r3, #21
 80095d4:	d8f6      	bhi.n	80095c4 <_printf_i+0x28>
 80095d6:	a101      	add	r1, pc, #4	@ (adr r1, 80095dc <_printf_i+0x40>)
 80095d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095dc:	08009635 	.word	0x08009635
 80095e0:	08009649 	.word	0x08009649
 80095e4:	080095c5 	.word	0x080095c5
 80095e8:	080095c5 	.word	0x080095c5
 80095ec:	080095c5 	.word	0x080095c5
 80095f0:	080095c5 	.word	0x080095c5
 80095f4:	08009649 	.word	0x08009649
 80095f8:	080095c5 	.word	0x080095c5
 80095fc:	080095c5 	.word	0x080095c5
 8009600:	080095c5 	.word	0x080095c5
 8009604:	080095c5 	.word	0x080095c5
 8009608:	08009747 	.word	0x08009747
 800960c:	08009673 	.word	0x08009673
 8009610:	08009701 	.word	0x08009701
 8009614:	080095c5 	.word	0x080095c5
 8009618:	080095c5 	.word	0x080095c5
 800961c:	08009769 	.word	0x08009769
 8009620:	080095c5 	.word	0x080095c5
 8009624:	08009673 	.word	0x08009673
 8009628:	080095c5 	.word	0x080095c5
 800962c:	080095c5 	.word	0x080095c5
 8009630:	08009709 	.word	0x08009709
 8009634:	6833      	ldr	r3, [r6, #0]
 8009636:	1d1a      	adds	r2, r3, #4
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	6032      	str	r2, [r6, #0]
 800963c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009640:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009644:	2301      	movs	r3, #1
 8009646:	e09c      	b.n	8009782 <_printf_i+0x1e6>
 8009648:	6833      	ldr	r3, [r6, #0]
 800964a:	6820      	ldr	r0, [r4, #0]
 800964c:	1d19      	adds	r1, r3, #4
 800964e:	6031      	str	r1, [r6, #0]
 8009650:	0606      	lsls	r6, r0, #24
 8009652:	d501      	bpl.n	8009658 <_printf_i+0xbc>
 8009654:	681d      	ldr	r5, [r3, #0]
 8009656:	e003      	b.n	8009660 <_printf_i+0xc4>
 8009658:	0645      	lsls	r5, r0, #25
 800965a:	d5fb      	bpl.n	8009654 <_printf_i+0xb8>
 800965c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009660:	2d00      	cmp	r5, #0
 8009662:	da03      	bge.n	800966c <_printf_i+0xd0>
 8009664:	232d      	movs	r3, #45	@ 0x2d
 8009666:	426d      	negs	r5, r5
 8009668:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800966c:	4858      	ldr	r0, [pc, #352]	@ (80097d0 <_printf_i+0x234>)
 800966e:	230a      	movs	r3, #10
 8009670:	e011      	b.n	8009696 <_printf_i+0xfa>
 8009672:	6821      	ldr	r1, [r4, #0]
 8009674:	6833      	ldr	r3, [r6, #0]
 8009676:	0608      	lsls	r0, r1, #24
 8009678:	f853 5b04 	ldr.w	r5, [r3], #4
 800967c:	d402      	bmi.n	8009684 <_printf_i+0xe8>
 800967e:	0649      	lsls	r1, r1, #25
 8009680:	bf48      	it	mi
 8009682:	b2ad      	uxthmi	r5, r5
 8009684:	2f6f      	cmp	r7, #111	@ 0x6f
 8009686:	4852      	ldr	r0, [pc, #328]	@ (80097d0 <_printf_i+0x234>)
 8009688:	6033      	str	r3, [r6, #0]
 800968a:	bf14      	ite	ne
 800968c:	230a      	movne	r3, #10
 800968e:	2308      	moveq	r3, #8
 8009690:	2100      	movs	r1, #0
 8009692:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009696:	6866      	ldr	r6, [r4, #4]
 8009698:	60a6      	str	r6, [r4, #8]
 800969a:	2e00      	cmp	r6, #0
 800969c:	db05      	blt.n	80096aa <_printf_i+0x10e>
 800969e:	6821      	ldr	r1, [r4, #0]
 80096a0:	432e      	orrs	r6, r5
 80096a2:	f021 0104 	bic.w	r1, r1, #4
 80096a6:	6021      	str	r1, [r4, #0]
 80096a8:	d04b      	beq.n	8009742 <_printf_i+0x1a6>
 80096aa:	4616      	mov	r6, r2
 80096ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80096b0:	fb03 5711 	mls	r7, r3, r1, r5
 80096b4:	5dc7      	ldrb	r7, [r0, r7]
 80096b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096ba:	462f      	mov	r7, r5
 80096bc:	42bb      	cmp	r3, r7
 80096be:	460d      	mov	r5, r1
 80096c0:	d9f4      	bls.n	80096ac <_printf_i+0x110>
 80096c2:	2b08      	cmp	r3, #8
 80096c4:	d10b      	bne.n	80096de <_printf_i+0x142>
 80096c6:	6823      	ldr	r3, [r4, #0]
 80096c8:	07df      	lsls	r7, r3, #31
 80096ca:	d508      	bpl.n	80096de <_printf_i+0x142>
 80096cc:	6923      	ldr	r3, [r4, #16]
 80096ce:	6861      	ldr	r1, [r4, #4]
 80096d0:	4299      	cmp	r1, r3
 80096d2:	bfde      	ittt	le
 80096d4:	2330      	movle	r3, #48	@ 0x30
 80096d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80096da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80096de:	1b92      	subs	r2, r2, r6
 80096e0:	6122      	str	r2, [r4, #16]
 80096e2:	f8cd a000 	str.w	sl, [sp]
 80096e6:	464b      	mov	r3, r9
 80096e8:	aa03      	add	r2, sp, #12
 80096ea:	4621      	mov	r1, r4
 80096ec:	4640      	mov	r0, r8
 80096ee:	f7ff fee7 	bl	80094c0 <_printf_common>
 80096f2:	3001      	adds	r0, #1
 80096f4:	d14a      	bne.n	800978c <_printf_i+0x1f0>
 80096f6:	f04f 30ff 	mov.w	r0, #4294967295
 80096fa:	b004      	add	sp, #16
 80096fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009700:	6823      	ldr	r3, [r4, #0]
 8009702:	f043 0320 	orr.w	r3, r3, #32
 8009706:	6023      	str	r3, [r4, #0]
 8009708:	4832      	ldr	r0, [pc, #200]	@ (80097d4 <_printf_i+0x238>)
 800970a:	2778      	movs	r7, #120	@ 0x78
 800970c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	6831      	ldr	r1, [r6, #0]
 8009714:	061f      	lsls	r7, r3, #24
 8009716:	f851 5b04 	ldr.w	r5, [r1], #4
 800971a:	d402      	bmi.n	8009722 <_printf_i+0x186>
 800971c:	065f      	lsls	r7, r3, #25
 800971e:	bf48      	it	mi
 8009720:	b2ad      	uxthmi	r5, r5
 8009722:	6031      	str	r1, [r6, #0]
 8009724:	07d9      	lsls	r1, r3, #31
 8009726:	bf44      	itt	mi
 8009728:	f043 0320 	orrmi.w	r3, r3, #32
 800972c:	6023      	strmi	r3, [r4, #0]
 800972e:	b11d      	cbz	r5, 8009738 <_printf_i+0x19c>
 8009730:	2310      	movs	r3, #16
 8009732:	e7ad      	b.n	8009690 <_printf_i+0xf4>
 8009734:	4826      	ldr	r0, [pc, #152]	@ (80097d0 <_printf_i+0x234>)
 8009736:	e7e9      	b.n	800970c <_printf_i+0x170>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	f023 0320 	bic.w	r3, r3, #32
 800973e:	6023      	str	r3, [r4, #0]
 8009740:	e7f6      	b.n	8009730 <_printf_i+0x194>
 8009742:	4616      	mov	r6, r2
 8009744:	e7bd      	b.n	80096c2 <_printf_i+0x126>
 8009746:	6833      	ldr	r3, [r6, #0]
 8009748:	6825      	ldr	r5, [r4, #0]
 800974a:	6961      	ldr	r1, [r4, #20]
 800974c:	1d18      	adds	r0, r3, #4
 800974e:	6030      	str	r0, [r6, #0]
 8009750:	062e      	lsls	r6, r5, #24
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	d501      	bpl.n	800975a <_printf_i+0x1be>
 8009756:	6019      	str	r1, [r3, #0]
 8009758:	e002      	b.n	8009760 <_printf_i+0x1c4>
 800975a:	0668      	lsls	r0, r5, #25
 800975c:	d5fb      	bpl.n	8009756 <_printf_i+0x1ba>
 800975e:	8019      	strh	r1, [r3, #0]
 8009760:	2300      	movs	r3, #0
 8009762:	6123      	str	r3, [r4, #16]
 8009764:	4616      	mov	r6, r2
 8009766:	e7bc      	b.n	80096e2 <_printf_i+0x146>
 8009768:	6833      	ldr	r3, [r6, #0]
 800976a:	1d1a      	adds	r2, r3, #4
 800976c:	6032      	str	r2, [r6, #0]
 800976e:	681e      	ldr	r6, [r3, #0]
 8009770:	6862      	ldr	r2, [r4, #4]
 8009772:	2100      	movs	r1, #0
 8009774:	4630      	mov	r0, r6
 8009776:	f7f6 fd2b 	bl	80001d0 <memchr>
 800977a:	b108      	cbz	r0, 8009780 <_printf_i+0x1e4>
 800977c:	1b80      	subs	r0, r0, r6
 800977e:	6060      	str	r0, [r4, #4]
 8009780:	6863      	ldr	r3, [r4, #4]
 8009782:	6123      	str	r3, [r4, #16]
 8009784:	2300      	movs	r3, #0
 8009786:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800978a:	e7aa      	b.n	80096e2 <_printf_i+0x146>
 800978c:	6923      	ldr	r3, [r4, #16]
 800978e:	4632      	mov	r2, r6
 8009790:	4649      	mov	r1, r9
 8009792:	4640      	mov	r0, r8
 8009794:	47d0      	blx	sl
 8009796:	3001      	adds	r0, #1
 8009798:	d0ad      	beq.n	80096f6 <_printf_i+0x15a>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	079b      	lsls	r3, r3, #30
 800979e:	d413      	bmi.n	80097c8 <_printf_i+0x22c>
 80097a0:	68e0      	ldr	r0, [r4, #12]
 80097a2:	9b03      	ldr	r3, [sp, #12]
 80097a4:	4298      	cmp	r0, r3
 80097a6:	bfb8      	it	lt
 80097a8:	4618      	movlt	r0, r3
 80097aa:	e7a6      	b.n	80096fa <_printf_i+0x15e>
 80097ac:	2301      	movs	r3, #1
 80097ae:	4632      	mov	r2, r6
 80097b0:	4649      	mov	r1, r9
 80097b2:	4640      	mov	r0, r8
 80097b4:	47d0      	blx	sl
 80097b6:	3001      	adds	r0, #1
 80097b8:	d09d      	beq.n	80096f6 <_printf_i+0x15a>
 80097ba:	3501      	adds	r5, #1
 80097bc:	68e3      	ldr	r3, [r4, #12]
 80097be:	9903      	ldr	r1, [sp, #12]
 80097c0:	1a5b      	subs	r3, r3, r1
 80097c2:	42ab      	cmp	r3, r5
 80097c4:	dcf2      	bgt.n	80097ac <_printf_i+0x210>
 80097c6:	e7eb      	b.n	80097a0 <_printf_i+0x204>
 80097c8:	2500      	movs	r5, #0
 80097ca:	f104 0619 	add.w	r6, r4, #25
 80097ce:	e7f5      	b.n	80097bc <_printf_i+0x220>
 80097d0:	0800ea0e 	.word	0x0800ea0e
 80097d4:	0800ea1f 	.word	0x0800ea1f

080097d8 <_scanf_float>:
 80097d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097dc:	b087      	sub	sp, #28
 80097de:	4691      	mov	r9, r2
 80097e0:	9303      	str	r3, [sp, #12]
 80097e2:	688b      	ldr	r3, [r1, #8]
 80097e4:	1e5a      	subs	r2, r3, #1
 80097e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80097ea:	bf81      	itttt	hi
 80097ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80097f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80097f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80097f8:	608b      	strhi	r3, [r1, #8]
 80097fa:	680b      	ldr	r3, [r1, #0]
 80097fc:	460a      	mov	r2, r1
 80097fe:	f04f 0500 	mov.w	r5, #0
 8009802:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009806:	f842 3b1c 	str.w	r3, [r2], #28
 800980a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800980e:	4680      	mov	r8, r0
 8009810:	460c      	mov	r4, r1
 8009812:	bf98      	it	ls
 8009814:	f04f 0b00 	movls.w	fp, #0
 8009818:	9201      	str	r2, [sp, #4]
 800981a:	4616      	mov	r6, r2
 800981c:	46aa      	mov	sl, r5
 800981e:	462f      	mov	r7, r5
 8009820:	9502      	str	r5, [sp, #8]
 8009822:	68a2      	ldr	r2, [r4, #8]
 8009824:	b15a      	cbz	r2, 800983e <_scanf_float+0x66>
 8009826:	f8d9 3000 	ldr.w	r3, [r9]
 800982a:	781b      	ldrb	r3, [r3, #0]
 800982c:	2b4e      	cmp	r3, #78	@ 0x4e
 800982e:	d863      	bhi.n	80098f8 <_scanf_float+0x120>
 8009830:	2b40      	cmp	r3, #64	@ 0x40
 8009832:	d83b      	bhi.n	80098ac <_scanf_float+0xd4>
 8009834:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009838:	b2c8      	uxtb	r0, r1
 800983a:	280e      	cmp	r0, #14
 800983c:	d939      	bls.n	80098b2 <_scanf_float+0xda>
 800983e:	b11f      	cbz	r7, 8009848 <_scanf_float+0x70>
 8009840:	6823      	ldr	r3, [r4, #0]
 8009842:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009846:	6023      	str	r3, [r4, #0]
 8009848:	f10a 3aff 	add.w	sl, sl, #4294967295
 800984c:	f1ba 0f01 	cmp.w	sl, #1
 8009850:	f200 8114 	bhi.w	8009a7c <_scanf_float+0x2a4>
 8009854:	9b01      	ldr	r3, [sp, #4]
 8009856:	429e      	cmp	r6, r3
 8009858:	f200 8105 	bhi.w	8009a66 <_scanf_float+0x28e>
 800985c:	2001      	movs	r0, #1
 800985e:	b007      	add	sp, #28
 8009860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009864:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009868:	2a0d      	cmp	r2, #13
 800986a:	d8e8      	bhi.n	800983e <_scanf_float+0x66>
 800986c:	a101      	add	r1, pc, #4	@ (adr r1, 8009874 <_scanf_float+0x9c>)
 800986e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009872:	bf00      	nop
 8009874:	080099bd 	.word	0x080099bd
 8009878:	0800983f 	.word	0x0800983f
 800987c:	0800983f 	.word	0x0800983f
 8009880:	0800983f 	.word	0x0800983f
 8009884:	08009a19 	.word	0x08009a19
 8009888:	080099f3 	.word	0x080099f3
 800988c:	0800983f 	.word	0x0800983f
 8009890:	0800983f 	.word	0x0800983f
 8009894:	080099cb 	.word	0x080099cb
 8009898:	0800983f 	.word	0x0800983f
 800989c:	0800983f 	.word	0x0800983f
 80098a0:	0800983f 	.word	0x0800983f
 80098a4:	0800983f 	.word	0x0800983f
 80098a8:	08009987 	.word	0x08009987
 80098ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80098b0:	e7da      	b.n	8009868 <_scanf_float+0x90>
 80098b2:	290e      	cmp	r1, #14
 80098b4:	d8c3      	bhi.n	800983e <_scanf_float+0x66>
 80098b6:	a001      	add	r0, pc, #4	@ (adr r0, 80098bc <_scanf_float+0xe4>)
 80098b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80098bc:	08009977 	.word	0x08009977
 80098c0:	0800983f 	.word	0x0800983f
 80098c4:	08009977 	.word	0x08009977
 80098c8:	08009a07 	.word	0x08009a07
 80098cc:	0800983f 	.word	0x0800983f
 80098d0:	08009919 	.word	0x08009919
 80098d4:	0800995d 	.word	0x0800995d
 80098d8:	0800995d 	.word	0x0800995d
 80098dc:	0800995d 	.word	0x0800995d
 80098e0:	0800995d 	.word	0x0800995d
 80098e4:	0800995d 	.word	0x0800995d
 80098e8:	0800995d 	.word	0x0800995d
 80098ec:	0800995d 	.word	0x0800995d
 80098f0:	0800995d 	.word	0x0800995d
 80098f4:	0800995d 	.word	0x0800995d
 80098f8:	2b6e      	cmp	r3, #110	@ 0x6e
 80098fa:	d809      	bhi.n	8009910 <_scanf_float+0x138>
 80098fc:	2b60      	cmp	r3, #96	@ 0x60
 80098fe:	d8b1      	bhi.n	8009864 <_scanf_float+0x8c>
 8009900:	2b54      	cmp	r3, #84	@ 0x54
 8009902:	d07b      	beq.n	80099fc <_scanf_float+0x224>
 8009904:	2b59      	cmp	r3, #89	@ 0x59
 8009906:	d19a      	bne.n	800983e <_scanf_float+0x66>
 8009908:	2d07      	cmp	r5, #7
 800990a:	d198      	bne.n	800983e <_scanf_float+0x66>
 800990c:	2508      	movs	r5, #8
 800990e:	e02f      	b.n	8009970 <_scanf_float+0x198>
 8009910:	2b74      	cmp	r3, #116	@ 0x74
 8009912:	d073      	beq.n	80099fc <_scanf_float+0x224>
 8009914:	2b79      	cmp	r3, #121	@ 0x79
 8009916:	e7f6      	b.n	8009906 <_scanf_float+0x12e>
 8009918:	6821      	ldr	r1, [r4, #0]
 800991a:	05c8      	lsls	r0, r1, #23
 800991c:	d51e      	bpl.n	800995c <_scanf_float+0x184>
 800991e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009922:	6021      	str	r1, [r4, #0]
 8009924:	3701      	adds	r7, #1
 8009926:	f1bb 0f00 	cmp.w	fp, #0
 800992a:	d003      	beq.n	8009934 <_scanf_float+0x15c>
 800992c:	3201      	adds	r2, #1
 800992e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009932:	60a2      	str	r2, [r4, #8]
 8009934:	68a3      	ldr	r3, [r4, #8]
 8009936:	3b01      	subs	r3, #1
 8009938:	60a3      	str	r3, [r4, #8]
 800993a:	6923      	ldr	r3, [r4, #16]
 800993c:	3301      	adds	r3, #1
 800993e:	6123      	str	r3, [r4, #16]
 8009940:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009944:	3b01      	subs	r3, #1
 8009946:	2b00      	cmp	r3, #0
 8009948:	f8c9 3004 	str.w	r3, [r9, #4]
 800994c:	f340 8082 	ble.w	8009a54 <_scanf_float+0x27c>
 8009950:	f8d9 3000 	ldr.w	r3, [r9]
 8009954:	3301      	adds	r3, #1
 8009956:	f8c9 3000 	str.w	r3, [r9]
 800995a:	e762      	b.n	8009822 <_scanf_float+0x4a>
 800995c:	eb1a 0105 	adds.w	r1, sl, r5
 8009960:	f47f af6d 	bne.w	800983e <_scanf_float+0x66>
 8009964:	6822      	ldr	r2, [r4, #0]
 8009966:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800996a:	6022      	str	r2, [r4, #0]
 800996c:	460d      	mov	r5, r1
 800996e:	468a      	mov	sl, r1
 8009970:	f806 3b01 	strb.w	r3, [r6], #1
 8009974:	e7de      	b.n	8009934 <_scanf_float+0x15c>
 8009976:	6822      	ldr	r2, [r4, #0]
 8009978:	0610      	lsls	r0, r2, #24
 800997a:	f57f af60 	bpl.w	800983e <_scanf_float+0x66>
 800997e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009982:	6022      	str	r2, [r4, #0]
 8009984:	e7f4      	b.n	8009970 <_scanf_float+0x198>
 8009986:	f1ba 0f00 	cmp.w	sl, #0
 800998a:	d10c      	bne.n	80099a6 <_scanf_float+0x1ce>
 800998c:	b977      	cbnz	r7, 80099ac <_scanf_float+0x1d4>
 800998e:	6822      	ldr	r2, [r4, #0]
 8009990:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009994:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009998:	d108      	bne.n	80099ac <_scanf_float+0x1d4>
 800999a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800999e:	6022      	str	r2, [r4, #0]
 80099a0:	f04f 0a01 	mov.w	sl, #1
 80099a4:	e7e4      	b.n	8009970 <_scanf_float+0x198>
 80099a6:	f1ba 0f02 	cmp.w	sl, #2
 80099aa:	d050      	beq.n	8009a4e <_scanf_float+0x276>
 80099ac:	2d01      	cmp	r5, #1
 80099ae:	d002      	beq.n	80099b6 <_scanf_float+0x1de>
 80099b0:	2d04      	cmp	r5, #4
 80099b2:	f47f af44 	bne.w	800983e <_scanf_float+0x66>
 80099b6:	3501      	adds	r5, #1
 80099b8:	b2ed      	uxtb	r5, r5
 80099ba:	e7d9      	b.n	8009970 <_scanf_float+0x198>
 80099bc:	f1ba 0f01 	cmp.w	sl, #1
 80099c0:	f47f af3d 	bne.w	800983e <_scanf_float+0x66>
 80099c4:	f04f 0a02 	mov.w	sl, #2
 80099c8:	e7d2      	b.n	8009970 <_scanf_float+0x198>
 80099ca:	b975      	cbnz	r5, 80099ea <_scanf_float+0x212>
 80099cc:	2f00      	cmp	r7, #0
 80099ce:	f47f af37 	bne.w	8009840 <_scanf_float+0x68>
 80099d2:	6822      	ldr	r2, [r4, #0]
 80099d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80099d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80099dc:	f040 8103 	bne.w	8009be6 <_scanf_float+0x40e>
 80099e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80099e4:	6022      	str	r2, [r4, #0]
 80099e6:	2501      	movs	r5, #1
 80099e8:	e7c2      	b.n	8009970 <_scanf_float+0x198>
 80099ea:	2d03      	cmp	r5, #3
 80099ec:	d0e3      	beq.n	80099b6 <_scanf_float+0x1de>
 80099ee:	2d05      	cmp	r5, #5
 80099f0:	e7df      	b.n	80099b2 <_scanf_float+0x1da>
 80099f2:	2d02      	cmp	r5, #2
 80099f4:	f47f af23 	bne.w	800983e <_scanf_float+0x66>
 80099f8:	2503      	movs	r5, #3
 80099fa:	e7b9      	b.n	8009970 <_scanf_float+0x198>
 80099fc:	2d06      	cmp	r5, #6
 80099fe:	f47f af1e 	bne.w	800983e <_scanf_float+0x66>
 8009a02:	2507      	movs	r5, #7
 8009a04:	e7b4      	b.n	8009970 <_scanf_float+0x198>
 8009a06:	6822      	ldr	r2, [r4, #0]
 8009a08:	0591      	lsls	r1, r2, #22
 8009a0a:	f57f af18 	bpl.w	800983e <_scanf_float+0x66>
 8009a0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009a12:	6022      	str	r2, [r4, #0]
 8009a14:	9702      	str	r7, [sp, #8]
 8009a16:	e7ab      	b.n	8009970 <_scanf_float+0x198>
 8009a18:	6822      	ldr	r2, [r4, #0]
 8009a1a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009a1e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009a22:	d005      	beq.n	8009a30 <_scanf_float+0x258>
 8009a24:	0550      	lsls	r0, r2, #21
 8009a26:	f57f af0a 	bpl.w	800983e <_scanf_float+0x66>
 8009a2a:	2f00      	cmp	r7, #0
 8009a2c:	f000 80db 	beq.w	8009be6 <_scanf_float+0x40e>
 8009a30:	0591      	lsls	r1, r2, #22
 8009a32:	bf58      	it	pl
 8009a34:	9902      	ldrpl	r1, [sp, #8]
 8009a36:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009a3a:	bf58      	it	pl
 8009a3c:	1a79      	subpl	r1, r7, r1
 8009a3e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009a42:	bf58      	it	pl
 8009a44:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009a48:	6022      	str	r2, [r4, #0]
 8009a4a:	2700      	movs	r7, #0
 8009a4c:	e790      	b.n	8009970 <_scanf_float+0x198>
 8009a4e:	f04f 0a03 	mov.w	sl, #3
 8009a52:	e78d      	b.n	8009970 <_scanf_float+0x198>
 8009a54:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009a58:	4649      	mov	r1, r9
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	4798      	blx	r3
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	f43f aedf 	beq.w	8009822 <_scanf_float+0x4a>
 8009a64:	e6eb      	b.n	800983e <_scanf_float+0x66>
 8009a66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009a6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009a6e:	464a      	mov	r2, r9
 8009a70:	4640      	mov	r0, r8
 8009a72:	4798      	blx	r3
 8009a74:	6923      	ldr	r3, [r4, #16]
 8009a76:	3b01      	subs	r3, #1
 8009a78:	6123      	str	r3, [r4, #16]
 8009a7a:	e6eb      	b.n	8009854 <_scanf_float+0x7c>
 8009a7c:	1e6b      	subs	r3, r5, #1
 8009a7e:	2b06      	cmp	r3, #6
 8009a80:	d824      	bhi.n	8009acc <_scanf_float+0x2f4>
 8009a82:	2d02      	cmp	r5, #2
 8009a84:	d836      	bhi.n	8009af4 <_scanf_float+0x31c>
 8009a86:	9b01      	ldr	r3, [sp, #4]
 8009a88:	429e      	cmp	r6, r3
 8009a8a:	f67f aee7 	bls.w	800985c <_scanf_float+0x84>
 8009a8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009a92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009a96:	464a      	mov	r2, r9
 8009a98:	4640      	mov	r0, r8
 8009a9a:	4798      	blx	r3
 8009a9c:	6923      	ldr	r3, [r4, #16]
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	6123      	str	r3, [r4, #16]
 8009aa2:	e7f0      	b.n	8009a86 <_scanf_float+0x2ae>
 8009aa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009aa8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009aac:	464a      	mov	r2, r9
 8009aae:	4640      	mov	r0, r8
 8009ab0:	4798      	blx	r3
 8009ab2:	6923      	ldr	r3, [r4, #16]
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	6123      	str	r3, [r4, #16]
 8009ab8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009abc:	fa5f fa8a 	uxtb.w	sl, sl
 8009ac0:	f1ba 0f02 	cmp.w	sl, #2
 8009ac4:	d1ee      	bne.n	8009aa4 <_scanf_float+0x2cc>
 8009ac6:	3d03      	subs	r5, #3
 8009ac8:	b2ed      	uxtb	r5, r5
 8009aca:	1b76      	subs	r6, r6, r5
 8009acc:	6823      	ldr	r3, [r4, #0]
 8009ace:	05da      	lsls	r2, r3, #23
 8009ad0:	d530      	bpl.n	8009b34 <_scanf_float+0x35c>
 8009ad2:	055b      	lsls	r3, r3, #21
 8009ad4:	d511      	bpl.n	8009afa <_scanf_float+0x322>
 8009ad6:	9b01      	ldr	r3, [sp, #4]
 8009ad8:	429e      	cmp	r6, r3
 8009ada:	f67f aebf 	bls.w	800985c <_scanf_float+0x84>
 8009ade:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009ae2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009ae6:	464a      	mov	r2, r9
 8009ae8:	4640      	mov	r0, r8
 8009aea:	4798      	blx	r3
 8009aec:	6923      	ldr	r3, [r4, #16]
 8009aee:	3b01      	subs	r3, #1
 8009af0:	6123      	str	r3, [r4, #16]
 8009af2:	e7f0      	b.n	8009ad6 <_scanf_float+0x2fe>
 8009af4:	46aa      	mov	sl, r5
 8009af6:	46b3      	mov	fp, r6
 8009af8:	e7de      	b.n	8009ab8 <_scanf_float+0x2e0>
 8009afa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009afe:	6923      	ldr	r3, [r4, #16]
 8009b00:	2965      	cmp	r1, #101	@ 0x65
 8009b02:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b06:	f106 35ff 	add.w	r5, r6, #4294967295
 8009b0a:	6123      	str	r3, [r4, #16]
 8009b0c:	d00c      	beq.n	8009b28 <_scanf_float+0x350>
 8009b0e:	2945      	cmp	r1, #69	@ 0x45
 8009b10:	d00a      	beq.n	8009b28 <_scanf_float+0x350>
 8009b12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b16:	464a      	mov	r2, r9
 8009b18:	4640      	mov	r0, r8
 8009b1a:	4798      	blx	r3
 8009b1c:	6923      	ldr	r3, [r4, #16]
 8009b1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009b22:	3b01      	subs	r3, #1
 8009b24:	1eb5      	subs	r5, r6, #2
 8009b26:	6123      	str	r3, [r4, #16]
 8009b28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b2c:	464a      	mov	r2, r9
 8009b2e:	4640      	mov	r0, r8
 8009b30:	4798      	blx	r3
 8009b32:	462e      	mov	r6, r5
 8009b34:	6822      	ldr	r2, [r4, #0]
 8009b36:	f012 0210 	ands.w	r2, r2, #16
 8009b3a:	d001      	beq.n	8009b40 <_scanf_float+0x368>
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	e68e      	b.n	800985e <_scanf_float+0x86>
 8009b40:	7032      	strb	r2, [r6, #0]
 8009b42:	6823      	ldr	r3, [r4, #0]
 8009b44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009b48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b4c:	d125      	bne.n	8009b9a <_scanf_float+0x3c2>
 8009b4e:	9b02      	ldr	r3, [sp, #8]
 8009b50:	429f      	cmp	r7, r3
 8009b52:	d00a      	beq.n	8009b6a <_scanf_float+0x392>
 8009b54:	1bda      	subs	r2, r3, r7
 8009b56:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009b5a:	429e      	cmp	r6, r3
 8009b5c:	bf28      	it	cs
 8009b5e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009b62:	4922      	ldr	r1, [pc, #136]	@ (8009bec <_scanf_float+0x414>)
 8009b64:	4630      	mov	r0, r6
 8009b66:	f000 f977 	bl	8009e58 <siprintf>
 8009b6a:	9901      	ldr	r1, [sp, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	4640      	mov	r0, r8
 8009b70:	f002 fd06 	bl	800c580 <_strtod_r>
 8009b74:	9b03      	ldr	r3, [sp, #12]
 8009b76:	6821      	ldr	r1, [r4, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f011 0f02 	tst.w	r1, #2
 8009b7e:	ec57 6b10 	vmov	r6, r7, d0
 8009b82:	f103 0204 	add.w	r2, r3, #4
 8009b86:	d015      	beq.n	8009bb4 <_scanf_float+0x3dc>
 8009b88:	9903      	ldr	r1, [sp, #12]
 8009b8a:	600a      	str	r2, [r1, #0]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	e9c3 6700 	strd	r6, r7, [r3]
 8009b92:	68e3      	ldr	r3, [r4, #12]
 8009b94:	3301      	adds	r3, #1
 8009b96:	60e3      	str	r3, [r4, #12]
 8009b98:	e7d0      	b.n	8009b3c <_scanf_float+0x364>
 8009b9a:	9b04      	ldr	r3, [sp, #16]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d0e4      	beq.n	8009b6a <_scanf_float+0x392>
 8009ba0:	9905      	ldr	r1, [sp, #20]
 8009ba2:	230a      	movs	r3, #10
 8009ba4:	3101      	adds	r1, #1
 8009ba6:	4640      	mov	r0, r8
 8009ba8:	f002 fd6a 	bl	800c680 <_strtol_r>
 8009bac:	9b04      	ldr	r3, [sp, #16]
 8009bae:	9e05      	ldr	r6, [sp, #20]
 8009bb0:	1ac2      	subs	r2, r0, r3
 8009bb2:	e7d0      	b.n	8009b56 <_scanf_float+0x37e>
 8009bb4:	f011 0f04 	tst.w	r1, #4
 8009bb8:	9903      	ldr	r1, [sp, #12]
 8009bba:	600a      	str	r2, [r1, #0]
 8009bbc:	d1e6      	bne.n	8009b8c <_scanf_float+0x3b4>
 8009bbe:	681d      	ldr	r5, [r3, #0]
 8009bc0:	4632      	mov	r2, r6
 8009bc2:	463b      	mov	r3, r7
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	4639      	mov	r1, r7
 8009bc8:	f7f6 ffb0 	bl	8000b2c <__aeabi_dcmpun>
 8009bcc:	b128      	cbz	r0, 8009bda <_scanf_float+0x402>
 8009bce:	4808      	ldr	r0, [pc, #32]	@ (8009bf0 <_scanf_float+0x418>)
 8009bd0:	f000 faca 	bl	800a168 <nanf>
 8009bd4:	ed85 0a00 	vstr	s0, [r5]
 8009bd8:	e7db      	b.n	8009b92 <_scanf_float+0x3ba>
 8009bda:	4630      	mov	r0, r6
 8009bdc:	4639      	mov	r1, r7
 8009bde:	f7f7 f803 	bl	8000be8 <__aeabi_d2f>
 8009be2:	6028      	str	r0, [r5, #0]
 8009be4:	e7d5      	b.n	8009b92 <_scanf_float+0x3ba>
 8009be6:	2700      	movs	r7, #0
 8009be8:	e62e      	b.n	8009848 <_scanf_float+0x70>
 8009bea:	bf00      	nop
 8009bec:	0800ea30 	.word	0x0800ea30
 8009bf0:	0800eb71 	.word	0x0800eb71

08009bf4 <std>:
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	b510      	push	{r4, lr}
 8009bf8:	4604      	mov	r4, r0
 8009bfa:	e9c0 3300 	strd	r3, r3, [r0]
 8009bfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c02:	6083      	str	r3, [r0, #8]
 8009c04:	8181      	strh	r1, [r0, #12]
 8009c06:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c08:	81c2      	strh	r2, [r0, #14]
 8009c0a:	6183      	str	r3, [r0, #24]
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	2208      	movs	r2, #8
 8009c10:	305c      	adds	r0, #92	@ 0x5c
 8009c12:	f000 fa1b 	bl	800a04c <memset>
 8009c16:	4b0d      	ldr	r3, [pc, #52]	@ (8009c4c <std+0x58>)
 8009c18:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c50 <std+0x5c>)
 8009c1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c54 <std+0x60>)
 8009c20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c22:	4b0d      	ldr	r3, [pc, #52]	@ (8009c58 <std+0x64>)
 8009c24:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c26:	4b0d      	ldr	r3, [pc, #52]	@ (8009c5c <std+0x68>)
 8009c28:	6224      	str	r4, [r4, #32]
 8009c2a:	429c      	cmp	r4, r3
 8009c2c:	d006      	beq.n	8009c3c <std+0x48>
 8009c2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c32:	4294      	cmp	r4, r2
 8009c34:	d002      	beq.n	8009c3c <std+0x48>
 8009c36:	33d0      	adds	r3, #208	@ 0xd0
 8009c38:	429c      	cmp	r4, r3
 8009c3a:	d105      	bne.n	8009c48 <std+0x54>
 8009c3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c44:	f000 ba7e 	b.w	800a144 <__retarget_lock_init_recursive>
 8009c48:	bd10      	pop	{r4, pc}
 8009c4a:	bf00      	nop
 8009c4c:	08009e9d 	.word	0x08009e9d
 8009c50:	08009ebf 	.word	0x08009ebf
 8009c54:	08009ef7 	.word	0x08009ef7
 8009c58:	08009f1b 	.word	0x08009f1b
 8009c5c:	200007e8 	.word	0x200007e8

08009c60 <stdio_exit_handler>:
 8009c60:	4a02      	ldr	r2, [pc, #8]	@ (8009c6c <stdio_exit_handler+0xc>)
 8009c62:	4903      	ldr	r1, [pc, #12]	@ (8009c70 <stdio_exit_handler+0x10>)
 8009c64:	4803      	ldr	r0, [pc, #12]	@ (8009c74 <stdio_exit_handler+0x14>)
 8009c66:	f000 b869 	b.w	8009d3c <_fwalk_sglue>
 8009c6a:	bf00      	nop
 8009c6c:	2000009c 	.word	0x2000009c
 8009c70:	0800ccc1 	.word	0x0800ccc1
 8009c74:	200000ac 	.word	0x200000ac

08009c78 <cleanup_stdio>:
 8009c78:	6841      	ldr	r1, [r0, #4]
 8009c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8009cac <cleanup_stdio+0x34>)
 8009c7c:	4299      	cmp	r1, r3
 8009c7e:	b510      	push	{r4, lr}
 8009c80:	4604      	mov	r4, r0
 8009c82:	d001      	beq.n	8009c88 <cleanup_stdio+0x10>
 8009c84:	f003 f81c 	bl	800ccc0 <_fflush_r>
 8009c88:	68a1      	ldr	r1, [r4, #8]
 8009c8a:	4b09      	ldr	r3, [pc, #36]	@ (8009cb0 <cleanup_stdio+0x38>)
 8009c8c:	4299      	cmp	r1, r3
 8009c8e:	d002      	beq.n	8009c96 <cleanup_stdio+0x1e>
 8009c90:	4620      	mov	r0, r4
 8009c92:	f003 f815 	bl	800ccc0 <_fflush_r>
 8009c96:	68e1      	ldr	r1, [r4, #12]
 8009c98:	4b06      	ldr	r3, [pc, #24]	@ (8009cb4 <cleanup_stdio+0x3c>)
 8009c9a:	4299      	cmp	r1, r3
 8009c9c:	d004      	beq.n	8009ca8 <cleanup_stdio+0x30>
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ca4:	f003 b80c 	b.w	800ccc0 <_fflush_r>
 8009ca8:	bd10      	pop	{r4, pc}
 8009caa:	bf00      	nop
 8009cac:	200007e8 	.word	0x200007e8
 8009cb0:	20000850 	.word	0x20000850
 8009cb4:	200008b8 	.word	0x200008b8

08009cb8 <global_stdio_init.part.0>:
 8009cb8:	b510      	push	{r4, lr}
 8009cba:	4b0b      	ldr	r3, [pc, #44]	@ (8009ce8 <global_stdio_init.part.0+0x30>)
 8009cbc:	4c0b      	ldr	r4, [pc, #44]	@ (8009cec <global_stdio_init.part.0+0x34>)
 8009cbe:	4a0c      	ldr	r2, [pc, #48]	@ (8009cf0 <global_stdio_init.part.0+0x38>)
 8009cc0:	601a      	str	r2, [r3, #0]
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	2104      	movs	r1, #4
 8009cc8:	f7ff ff94 	bl	8009bf4 <std>
 8009ccc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	2109      	movs	r1, #9
 8009cd4:	f7ff ff8e 	bl	8009bf4 <std>
 8009cd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009cdc:	2202      	movs	r2, #2
 8009cde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ce2:	2112      	movs	r1, #18
 8009ce4:	f7ff bf86 	b.w	8009bf4 <std>
 8009ce8:	20000920 	.word	0x20000920
 8009cec:	200007e8 	.word	0x200007e8
 8009cf0:	08009c61 	.word	0x08009c61

08009cf4 <__sfp_lock_acquire>:
 8009cf4:	4801      	ldr	r0, [pc, #4]	@ (8009cfc <__sfp_lock_acquire+0x8>)
 8009cf6:	f000 ba26 	b.w	800a146 <__retarget_lock_acquire_recursive>
 8009cfa:	bf00      	nop
 8009cfc:	20000929 	.word	0x20000929

08009d00 <__sfp_lock_release>:
 8009d00:	4801      	ldr	r0, [pc, #4]	@ (8009d08 <__sfp_lock_release+0x8>)
 8009d02:	f000 ba21 	b.w	800a148 <__retarget_lock_release_recursive>
 8009d06:	bf00      	nop
 8009d08:	20000929 	.word	0x20000929

08009d0c <__sinit>:
 8009d0c:	b510      	push	{r4, lr}
 8009d0e:	4604      	mov	r4, r0
 8009d10:	f7ff fff0 	bl	8009cf4 <__sfp_lock_acquire>
 8009d14:	6a23      	ldr	r3, [r4, #32]
 8009d16:	b11b      	cbz	r3, 8009d20 <__sinit+0x14>
 8009d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d1c:	f7ff bff0 	b.w	8009d00 <__sfp_lock_release>
 8009d20:	4b04      	ldr	r3, [pc, #16]	@ (8009d34 <__sinit+0x28>)
 8009d22:	6223      	str	r3, [r4, #32]
 8009d24:	4b04      	ldr	r3, [pc, #16]	@ (8009d38 <__sinit+0x2c>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d1f5      	bne.n	8009d18 <__sinit+0xc>
 8009d2c:	f7ff ffc4 	bl	8009cb8 <global_stdio_init.part.0>
 8009d30:	e7f2      	b.n	8009d18 <__sinit+0xc>
 8009d32:	bf00      	nop
 8009d34:	08009c79 	.word	0x08009c79
 8009d38:	20000920 	.word	0x20000920

08009d3c <_fwalk_sglue>:
 8009d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d40:	4607      	mov	r7, r0
 8009d42:	4688      	mov	r8, r1
 8009d44:	4614      	mov	r4, r2
 8009d46:	2600      	movs	r6, #0
 8009d48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d4c:	f1b9 0901 	subs.w	r9, r9, #1
 8009d50:	d505      	bpl.n	8009d5e <_fwalk_sglue+0x22>
 8009d52:	6824      	ldr	r4, [r4, #0]
 8009d54:	2c00      	cmp	r4, #0
 8009d56:	d1f7      	bne.n	8009d48 <_fwalk_sglue+0xc>
 8009d58:	4630      	mov	r0, r6
 8009d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d5e:	89ab      	ldrh	r3, [r5, #12]
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d907      	bls.n	8009d74 <_fwalk_sglue+0x38>
 8009d64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d68:	3301      	adds	r3, #1
 8009d6a:	d003      	beq.n	8009d74 <_fwalk_sglue+0x38>
 8009d6c:	4629      	mov	r1, r5
 8009d6e:	4638      	mov	r0, r7
 8009d70:	47c0      	blx	r8
 8009d72:	4306      	orrs	r6, r0
 8009d74:	3568      	adds	r5, #104	@ 0x68
 8009d76:	e7e9      	b.n	8009d4c <_fwalk_sglue+0x10>

08009d78 <iprintf>:
 8009d78:	b40f      	push	{r0, r1, r2, r3}
 8009d7a:	b507      	push	{r0, r1, r2, lr}
 8009d7c:	4906      	ldr	r1, [pc, #24]	@ (8009d98 <iprintf+0x20>)
 8009d7e:	ab04      	add	r3, sp, #16
 8009d80:	6808      	ldr	r0, [r1, #0]
 8009d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d86:	6881      	ldr	r1, [r0, #8]
 8009d88:	9301      	str	r3, [sp, #4]
 8009d8a:	f002 fdfd 	bl	800c988 <_vfiprintf_r>
 8009d8e:	b003      	add	sp, #12
 8009d90:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d94:	b004      	add	sp, #16
 8009d96:	4770      	bx	lr
 8009d98:	200000a8 	.word	0x200000a8

08009d9c <_puts_r>:
 8009d9c:	6a03      	ldr	r3, [r0, #32]
 8009d9e:	b570      	push	{r4, r5, r6, lr}
 8009da0:	6884      	ldr	r4, [r0, #8]
 8009da2:	4605      	mov	r5, r0
 8009da4:	460e      	mov	r6, r1
 8009da6:	b90b      	cbnz	r3, 8009dac <_puts_r+0x10>
 8009da8:	f7ff ffb0 	bl	8009d0c <__sinit>
 8009dac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dae:	07db      	lsls	r3, r3, #31
 8009db0:	d405      	bmi.n	8009dbe <_puts_r+0x22>
 8009db2:	89a3      	ldrh	r3, [r4, #12]
 8009db4:	0598      	lsls	r0, r3, #22
 8009db6:	d402      	bmi.n	8009dbe <_puts_r+0x22>
 8009db8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dba:	f000 f9c4 	bl	800a146 <__retarget_lock_acquire_recursive>
 8009dbe:	89a3      	ldrh	r3, [r4, #12]
 8009dc0:	0719      	lsls	r1, r3, #28
 8009dc2:	d502      	bpl.n	8009dca <_puts_r+0x2e>
 8009dc4:	6923      	ldr	r3, [r4, #16]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d135      	bne.n	8009e36 <_puts_r+0x9a>
 8009dca:	4621      	mov	r1, r4
 8009dcc:	4628      	mov	r0, r5
 8009dce:	f000 f8e7 	bl	8009fa0 <__swsetup_r>
 8009dd2:	b380      	cbz	r0, 8009e36 <_puts_r+0x9a>
 8009dd4:	f04f 35ff 	mov.w	r5, #4294967295
 8009dd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dda:	07da      	lsls	r2, r3, #31
 8009ddc:	d405      	bmi.n	8009dea <_puts_r+0x4e>
 8009dde:	89a3      	ldrh	r3, [r4, #12]
 8009de0:	059b      	lsls	r3, r3, #22
 8009de2:	d402      	bmi.n	8009dea <_puts_r+0x4e>
 8009de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009de6:	f000 f9af 	bl	800a148 <__retarget_lock_release_recursive>
 8009dea:	4628      	mov	r0, r5
 8009dec:	bd70      	pop	{r4, r5, r6, pc}
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	da04      	bge.n	8009dfc <_puts_r+0x60>
 8009df2:	69a2      	ldr	r2, [r4, #24]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	dc17      	bgt.n	8009e28 <_puts_r+0x8c>
 8009df8:	290a      	cmp	r1, #10
 8009dfa:	d015      	beq.n	8009e28 <_puts_r+0x8c>
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	6022      	str	r2, [r4, #0]
 8009e02:	7019      	strb	r1, [r3, #0]
 8009e04:	68a3      	ldr	r3, [r4, #8]
 8009e06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009e0a:	3b01      	subs	r3, #1
 8009e0c:	60a3      	str	r3, [r4, #8]
 8009e0e:	2900      	cmp	r1, #0
 8009e10:	d1ed      	bne.n	8009dee <_puts_r+0x52>
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	da11      	bge.n	8009e3a <_puts_r+0x9e>
 8009e16:	4622      	mov	r2, r4
 8009e18:	210a      	movs	r1, #10
 8009e1a:	4628      	mov	r0, r5
 8009e1c:	f000 f881 	bl	8009f22 <__swbuf_r>
 8009e20:	3001      	adds	r0, #1
 8009e22:	d0d7      	beq.n	8009dd4 <_puts_r+0x38>
 8009e24:	250a      	movs	r5, #10
 8009e26:	e7d7      	b.n	8009dd8 <_puts_r+0x3c>
 8009e28:	4622      	mov	r2, r4
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	f000 f879 	bl	8009f22 <__swbuf_r>
 8009e30:	3001      	adds	r0, #1
 8009e32:	d1e7      	bne.n	8009e04 <_puts_r+0x68>
 8009e34:	e7ce      	b.n	8009dd4 <_puts_r+0x38>
 8009e36:	3e01      	subs	r6, #1
 8009e38:	e7e4      	b.n	8009e04 <_puts_r+0x68>
 8009e3a:	6823      	ldr	r3, [r4, #0]
 8009e3c:	1c5a      	adds	r2, r3, #1
 8009e3e:	6022      	str	r2, [r4, #0]
 8009e40:	220a      	movs	r2, #10
 8009e42:	701a      	strb	r2, [r3, #0]
 8009e44:	e7ee      	b.n	8009e24 <_puts_r+0x88>
	...

08009e48 <puts>:
 8009e48:	4b02      	ldr	r3, [pc, #8]	@ (8009e54 <puts+0xc>)
 8009e4a:	4601      	mov	r1, r0
 8009e4c:	6818      	ldr	r0, [r3, #0]
 8009e4e:	f7ff bfa5 	b.w	8009d9c <_puts_r>
 8009e52:	bf00      	nop
 8009e54:	200000a8 	.word	0x200000a8

08009e58 <siprintf>:
 8009e58:	b40e      	push	{r1, r2, r3}
 8009e5a:	b510      	push	{r4, lr}
 8009e5c:	b09d      	sub	sp, #116	@ 0x74
 8009e5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009e60:	9002      	str	r0, [sp, #8]
 8009e62:	9006      	str	r0, [sp, #24]
 8009e64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009e68:	480a      	ldr	r0, [pc, #40]	@ (8009e94 <siprintf+0x3c>)
 8009e6a:	9107      	str	r1, [sp, #28]
 8009e6c:	9104      	str	r1, [sp, #16]
 8009e6e:	490a      	ldr	r1, [pc, #40]	@ (8009e98 <siprintf+0x40>)
 8009e70:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e74:	9105      	str	r1, [sp, #20]
 8009e76:	2400      	movs	r4, #0
 8009e78:	a902      	add	r1, sp, #8
 8009e7a:	6800      	ldr	r0, [r0, #0]
 8009e7c:	9301      	str	r3, [sp, #4]
 8009e7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009e80:	f002 fc5c 	bl	800c73c <_svfiprintf_r>
 8009e84:	9b02      	ldr	r3, [sp, #8]
 8009e86:	701c      	strb	r4, [r3, #0]
 8009e88:	b01d      	add	sp, #116	@ 0x74
 8009e8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e8e:	b003      	add	sp, #12
 8009e90:	4770      	bx	lr
 8009e92:	bf00      	nop
 8009e94:	200000a8 	.word	0x200000a8
 8009e98:	ffff0208 	.word	0xffff0208

08009e9c <__sread>:
 8009e9c:	b510      	push	{r4, lr}
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ea4:	f000 f900 	bl	800a0a8 <_read_r>
 8009ea8:	2800      	cmp	r0, #0
 8009eaa:	bfab      	itete	ge
 8009eac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009eae:	89a3      	ldrhlt	r3, [r4, #12]
 8009eb0:	181b      	addge	r3, r3, r0
 8009eb2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009eb6:	bfac      	ite	ge
 8009eb8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009eba:	81a3      	strhlt	r3, [r4, #12]
 8009ebc:	bd10      	pop	{r4, pc}

08009ebe <__swrite>:
 8009ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ec2:	461f      	mov	r7, r3
 8009ec4:	898b      	ldrh	r3, [r1, #12]
 8009ec6:	05db      	lsls	r3, r3, #23
 8009ec8:	4605      	mov	r5, r0
 8009eca:	460c      	mov	r4, r1
 8009ecc:	4616      	mov	r6, r2
 8009ece:	d505      	bpl.n	8009edc <__swrite+0x1e>
 8009ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	f000 f8d4 	bl	800a084 <_lseek_r>
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ee2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009ee6:	81a3      	strh	r3, [r4, #12]
 8009ee8:	4632      	mov	r2, r6
 8009eea:	463b      	mov	r3, r7
 8009eec:	4628      	mov	r0, r5
 8009eee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ef2:	f000 b8eb 	b.w	800a0cc <_write_r>

08009ef6 <__sseek>:
 8009ef6:	b510      	push	{r4, lr}
 8009ef8:	460c      	mov	r4, r1
 8009efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009efe:	f000 f8c1 	bl	800a084 <_lseek_r>
 8009f02:	1c43      	adds	r3, r0, #1
 8009f04:	89a3      	ldrh	r3, [r4, #12]
 8009f06:	bf15      	itete	ne
 8009f08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f12:	81a3      	strheq	r3, [r4, #12]
 8009f14:	bf18      	it	ne
 8009f16:	81a3      	strhne	r3, [r4, #12]
 8009f18:	bd10      	pop	{r4, pc}

08009f1a <__sclose>:
 8009f1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f1e:	f000 b8a1 	b.w	800a064 <_close_r>

08009f22 <__swbuf_r>:
 8009f22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f24:	460e      	mov	r6, r1
 8009f26:	4614      	mov	r4, r2
 8009f28:	4605      	mov	r5, r0
 8009f2a:	b118      	cbz	r0, 8009f34 <__swbuf_r+0x12>
 8009f2c:	6a03      	ldr	r3, [r0, #32]
 8009f2e:	b90b      	cbnz	r3, 8009f34 <__swbuf_r+0x12>
 8009f30:	f7ff feec 	bl	8009d0c <__sinit>
 8009f34:	69a3      	ldr	r3, [r4, #24]
 8009f36:	60a3      	str	r3, [r4, #8]
 8009f38:	89a3      	ldrh	r3, [r4, #12]
 8009f3a:	071a      	lsls	r2, r3, #28
 8009f3c:	d501      	bpl.n	8009f42 <__swbuf_r+0x20>
 8009f3e:	6923      	ldr	r3, [r4, #16]
 8009f40:	b943      	cbnz	r3, 8009f54 <__swbuf_r+0x32>
 8009f42:	4621      	mov	r1, r4
 8009f44:	4628      	mov	r0, r5
 8009f46:	f000 f82b 	bl	8009fa0 <__swsetup_r>
 8009f4a:	b118      	cbz	r0, 8009f54 <__swbuf_r+0x32>
 8009f4c:	f04f 37ff 	mov.w	r7, #4294967295
 8009f50:	4638      	mov	r0, r7
 8009f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f54:	6823      	ldr	r3, [r4, #0]
 8009f56:	6922      	ldr	r2, [r4, #16]
 8009f58:	1a98      	subs	r0, r3, r2
 8009f5a:	6963      	ldr	r3, [r4, #20]
 8009f5c:	b2f6      	uxtb	r6, r6
 8009f5e:	4283      	cmp	r3, r0
 8009f60:	4637      	mov	r7, r6
 8009f62:	dc05      	bgt.n	8009f70 <__swbuf_r+0x4e>
 8009f64:	4621      	mov	r1, r4
 8009f66:	4628      	mov	r0, r5
 8009f68:	f002 feaa 	bl	800ccc0 <_fflush_r>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d1ed      	bne.n	8009f4c <__swbuf_r+0x2a>
 8009f70:	68a3      	ldr	r3, [r4, #8]
 8009f72:	3b01      	subs	r3, #1
 8009f74:	60a3      	str	r3, [r4, #8]
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	1c5a      	adds	r2, r3, #1
 8009f7a:	6022      	str	r2, [r4, #0]
 8009f7c:	701e      	strb	r6, [r3, #0]
 8009f7e:	6962      	ldr	r2, [r4, #20]
 8009f80:	1c43      	adds	r3, r0, #1
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d004      	beq.n	8009f90 <__swbuf_r+0x6e>
 8009f86:	89a3      	ldrh	r3, [r4, #12]
 8009f88:	07db      	lsls	r3, r3, #31
 8009f8a:	d5e1      	bpl.n	8009f50 <__swbuf_r+0x2e>
 8009f8c:	2e0a      	cmp	r6, #10
 8009f8e:	d1df      	bne.n	8009f50 <__swbuf_r+0x2e>
 8009f90:	4621      	mov	r1, r4
 8009f92:	4628      	mov	r0, r5
 8009f94:	f002 fe94 	bl	800ccc0 <_fflush_r>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	d0d9      	beq.n	8009f50 <__swbuf_r+0x2e>
 8009f9c:	e7d6      	b.n	8009f4c <__swbuf_r+0x2a>
	...

08009fa0 <__swsetup_r>:
 8009fa0:	b538      	push	{r3, r4, r5, lr}
 8009fa2:	4b29      	ldr	r3, [pc, #164]	@ (800a048 <__swsetup_r+0xa8>)
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	6818      	ldr	r0, [r3, #0]
 8009fa8:	460c      	mov	r4, r1
 8009faa:	b118      	cbz	r0, 8009fb4 <__swsetup_r+0x14>
 8009fac:	6a03      	ldr	r3, [r0, #32]
 8009fae:	b90b      	cbnz	r3, 8009fb4 <__swsetup_r+0x14>
 8009fb0:	f7ff feac 	bl	8009d0c <__sinit>
 8009fb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fb8:	0719      	lsls	r1, r3, #28
 8009fba:	d422      	bmi.n	800a002 <__swsetup_r+0x62>
 8009fbc:	06da      	lsls	r2, r3, #27
 8009fbe:	d407      	bmi.n	8009fd0 <__swsetup_r+0x30>
 8009fc0:	2209      	movs	r2, #9
 8009fc2:	602a      	str	r2, [r5, #0]
 8009fc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fc8:	81a3      	strh	r3, [r4, #12]
 8009fca:	f04f 30ff 	mov.w	r0, #4294967295
 8009fce:	e033      	b.n	800a038 <__swsetup_r+0x98>
 8009fd0:	0758      	lsls	r0, r3, #29
 8009fd2:	d512      	bpl.n	8009ffa <__swsetup_r+0x5a>
 8009fd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fd6:	b141      	cbz	r1, 8009fea <__swsetup_r+0x4a>
 8009fd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fdc:	4299      	cmp	r1, r3
 8009fde:	d002      	beq.n	8009fe6 <__swsetup_r+0x46>
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	f000 ff21 	bl	800ae28 <_free_r>
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ff0:	81a3      	strh	r3, [r4, #12]
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	6063      	str	r3, [r4, #4]
 8009ff6:	6923      	ldr	r3, [r4, #16]
 8009ff8:	6023      	str	r3, [r4, #0]
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	f043 0308 	orr.w	r3, r3, #8
 800a000:	81a3      	strh	r3, [r4, #12]
 800a002:	6923      	ldr	r3, [r4, #16]
 800a004:	b94b      	cbnz	r3, 800a01a <__swsetup_r+0x7a>
 800a006:	89a3      	ldrh	r3, [r4, #12]
 800a008:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a00c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a010:	d003      	beq.n	800a01a <__swsetup_r+0x7a>
 800a012:	4621      	mov	r1, r4
 800a014:	4628      	mov	r0, r5
 800a016:	f002 fea1 	bl	800cd5c <__smakebuf_r>
 800a01a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a01e:	f013 0201 	ands.w	r2, r3, #1
 800a022:	d00a      	beq.n	800a03a <__swsetup_r+0x9a>
 800a024:	2200      	movs	r2, #0
 800a026:	60a2      	str	r2, [r4, #8]
 800a028:	6962      	ldr	r2, [r4, #20]
 800a02a:	4252      	negs	r2, r2
 800a02c:	61a2      	str	r2, [r4, #24]
 800a02e:	6922      	ldr	r2, [r4, #16]
 800a030:	b942      	cbnz	r2, 800a044 <__swsetup_r+0xa4>
 800a032:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a036:	d1c5      	bne.n	8009fc4 <__swsetup_r+0x24>
 800a038:	bd38      	pop	{r3, r4, r5, pc}
 800a03a:	0799      	lsls	r1, r3, #30
 800a03c:	bf58      	it	pl
 800a03e:	6962      	ldrpl	r2, [r4, #20]
 800a040:	60a2      	str	r2, [r4, #8]
 800a042:	e7f4      	b.n	800a02e <__swsetup_r+0x8e>
 800a044:	2000      	movs	r0, #0
 800a046:	e7f7      	b.n	800a038 <__swsetup_r+0x98>
 800a048:	200000a8 	.word	0x200000a8

0800a04c <memset>:
 800a04c:	4402      	add	r2, r0
 800a04e:	4603      	mov	r3, r0
 800a050:	4293      	cmp	r3, r2
 800a052:	d100      	bne.n	800a056 <memset+0xa>
 800a054:	4770      	bx	lr
 800a056:	f803 1b01 	strb.w	r1, [r3], #1
 800a05a:	e7f9      	b.n	800a050 <memset+0x4>

0800a05c <_localeconv_r>:
 800a05c:	4800      	ldr	r0, [pc, #0]	@ (800a060 <_localeconv_r+0x4>)
 800a05e:	4770      	bx	lr
 800a060:	200001e8 	.word	0x200001e8

0800a064 <_close_r>:
 800a064:	b538      	push	{r3, r4, r5, lr}
 800a066:	4d06      	ldr	r5, [pc, #24]	@ (800a080 <_close_r+0x1c>)
 800a068:	2300      	movs	r3, #0
 800a06a:	4604      	mov	r4, r0
 800a06c:	4608      	mov	r0, r1
 800a06e:	602b      	str	r3, [r5, #0]
 800a070:	f7fa ff2c 	bl	8004ecc <_close>
 800a074:	1c43      	adds	r3, r0, #1
 800a076:	d102      	bne.n	800a07e <_close_r+0x1a>
 800a078:	682b      	ldr	r3, [r5, #0]
 800a07a:	b103      	cbz	r3, 800a07e <_close_r+0x1a>
 800a07c:	6023      	str	r3, [r4, #0]
 800a07e:	bd38      	pop	{r3, r4, r5, pc}
 800a080:	20000924 	.word	0x20000924

0800a084 <_lseek_r>:
 800a084:	b538      	push	{r3, r4, r5, lr}
 800a086:	4d07      	ldr	r5, [pc, #28]	@ (800a0a4 <_lseek_r+0x20>)
 800a088:	4604      	mov	r4, r0
 800a08a:	4608      	mov	r0, r1
 800a08c:	4611      	mov	r1, r2
 800a08e:	2200      	movs	r2, #0
 800a090:	602a      	str	r2, [r5, #0]
 800a092:	461a      	mov	r2, r3
 800a094:	f7fa ff41 	bl	8004f1a <_lseek>
 800a098:	1c43      	adds	r3, r0, #1
 800a09a:	d102      	bne.n	800a0a2 <_lseek_r+0x1e>
 800a09c:	682b      	ldr	r3, [r5, #0]
 800a09e:	b103      	cbz	r3, 800a0a2 <_lseek_r+0x1e>
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	bd38      	pop	{r3, r4, r5, pc}
 800a0a4:	20000924 	.word	0x20000924

0800a0a8 <_read_r>:
 800a0a8:	b538      	push	{r3, r4, r5, lr}
 800a0aa:	4d07      	ldr	r5, [pc, #28]	@ (800a0c8 <_read_r+0x20>)
 800a0ac:	4604      	mov	r4, r0
 800a0ae:	4608      	mov	r0, r1
 800a0b0:	4611      	mov	r1, r2
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	602a      	str	r2, [r5, #0]
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	f7fa feeb 	bl	8004e92 <_read>
 800a0bc:	1c43      	adds	r3, r0, #1
 800a0be:	d102      	bne.n	800a0c6 <_read_r+0x1e>
 800a0c0:	682b      	ldr	r3, [r5, #0]
 800a0c2:	b103      	cbz	r3, 800a0c6 <_read_r+0x1e>
 800a0c4:	6023      	str	r3, [r4, #0]
 800a0c6:	bd38      	pop	{r3, r4, r5, pc}
 800a0c8:	20000924 	.word	0x20000924

0800a0cc <_write_r>:
 800a0cc:	b538      	push	{r3, r4, r5, lr}
 800a0ce:	4d07      	ldr	r5, [pc, #28]	@ (800a0ec <_write_r+0x20>)
 800a0d0:	4604      	mov	r4, r0
 800a0d2:	4608      	mov	r0, r1
 800a0d4:	4611      	mov	r1, r2
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	602a      	str	r2, [r5, #0]
 800a0da:	461a      	mov	r2, r3
 800a0dc:	f7f7 fcca 	bl	8001a74 <_write>
 800a0e0:	1c43      	adds	r3, r0, #1
 800a0e2:	d102      	bne.n	800a0ea <_write_r+0x1e>
 800a0e4:	682b      	ldr	r3, [r5, #0]
 800a0e6:	b103      	cbz	r3, 800a0ea <_write_r+0x1e>
 800a0e8:	6023      	str	r3, [r4, #0]
 800a0ea:	bd38      	pop	{r3, r4, r5, pc}
 800a0ec:	20000924 	.word	0x20000924

0800a0f0 <__errno>:
 800a0f0:	4b01      	ldr	r3, [pc, #4]	@ (800a0f8 <__errno+0x8>)
 800a0f2:	6818      	ldr	r0, [r3, #0]
 800a0f4:	4770      	bx	lr
 800a0f6:	bf00      	nop
 800a0f8:	200000a8 	.word	0x200000a8

0800a0fc <__libc_init_array>:
 800a0fc:	b570      	push	{r4, r5, r6, lr}
 800a0fe:	4d0d      	ldr	r5, [pc, #52]	@ (800a134 <__libc_init_array+0x38>)
 800a100:	4c0d      	ldr	r4, [pc, #52]	@ (800a138 <__libc_init_array+0x3c>)
 800a102:	1b64      	subs	r4, r4, r5
 800a104:	10a4      	asrs	r4, r4, #2
 800a106:	2600      	movs	r6, #0
 800a108:	42a6      	cmp	r6, r4
 800a10a:	d109      	bne.n	800a120 <__libc_init_array+0x24>
 800a10c:	4d0b      	ldr	r5, [pc, #44]	@ (800a13c <__libc_init_array+0x40>)
 800a10e:	4c0c      	ldr	r4, [pc, #48]	@ (800a140 <__libc_init_array+0x44>)
 800a110:	f003 fe50 	bl	800ddb4 <_init>
 800a114:	1b64      	subs	r4, r4, r5
 800a116:	10a4      	asrs	r4, r4, #2
 800a118:	2600      	movs	r6, #0
 800a11a:	42a6      	cmp	r6, r4
 800a11c:	d105      	bne.n	800a12a <__libc_init_array+0x2e>
 800a11e:	bd70      	pop	{r4, r5, r6, pc}
 800a120:	f855 3b04 	ldr.w	r3, [r5], #4
 800a124:	4798      	blx	r3
 800a126:	3601      	adds	r6, #1
 800a128:	e7ee      	b.n	800a108 <__libc_init_array+0xc>
 800a12a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a12e:	4798      	blx	r3
 800a130:	3601      	adds	r6, #1
 800a132:	e7f2      	b.n	800a11a <__libc_init_array+0x1e>
 800a134:	0800eeb0 	.word	0x0800eeb0
 800a138:	0800eeb0 	.word	0x0800eeb0
 800a13c:	0800eeb0 	.word	0x0800eeb0
 800a140:	0800eeb4 	.word	0x0800eeb4

0800a144 <__retarget_lock_init_recursive>:
 800a144:	4770      	bx	lr

0800a146 <__retarget_lock_acquire_recursive>:
 800a146:	4770      	bx	lr

0800a148 <__retarget_lock_release_recursive>:
 800a148:	4770      	bx	lr

0800a14a <memcpy>:
 800a14a:	440a      	add	r2, r1
 800a14c:	4291      	cmp	r1, r2
 800a14e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a152:	d100      	bne.n	800a156 <memcpy+0xc>
 800a154:	4770      	bx	lr
 800a156:	b510      	push	{r4, lr}
 800a158:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a15c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a160:	4291      	cmp	r1, r2
 800a162:	d1f9      	bne.n	800a158 <memcpy+0xe>
 800a164:	bd10      	pop	{r4, pc}
	...

0800a168 <nanf>:
 800a168:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a170 <nanf+0x8>
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	7fc00000 	.word	0x7fc00000

0800a174 <quorem>:
 800a174:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a178:	6903      	ldr	r3, [r0, #16]
 800a17a:	690c      	ldr	r4, [r1, #16]
 800a17c:	42a3      	cmp	r3, r4
 800a17e:	4607      	mov	r7, r0
 800a180:	db7e      	blt.n	800a280 <quorem+0x10c>
 800a182:	3c01      	subs	r4, #1
 800a184:	f101 0814 	add.w	r8, r1, #20
 800a188:	00a3      	lsls	r3, r4, #2
 800a18a:	f100 0514 	add.w	r5, r0, #20
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a194:	9301      	str	r3, [sp, #4]
 800a196:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a19a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a1a6:	fbb2 f6f3 	udiv	r6, r2, r3
 800a1aa:	d32e      	bcc.n	800a20a <quorem+0x96>
 800a1ac:	f04f 0a00 	mov.w	sl, #0
 800a1b0:	46c4      	mov	ip, r8
 800a1b2:	46ae      	mov	lr, r5
 800a1b4:	46d3      	mov	fp, sl
 800a1b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a1ba:	b298      	uxth	r0, r3
 800a1bc:	fb06 a000 	mla	r0, r6, r0, sl
 800a1c0:	0c02      	lsrs	r2, r0, #16
 800a1c2:	0c1b      	lsrs	r3, r3, #16
 800a1c4:	fb06 2303 	mla	r3, r6, r3, r2
 800a1c8:	f8de 2000 	ldr.w	r2, [lr]
 800a1cc:	b280      	uxth	r0, r0
 800a1ce:	b292      	uxth	r2, r2
 800a1d0:	1a12      	subs	r2, r2, r0
 800a1d2:	445a      	add	r2, fp
 800a1d4:	f8de 0000 	ldr.w	r0, [lr]
 800a1d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a1dc:	b29b      	uxth	r3, r3
 800a1de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a1e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a1e6:	b292      	uxth	r2, r2
 800a1e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a1ec:	45e1      	cmp	r9, ip
 800a1ee:	f84e 2b04 	str.w	r2, [lr], #4
 800a1f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a1f6:	d2de      	bcs.n	800a1b6 <quorem+0x42>
 800a1f8:	9b00      	ldr	r3, [sp, #0]
 800a1fa:	58eb      	ldr	r3, [r5, r3]
 800a1fc:	b92b      	cbnz	r3, 800a20a <quorem+0x96>
 800a1fe:	9b01      	ldr	r3, [sp, #4]
 800a200:	3b04      	subs	r3, #4
 800a202:	429d      	cmp	r5, r3
 800a204:	461a      	mov	r2, r3
 800a206:	d32f      	bcc.n	800a268 <quorem+0xf4>
 800a208:	613c      	str	r4, [r7, #16]
 800a20a:	4638      	mov	r0, r7
 800a20c:	f001 f9c8 	bl	800b5a0 <__mcmp>
 800a210:	2800      	cmp	r0, #0
 800a212:	db25      	blt.n	800a260 <quorem+0xec>
 800a214:	4629      	mov	r1, r5
 800a216:	2000      	movs	r0, #0
 800a218:	f858 2b04 	ldr.w	r2, [r8], #4
 800a21c:	f8d1 c000 	ldr.w	ip, [r1]
 800a220:	fa1f fe82 	uxth.w	lr, r2
 800a224:	fa1f f38c 	uxth.w	r3, ip
 800a228:	eba3 030e 	sub.w	r3, r3, lr
 800a22c:	4403      	add	r3, r0
 800a22e:	0c12      	lsrs	r2, r2, #16
 800a230:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a234:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a238:	b29b      	uxth	r3, r3
 800a23a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a23e:	45c1      	cmp	r9, r8
 800a240:	f841 3b04 	str.w	r3, [r1], #4
 800a244:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a248:	d2e6      	bcs.n	800a218 <quorem+0xa4>
 800a24a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a24e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a252:	b922      	cbnz	r2, 800a25e <quorem+0xea>
 800a254:	3b04      	subs	r3, #4
 800a256:	429d      	cmp	r5, r3
 800a258:	461a      	mov	r2, r3
 800a25a:	d30b      	bcc.n	800a274 <quorem+0x100>
 800a25c:	613c      	str	r4, [r7, #16]
 800a25e:	3601      	adds	r6, #1
 800a260:	4630      	mov	r0, r6
 800a262:	b003      	add	sp, #12
 800a264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a268:	6812      	ldr	r2, [r2, #0]
 800a26a:	3b04      	subs	r3, #4
 800a26c:	2a00      	cmp	r2, #0
 800a26e:	d1cb      	bne.n	800a208 <quorem+0x94>
 800a270:	3c01      	subs	r4, #1
 800a272:	e7c6      	b.n	800a202 <quorem+0x8e>
 800a274:	6812      	ldr	r2, [r2, #0]
 800a276:	3b04      	subs	r3, #4
 800a278:	2a00      	cmp	r2, #0
 800a27a:	d1ef      	bne.n	800a25c <quorem+0xe8>
 800a27c:	3c01      	subs	r4, #1
 800a27e:	e7ea      	b.n	800a256 <quorem+0xe2>
 800a280:	2000      	movs	r0, #0
 800a282:	e7ee      	b.n	800a262 <quorem+0xee>
 800a284:	0000      	movs	r0, r0
	...

0800a288 <_dtoa_r>:
 800a288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	69c7      	ldr	r7, [r0, #28]
 800a28e:	b097      	sub	sp, #92	@ 0x5c
 800a290:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a294:	ec55 4b10 	vmov	r4, r5, d0
 800a298:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a29a:	9107      	str	r1, [sp, #28]
 800a29c:	4681      	mov	r9, r0
 800a29e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a2a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a2a2:	b97f      	cbnz	r7, 800a2c4 <_dtoa_r+0x3c>
 800a2a4:	2010      	movs	r0, #16
 800a2a6:	f000 fe09 	bl	800aebc <malloc>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800a2b0:	b920      	cbnz	r0, 800a2bc <_dtoa_r+0x34>
 800a2b2:	4ba9      	ldr	r3, [pc, #676]	@ (800a558 <_dtoa_r+0x2d0>)
 800a2b4:	21ef      	movs	r1, #239	@ 0xef
 800a2b6:	48a9      	ldr	r0, [pc, #676]	@ (800a55c <_dtoa_r+0x2d4>)
 800a2b8:	f002 fdf2 	bl	800cea0 <__assert_func>
 800a2bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a2c0:	6007      	str	r7, [r0, #0]
 800a2c2:	60c7      	str	r7, [r0, #12]
 800a2c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a2c8:	6819      	ldr	r1, [r3, #0]
 800a2ca:	b159      	cbz	r1, 800a2e4 <_dtoa_r+0x5c>
 800a2cc:	685a      	ldr	r2, [r3, #4]
 800a2ce:	604a      	str	r2, [r1, #4]
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	4093      	lsls	r3, r2
 800a2d4:	608b      	str	r3, [r1, #8]
 800a2d6:	4648      	mov	r0, r9
 800a2d8:	f000 fee6 	bl	800b0a8 <_Bfree>
 800a2dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	601a      	str	r2, [r3, #0]
 800a2e4:	1e2b      	subs	r3, r5, #0
 800a2e6:	bfb9      	ittee	lt
 800a2e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a2ec:	9305      	strlt	r3, [sp, #20]
 800a2ee:	2300      	movge	r3, #0
 800a2f0:	6033      	strge	r3, [r6, #0]
 800a2f2:	9f05      	ldr	r7, [sp, #20]
 800a2f4:	4b9a      	ldr	r3, [pc, #616]	@ (800a560 <_dtoa_r+0x2d8>)
 800a2f6:	bfbc      	itt	lt
 800a2f8:	2201      	movlt	r2, #1
 800a2fa:	6032      	strlt	r2, [r6, #0]
 800a2fc:	43bb      	bics	r3, r7
 800a2fe:	d112      	bne.n	800a326 <_dtoa_r+0x9e>
 800a300:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a302:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a306:	6013      	str	r3, [r2, #0]
 800a308:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a30c:	4323      	orrs	r3, r4
 800a30e:	f000 855a 	beq.w	800adc6 <_dtoa_r+0xb3e>
 800a312:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a314:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a574 <_dtoa_r+0x2ec>
 800a318:	2b00      	cmp	r3, #0
 800a31a:	f000 855c 	beq.w	800add6 <_dtoa_r+0xb4e>
 800a31e:	f10a 0303 	add.w	r3, sl, #3
 800a322:	f000 bd56 	b.w	800add2 <_dtoa_r+0xb4a>
 800a326:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a32a:	2200      	movs	r2, #0
 800a32c:	ec51 0b17 	vmov	r0, r1, d7
 800a330:	2300      	movs	r3, #0
 800a332:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a336:	f7f6 fbc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a33a:	4680      	mov	r8, r0
 800a33c:	b158      	cbz	r0, 800a356 <_dtoa_r+0xce>
 800a33e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a340:	2301      	movs	r3, #1
 800a342:	6013      	str	r3, [r2, #0]
 800a344:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a346:	b113      	cbz	r3, 800a34e <_dtoa_r+0xc6>
 800a348:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a34a:	4b86      	ldr	r3, [pc, #536]	@ (800a564 <_dtoa_r+0x2dc>)
 800a34c:	6013      	str	r3, [r2, #0]
 800a34e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a578 <_dtoa_r+0x2f0>
 800a352:	f000 bd40 	b.w	800add6 <_dtoa_r+0xb4e>
 800a356:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a35a:	aa14      	add	r2, sp, #80	@ 0x50
 800a35c:	a915      	add	r1, sp, #84	@ 0x54
 800a35e:	4648      	mov	r0, r9
 800a360:	f001 fa3e 	bl	800b7e0 <__d2b>
 800a364:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a368:	9002      	str	r0, [sp, #8]
 800a36a:	2e00      	cmp	r6, #0
 800a36c:	d078      	beq.n	800a460 <_dtoa_r+0x1d8>
 800a36e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a370:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a37c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a380:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a384:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a388:	4619      	mov	r1, r3
 800a38a:	2200      	movs	r2, #0
 800a38c:	4b76      	ldr	r3, [pc, #472]	@ (800a568 <_dtoa_r+0x2e0>)
 800a38e:	f7f5 ff7b 	bl	8000288 <__aeabi_dsub>
 800a392:	a36b      	add	r3, pc, #428	@ (adr r3, 800a540 <_dtoa_r+0x2b8>)
 800a394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a398:	f7f6 f92e 	bl	80005f8 <__aeabi_dmul>
 800a39c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a548 <_dtoa_r+0x2c0>)
 800a39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a2:	f7f5 ff73 	bl	800028c <__adddf3>
 800a3a6:	4604      	mov	r4, r0
 800a3a8:	4630      	mov	r0, r6
 800a3aa:	460d      	mov	r5, r1
 800a3ac:	f7f6 f8ba 	bl	8000524 <__aeabi_i2d>
 800a3b0:	a367      	add	r3, pc, #412	@ (adr r3, 800a550 <_dtoa_r+0x2c8>)
 800a3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b6:	f7f6 f91f 	bl	80005f8 <__aeabi_dmul>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4620      	mov	r0, r4
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	f7f5 ff63 	bl	800028c <__adddf3>
 800a3c6:	4604      	mov	r4, r0
 800a3c8:	460d      	mov	r5, r1
 800a3ca:	f7f6 fbc5 	bl	8000b58 <__aeabi_d2iz>
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	4607      	mov	r7, r0
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	f7f6 fb80 	bl	8000adc <__aeabi_dcmplt>
 800a3dc:	b140      	cbz	r0, 800a3f0 <_dtoa_r+0x168>
 800a3de:	4638      	mov	r0, r7
 800a3e0:	f7f6 f8a0 	bl	8000524 <__aeabi_i2d>
 800a3e4:	4622      	mov	r2, r4
 800a3e6:	462b      	mov	r3, r5
 800a3e8:	f7f6 fb6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3ec:	b900      	cbnz	r0, 800a3f0 <_dtoa_r+0x168>
 800a3ee:	3f01      	subs	r7, #1
 800a3f0:	2f16      	cmp	r7, #22
 800a3f2:	d852      	bhi.n	800a49a <_dtoa_r+0x212>
 800a3f4:	4b5d      	ldr	r3, [pc, #372]	@ (800a56c <_dtoa_r+0x2e4>)
 800a3f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a402:	f7f6 fb6b 	bl	8000adc <__aeabi_dcmplt>
 800a406:	2800      	cmp	r0, #0
 800a408:	d049      	beq.n	800a49e <_dtoa_r+0x216>
 800a40a:	3f01      	subs	r7, #1
 800a40c:	2300      	movs	r3, #0
 800a40e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a410:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a412:	1b9b      	subs	r3, r3, r6
 800a414:	1e5a      	subs	r2, r3, #1
 800a416:	bf45      	ittet	mi
 800a418:	f1c3 0301 	rsbmi	r3, r3, #1
 800a41c:	9300      	strmi	r3, [sp, #0]
 800a41e:	2300      	movpl	r3, #0
 800a420:	2300      	movmi	r3, #0
 800a422:	9206      	str	r2, [sp, #24]
 800a424:	bf54      	ite	pl
 800a426:	9300      	strpl	r3, [sp, #0]
 800a428:	9306      	strmi	r3, [sp, #24]
 800a42a:	2f00      	cmp	r7, #0
 800a42c:	db39      	blt.n	800a4a2 <_dtoa_r+0x21a>
 800a42e:	9b06      	ldr	r3, [sp, #24]
 800a430:	970d      	str	r7, [sp, #52]	@ 0x34
 800a432:	443b      	add	r3, r7
 800a434:	9306      	str	r3, [sp, #24]
 800a436:	2300      	movs	r3, #0
 800a438:	9308      	str	r3, [sp, #32]
 800a43a:	9b07      	ldr	r3, [sp, #28]
 800a43c:	2b09      	cmp	r3, #9
 800a43e:	d863      	bhi.n	800a508 <_dtoa_r+0x280>
 800a440:	2b05      	cmp	r3, #5
 800a442:	bfc4      	itt	gt
 800a444:	3b04      	subgt	r3, #4
 800a446:	9307      	strgt	r3, [sp, #28]
 800a448:	9b07      	ldr	r3, [sp, #28]
 800a44a:	f1a3 0302 	sub.w	r3, r3, #2
 800a44e:	bfcc      	ite	gt
 800a450:	2400      	movgt	r4, #0
 800a452:	2401      	movle	r4, #1
 800a454:	2b03      	cmp	r3, #3
 800a456:	d863      	bhi.n	800a520 <_dtoa_r+0x298>
 800a458:	e8df f003 	tbb	[pc, r3]
 800a45c:	2b375452 	.word	0x2b375452
 800a460:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a464:	441e      	add	r6, r3
 800a466:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a46a:	2b20      	cmp	r3, #32
 800a46c:	bfc1      	itttt	gt
 800a46e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a472:	409f      	lslgt	r7, r3
 800a474:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a478:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a47c:	bfd6      	itet	le
 800a47e:	f1c3 0320 	rsble	r3, r3, #32
 800a482:	ea47 0003 	orrgt.w	r0, r7, r3
 800a486:	fa04 f003 	lslle.w	r0, r4, r3
 800a48a:	f7f6 f83b 	bl	8000504 <__aeabi_ui2d>
 800a48e:	2201      	movs	r2, #1
 800a490:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a494:	3e01      	subs	r6, #1
 800a496:	9212      	str	r2, [sp, #72]	@ 0x48
 800a498:	e776      	b.n	800a388 <_dtoa_r+0x100>
 800a49a:	2301      	movs	r3, #1
 800a49c:	e7b7      	b.n	800a40e <_dtoa_r+0x186>
 800a49e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a4a0:	e7b6      	b.n	800a410 <_dtoa_r+0x188>
 800a4a2:	9b00      	ldr	r3, [sp, #0]
 800a4a4:	1bdb      	subs	r3, r3, r7
 800a4a6:	9300      	str	r3, [sp, #0]
 800a4a8:	427b      	negs	r3, r7
 800a4aa:	9308      	str	r3, [sp, #32]
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800a4b0:	e7c3      	b.n	800a43a <_dtoa_r+0x1b2>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4b8:	eb07 0b03 	add.w	fp, r7, r3
 800a4bc:	f10b 0301 	add.w	r3, fp, #1
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	9303      	str	r3, [sp, #12]
 800a4c4:	bfb8      	it	lt
 800a4c6:	2301      	movlt	r3, #1
 800a4c8:	e006      	b.n	800a4d8 <_dtoa_r+0x250>
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	dd28      	ble.n	800a526 <_dtoa_r+0x29e>
 800a4d4:	469b      	mov	fp, r3
 800a4d6:	9303      	str	r3, [sp, #12]
 800a4d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a4dc:	2100      	movs	r1, #0
 800a4de:	2204      	movs	r2, #4
 800a4e0:	f102 0514 	add.w	r5, r2, #20
 800a4e4:	429d      	cmp	r5, r3
 800a4e6:	d926      	bls.n	800a536 <_dtoa_r+0x2ae>
 800a4e8:	6041      	str	r1, [r0, #4]
 800a4ea:	4648      	mov	r0, r9
 800a4ec:	f000 fd9c 	bl	800b028 <_Balloc>
 800a4f0:	4682      	mov	sl, r0
 800a4f2:	2800      	cmp	r0, #0
 800a4f4:	d142      	bne.n	800a57c <_dtoa_r+0x2f4>
 800a4f6:	4b1e      	ldr	r3, [pc, #120]	@ (800a570 <_dtoa_r+0x2e8>)
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	f240 11af 	movw	r1, #431	@ 0x1af
 800a4fe:	e6da      	b.n	800a2b6 <_dtoa_r+0x2e>
 800a500:	2300      	movs	r3, #0
 800a502:	e7e3      	b.n	800a4cc <_dtoa_r+0x244>
 800a504:	2300      	movs	r3, #0
 800a506:	e7d5      	b.n	800a4b4 <_dtoa_r+0x22c>
 800a508:	2401      	movs	r4, #1
 800a50a:	2300      	movs	r3, #0
 800a50c:	9307      	str	r3, [sp, #28]
 800a50e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a510:	f04f 3bff 	mov.w	fp, #4294967295
 800a514:	2200      	movs	r2, #0
 800a516:	f8cd b00c 	str.w	fp, [sp, #12]
 800a51a:	2312      	movs	r3, #18
 800a51c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a51e:	e7db      	b.n	800a4d8 <_dtoa_r+0x250>
 800a520:	2301      	movs	r3, #1
 800a522:	9309      	str	r3, [sp, #36]	@ 0x24
 800a524:	e7f4      	b.n	800a510 <_dtoa_r+0x288>
 800a526:	f04f 0b01 	mov.w	fp, #1
 800a52a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a52e:	465b      	mov	r3, fp
 800a530:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a534:	e7d0      	b.n	800a4d8 <_dtoa_r+0x250>
 800a536:	3101      	adds	r1, #1
 800a538:	0052      	lsls	r2, r2, #1
 800a53a:	e7d1      	b.n	800a4e0 <_dtoa_r+0x258>
 800a53c:	f3af 8000 	nop.w
 800a540:	636f4361 	.word	0x636f4361
 800a544:	3fd287a7 	.word	0x3fd287a7
 800a548:	8b60c8b3 	.word	0x8b60c8b3
 800a54c:	3fc68a28 	.word	0x3fc68a28
 800a550:	509f79fb 	.word	0x509f79fb
 800a554:	3fd34413 	.word	0x3fd34413
 800a558:	0800ea42 	.word	0x0800ea42
 800a55c:	0800ea59 	.word	0x0800ea59
 800a560:	7ff00000 	.word	0x7ff00000
 800a564:	0800ea0d 	.word	0x0800ea0d
 800a568:	3ff80000 	.word	0x3ff80000
 800a56c:	0800ec08 	.word	0x0800ec08
 800a570:	0800eab1 	.word	0x0800eab1
 800a574:	0800ea3e 	.word	0x0800ea3e
 800a578:	0800ea0c 	.word	0x0800ea0c
 800a57c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a580:	6018      	str	r0, [r3, #0]
 800a582:	9b03      	ldr	r3, [sp, #12]
 800a584:	2b0e      	cmp	r3, #14
 800a586:	f200 80a1 	bhi.w	800a6cc <_dtoa_r+0x444>
 800a58a:	2c00      	cmp	r4, #0
 800a58c:	f000 809e 	beq.w	800a6cc <_dtoa_r+0x444>
 800a590:	2f00      	cmp	r7, #0
 800a592:	dd33      	ble.n	800a5fc <_dtoa_r+0x374>
 800a594:	4b9c      	ldr	r3, [pc, #624]	@ (800a808 <_dtoa_r+0x580>)
 800a596:	f007 020f 	and.w	r2, r7, #15
 800a59a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a59e:	ed93 7b00 	vldr	d7, [r3]
 800a5a2:	05f8      	lsls	r0, r7, #23
 800a5a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a5a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a5ac:	d516      	bpl.n	800a5dc <_dtoa_r+0x354>
 800a5ae:	4b97      	ldr	r3, [pc, #604]	@ (800a80c <_dtoa_r+0x584>)
 800a5b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a5b8:	f7f6 f948 	bl	800084c <__aeabi_ddiv>
 800a5bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5c0:	f004 040f 	and.w	r4, r4, #15
 800a5c4:	2603      	movs	r6, #3
 800a5c6:	4d91      	ldr	r5, [pc, #580]	@ (800a80c <_dtoa_r+0x584>)
 800a5c8:	b954      	cbnz	r4, 800a5e0 <_dtoa_r+0x358>
 800a5ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a5ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5d2:	f7f6 f93b 	bl	800084c <__aeabi_ddiv>
 800a5d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5da:	e028      	b.n	800a62e <_dtoa_r+0x3a6>
 800a5dc:	2602      	movs	r6, #2
 800a5de:	e7f2      	b.n	800a5c6 <_dtoa_r+0x33e>
 800a5e0:	07e1      	lsls	r1, r4, #31
 800a5e2:	d508      	bpl.n	800a5f6 <_dtoa_r+0x36e>
 800a5e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a5e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5ec:	f7f6 f804 	bl	80005f8 <__aeabi_dmul>
 800a5f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a5f4:	3601      	adds	r6, #1
 800a5f6:	1064      	asrs	r4, r4, #1
 800a5f8:	3508      	adds	r5, #8
 800a5fa:	e7e5      	b.n	800a5c8 <_dtoa_r+0x340>
 800a5fc:	f000 80af 	beq.w	800a75e <_dtoa_r+0x4d6>
 800a600:	427c      	negs	r4, r7
 800a602:	4b81      	ldr	r3, [pc, #516]	@ (800a808 <_dtoa_r+0x580>)
 800a604:	4d81      	ldr	r5, [pc, #516]	@ (800a80c <_dtoa_r+0x584>)
 800a606:	f004 020f 	and.w	r2, r4, #15
 800a60a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a616:	f7f5 ffef 	bl	80005f8 <__aeabi_dmul>
 800a61a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a61e:	1124      	asrs	r4, r4, #4
 800a620:	2300      	movs	r3, #0
 800a622:	2602      	movs	r6, #2
 800a624:	2c00      	cmp	r4, #0
 800a626:	f040 808f 	bne.w	800a748 <_dtoa_r+0x4c0>
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d1d3      	bne.n	800a5d6 <_dtoa_r+0x34e>
 800a62e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a630:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a634:	2b00      	cmp	r3, #0
 800a636:	f000 8094 	beq.w	800a762 <_dtoa_r+0x4da>
 800a63a:	4b75      	ldr	r3, [pc, #468]	@ (800a810 <_dtoa_r+0x588>)
 800a63c:	2200      	movs	r2, #0
 800a63e:	4620      	mov	r0, r4
 800a640:	4629      	mov	r1, r5
 800a642:	f7f6 fa4b 	bl	8000adc <__aeabi_dcmplt>
 800a646:	2800      	cmp	r0, #0
 800a648:	f000 808b 	beq.w	800a762 <_dtoa_r+0x4da>
 800a64c:	9b03      	ldr	r3, [sp, #12]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	f000 8087 	beq.w	800a762 <_dtoa_r+0x4da>
 800a654:	f1bb 0f00 	cmp.w	fp, #0
 800a658:	dd34      	ble.n	800a6c4 <_dtoa_r+0x43c>
 800a65a:	4620      	mov	r0, r4
 800a65c:	4b6d      	ldr	r3, [pc, #436]	@ (800a814 <_dtoa_r+0x58c>)
 800a65e:	2200      	movs	r2, #0
 800a660:	4629      	mov	r1, r5
 800a662:	f7f5 ffc9 	bl	80005f8 <__aeabi_dmul>
 800a666:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a66a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a66e:	3601      	adds	r6, #1
 800a670:	465c      	mov	r4, fp
 800a672:	4630      	mov	r0, r6
 800a674:	f7f5 ff56 	bl	8000524 <__aeabi_i2d>
 800a678:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a67c:	f7f5 ffbc 	bl	80005f8 <__aeabi_dmul>
 800a680:	4b65      	ldr	r3, [pc, #404]	@ (800a818 <_dtoa_r+0x590>)
 800a682:	2200      	movs	r2, #0
 800a684:	f7f5 fe02 	bl	800028c <__adddf3>
 800a688:	4605      	mov	r5, r0
 800a68a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a68e:	2c00      	cmp	r4, #0
 800a690:	d16a      	bne.n	800a768 <_dtoa_r+0x4e0>
 800a692:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a696:	4b61      	ldr	r3, [pc, #388]	@ (800a81c <_dtoa_r+0x594>)
 800a698:	2200      	movs	r2, #0
 800a69a:	f7f5 fdf5 	bl	8000288 <__aeabi_dsub>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a6a6:	462a      	mov	r2, r5
 800a6a8:	4633      	mov	r3, r6
 800a6aa:	f7f6 fa35 	bl	8000b18 <__aeabi_dcmpgt>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	f040 8298 	bne.w	800abe4 <_dtoa_r+0x95c>
 800a6b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6b8:	462a      	mov	r2, r5
 800a6ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a6be:	f7f6 fa0d 	bl	8000adc <__aeabi_dcmplt>
 800a6c2:	bb38      	cbnz	r0, 800a714 <_dtoa_r+0x48c>
 800a6c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a6c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a6cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f2c0 8157 	blt.w	800a982 <_dtoa_r+0x6fa>
 800a6d4:	2f0e      	cmp	r7, #14
 800a6d6:	f300 8154 	bgt.w	800a982 <_dtoa_r+0x6fa>
 800a6da:	4b4b      	ldr	r3, [pc, #300]	@ (800a808 <_dtoa_r+0x580>)
 800a6dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a6e0:	ed93 7b00 	vldr	d7, [r3]
 800a6e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	ed8d 7b00 	vstr	d7, [sp]
 800a6ec:	f280 80e5 	bge.w	800a8ba <_dtoa_r+0x632>
 800a6f0:	9b03      	ldr	r3, [sp, #12]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	f300 80e1 	bgt.w	800a8ba <_dtoa_r+0x632>
 800a6f8:	d10c      	bne.n	800a714 <_dtoa_r+0x48c>
 800a6fa:	4b48      	ldr	r3, [pc, #288]	@ (800a81c <_dtoa_r+0x594>)
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	ec51 0b17 	vmov	r0, r1, d7
 800a702:	f7f5 ff79 	bl	80005f8 <__aeabi_dmul>
 800a706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a70a:	f7f6 f9fb 	bl	8000b04 <__aeabi_dcmpge>
 800a70e:	2800      	cmp	r0, #0
 800a710:	f000 8266 	beq.w	800abe0 <_dtoa_r+0x958>
 800a714:	2400      	movs	r4, #0
 800a716:	4625      	mov	r5, r4
 800a718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a71a:	4656      	mov	r6, sl
 800a71c:	ea6f 0803 	mvn.w	r8, r3
 800a720:	2700      	movs	r7, #0
 800a722:	4621      	mov	r1, r4
 800a724:	4648      	mov	r0, r9
 800a726:	f000 fcbf 	bl	800b0a8 <_Bfree>
 800a72a:	2d00      	cmp	r5, #0
 800a72c:	f000 80bd 	beq.w	800a8aa <_dtoa_r+0x622>
 800a730:	b12f      	cbz	r7, 800a73e <_dtoa_r+0x4b6>
 800a732:	42af      	cmp	r7, r5
 800a734:	d003      	beq.n	800a73e <_dtoa_r+0x4b6>
 800a736:	4639      	mov	r1, r7
 800a738:	4648      	mov	r0, r9
 800a73a:	f000 fcb5 	bl	800b0a8 <_Bfree>
 800a73e:	4629      	mov	r1, r5
 800a740:	4648      	mov	r0, r9
 800a742:	f000 fcb1 	bl	800b0a8 <_Bfree>
 800a746:	e0b0      	b.n	800a8aa <_dtoa_r+0x622>
 800a748:	07e2      	lsls	r2, r4, #31
 800a74a:	d505      	bpl.n	800a758 <_dtoa_r+0x4d0>
 800a74c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a750:	f7f5 ff52 	bl	80005f8 <__aeabi_dmul>
 800a754:	3601      	adds	r6, #1
 800a756:	2301      	movs	r3, #1
 800a758:	1064      	asrs	r4, r4, #1
 800a75a:	3508      	adds	r5, #8
 800a75c:	e762      	b.n	800a624 <_dtoa_r+0x39c>
 800a75e:	2602      	movs	r6, #2
 800a760:	e765      	b.n	800a62e <_dtoa_r+0x3a6>
 800a762:	9c03      	ldr	r4, [sp, #12]
 800a764:	46b8      	mov	r8, r7
 800a766:	e784      	b.n	800a672 <_dtoa_r+0x3ea>
 800a768:	4b27      	ldr	r3, [pc, #156]	@ (800a808 <_dtoa_r+0x580>)
 800a76a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a76c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a770:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a774:	4454      	add	r4, sl
 800a776:	2900      	cmp	r1, #0
 800a778:	d054      	beq.n	800a824 <_dtoa_r+0x59c>
 800a77a:	4929      	ldr	r1, [pc, #164]	@ (800a820 <_dtoa_r+0x598>)
 800a77c:	2000      	movs	r0, #0
 800a77e:	f7f6 f865 	bl	800084c <__aeabi_ddiv>
 800a782:	4633      	mov	r3, r6
 800a784:	462a      	mov	r2, r5
 800a786:	f7f5 fd7f 	bl	8000288 <__aeabi_dsub>
 800a78a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a78e:	4656      	mov	r6, sl
 800a790:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a794:	f7f6 f9e0 	bl	8000b58 <__aeabi_d2iz>
 800a798:	4605      	mov	r5, r0
 800a79a:	f7f5 fec3 	bl	8000524 <__aeabi_i2d>
 800a79e:	4602      	mov	r2, r0
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7a6:	f7f5 fd6f 	bl	8000288 <__aeabi_dsub>
 800a7aa:	3530      	adds	r5, #48	@ 0x30
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a7b4:	f806 5b01 	strb.w	r5, [r6], #1
 800a7b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a7bc:	f7f6 f98e 	bl	8000adc <__aeabi_dcmplt>
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	d172      	bne.n	800a8aa <_dtoa_r+0x622>
 800a7c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7c8:	4911      	ldr	r1, [pc, #68]	@ (800a810 <_dtoa_r+0x588>)
 800a7ca:	2000      	movs	r0, #0
 800a7cc:	f7f5 fd5c 	bl	8000288 <__aeabi_dsub>
 800a7d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a7d4:	f7f6 f982 	bl	8000adc <__aeabi_dcmplt>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	f040 80b4 	bne.w	800a946 <_dtoa_r+0x6be>
 800a7de:	42a6      	cmp	r6, r4
 800a7e0:	f43f af70 	beq.w	800a6c4 <_dtoa_r+0x43c>
 800a7e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a7e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a814 <_dtoa_r+0x58c>)
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	f7f5 ff04 	bl	80005f8 <__aeabi_dmul>
 800a7f0:	4b08      	ldr	r3, [pc, #32]	@ (800a814 <_dtoa_r+0x58c>)
 800a7f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7fc:	f7f5 fefc 	bl	80005f8 <__aeabi_dmul>
 800a800:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a804:	e7c4      	b.n	800a790 <_dtoa_r+0x508>
 800a806:	bf00      	nop
 800a808:	0800ec08 	.word	0x0800ec08
 800a80c:	0800ebe0 	.word	0x0800ebe0
 800a810:	3ff00000 	.word	0x3ff00000
 800a814:	40240000 	.word	0x40240000
 800a818:	401c0000 	.word	0x401c0000
 800a81c:	40140000 	.word	0x40140000
 800a820:	3fe00000 	.word	0x3fe00000
 800a824:	4631      	mov	r1, r6
 800a826:	4628      	mov	r0, r5
 800a828:	f7f5 fee6 	bl	80005f8 <__aeabi_dmul>
 800a82c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a830:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a832:	4656      	mov	r6, sl
 800a834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a838:	f7f6 f98e 	bl	8000b58 <__aeabi_d2iz>
 800a83c:	4605      	mov	r5, r0
 800a83e:	f7f5 fe71 	bl	8000524 <__aeabi_i2d>
 800a842:	4602      	mov	r2, r0
 800a844:	460b      	mov	r3, r1
 800a846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a84a:	f7f5 fd1d 	bl	8000288 <__aeabi_dsub>
 800a84e:	3530      	adds	r5, #48	@ 0x30
 800a850:	f806 5b01 	strb.w	r5, [r6], #1
 800a854:	4602      	mov	r2, r0
 800a856:	460b      	mov	r3, r1
 800a858:	42a6      	cmp	r6, r4
 800a85a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a85e:	f04f 0200 	mov.w	r2, #0
 800a862:	d124      	bne.n	800a8ae <_dtoa_r+0x626>
 800a864:	4baf      	ldr	r3, [pc, #700]	@ (800ab24 <_dtoa_r+0x89c>)
 800a866:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a86a:	f7f5 fd0f 	bl	800028c <__adddf3>
 800a86e:	4602      	mov	r2, r0
 800a870:	460b      	mov	r3, r1
 800a872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a876:	f7f6 f94f 	bl	8000b18 <__aeabi_dcmpgt>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d163      	bne.n	800a946 <_dtoa_r+0x6be>
 800a87e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a882:	49a8      	ldr	r1, [pc, #672]	@ (800ab24 <_dtoa_r+0x89c>)
 800a884:	2000      	movs	r0, #0
 800a886:	f7f5 fcff 	bl	8000288 <__aeabi_dsub>
 800a88a:	4602      	mov	r2, r0
 800a88c:	460b      	mov	r3, r1
 800a88e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a892:	f7f6 f923 	bl	8000adc <__aeabi_dcmplt>
 800a896:	2800      	cmp	r0, #0
 800a898:	f43f af14 	beq.w	800a6c4 <_dtoa_r+0x43c>
 800a89c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a89e:	1e73      	subs	r3, r6, #1
 800a8a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a8a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a8a6:	2b30      	cmp	r3, #48	@ 0x30
 800a8a8:	d0f8      	beq.n	800a89c <_dtoa_r+0x614>
 800a8aa:	4647      	mov	r7, r8
 800a8ac:	e03b      	b.n	800a926 <_dtoa_r+0x69e>
 800a8ae:	4b9e      	ldr	r3, [pc, #632]	@ (800ab28 <_dtoa_r+0x8a0>)
 800a8b0:	f7f5 fea2 	bl	80005f8 <__aeabi_dmul>
 800a8b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8b8:	e7bc      	b.n	800a834 <_dtoa_r+0x5ac>
 800a8ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a8be:	4656      	mov	r6, sl
 800a8c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8c4:	4620      	mov	r0, r4
 800a8c6:	4629      	mov	r1, r5
 800a8c8:	f7f5 ffc0 	bl	800084c <__aeabi_ddiv>
 800a8cc:	f7f6 f944 	bl	8000b58 <__aeabi_d2iz>
 800a8d0:	4680      	mov	r8, r0
 800a8d2:	f7f5 fe27 	bl	8000524 <__aeabi_i2d>
 800a8d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8da:	f7f5 fe8d 	bl	80005f8 <__aeabi_dmul>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	460b      	mov	r3, r1
 800a8e2:	4620      	mov	r0, r4
 800a8e4:	4629      	mov	r1, r5
 800a8e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a8ea:	f7f5 fccd 	bl	8000288 <__aeabi_dsub>
 800a8ee:	f806 4b01 	strb.w	r4, [r6], #1
 800a8f2:	9d03      	ldr	r5, [sp, #12]
 800a8f4:	eba6 040a 	sub.w	r4, r6, sl
 800a8f8:	42a5      	cmp	r5, r4
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	460b      	mov	r3, r1
 800a8fe:	d133      	bne.n	800a968 <_dtoa_r+0x6e0>
 800a900:	f7f5 fcc4 	bl	800028c <__adddf3>
 800a904:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a908:	4604      	mov	r4, r0
 800a90a:	460d      	mov	r5, r1
 800a90c:	f7f6 f904 	bl	8000b18 <__aeabi_dcmpgt>
 800a910:	b9c0      	cbnz	r0, 800a944 <_dtoa_r+0x6bc>
 800a912:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a916:	4620      	mov	r0, r4
 800a918:	4629      	mov	r1, r5
 800a91a:	f7f6 f8d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800a91e:	b110      	cbz	r0, 800a926 <_dtoa_r+0x69e>
 800a920:	f018 0f01 	tst.w	r8, #1
 800a924:	d10e      	bne.n	800a944 <_dtoa_r+0x6bc>
 800a926:	9902      	ldr	r1, [sp, #8]
 800a928:	4648      	mov	r0, r9
 800a92a:	f000 fbbd 	bl	800b0a8 <_Bfree>
 800a92e:	2300      	movs	r3, #0
 800a930:	7033      	strb	r3, [r6, #0]
 800a932:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a934:	3701      	adds	r7, #1
 800a936:	601f      	str	r7, [r3, #0]
 800a938:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f000 824b 	beq.w	800add6 <_dtoa_r+0xb4e>
 800a940:	601e      	str	r6, [r3, #0]
 800a942:	e248      	b.n	800add6 <_dtoa_r+0xb4e>
 800a944:	46b8      	mov	r8, r7
 800a946:	4633      	mov	r3, r6
 800a948:	461e      	mov	r6, r3
 800a94a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a94e:	2a39      	cmp	r2, #57	@ 0x39
 800a950:	d106      	bne.n	800a960 <_dtoa_r+0x6d8>
 800a952:	459a      	cmp	sl, r3
 800a954:	d1f8      	bne.n	800a948 <_dtoa_r+0x6c0>
 800a956:	2230      	movs	r2, #48	@ 0x30
 800a958:	f108 0801 	add.w	r8, r8, #1
 800a95c:	f88a 2000 	strb.w	r2, [sl]
 800a960:	781a      	ldrb	r2, [r3, #0]
 800a962:	3201      	adds	r2, #1
 800a964:	701a      	strb	r2, [r3, #0]
 800a966:	e7a0      	b.n	800a8aa <_dtoa_r+0x622>
 800a968:	4b6f      	ldr	r3, [pc, #444]	@ (800ab28 <_dtoa_r+0x8a0>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	f7f5 fe44 	bl	80005f8 <__aeabi_dmul>
 800a970:	2200      	movs	r2, #0
 800a972:	2300      	movs	r3, #0
 800a974:	4604      	mov	r4, r0
 800a976:	460d      	mov	r5, r1
 800a978:	f7f6 f8a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	d09f      	beq.n	800a8c0 <_dtoa_r+0x638>
 800a980:	e7d1      	b.n	800a926 <_dtoa_r+0x69e>
 800a982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a984:	2a00      	cmp	r2, #0
 800a986:	f000 80ea 	beq.w	800ab5e <_dtoa_r+0x8d6>
 800a98a:	9a07      	ldr	r2, [sp, #28]
 800a98c:	2a01      	cmp	r2, #1
 800a98e:	f300 80cd 	bgt.w	800ab2c <_dtoa_r+0x8a4>
 800a992:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a994:	2a00      	cmp	r2, #0
 800a996:	f000 80c1 	beq.w	800ab1c <_dtoa_r+0x894>
 800a99a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a99e:	9c08      	ldr	r4, [sp, #32]
 800a9a0:	9e00      	ldr	r6, [sp, #0]
 800a9a2:	9a00      	ldr	r2, [sp, #0]
 800a9a4:	441a      	add	r2, r3
 800a9a6:	9200      	str	r2, [sp, #0]
 800a9a8:	9a06      	ldr	r2, [sp, #24]
 800a9aa:	2101      	movs	r1, #1
 800a9ac:	441a      	add	r2, r3
 800a9ae:	4648      	mov	r0, r9
 800a9b0:	9206      	str	r2, [sp, #24]
 800a9b2:	f000 fc77 	bl	800b2a4 <__i2b>
 800a9b6:	4605      	mov	r5, r0
 800a9b8:	b166      	cbz	r6, 800a9d4 <_dtoa_r+0x74c>
 800a9ba:	9b06      	ldr	r3, [sp, #24]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	dd09      	ble.n	800a9d4 <_dtoa_r+0x74c>
 800a9c0:	42b3      	cmp	r3, r6
 800a9c2:	9a00      	ldr	r2, [sp, #0]
 800a9c4:	bfa8      	it	ge
 800a9c6:	4633      	movge	r3, r6
 800a9c8:	1ad2      	subs	r2, r2, r3
 800a9ca:	9200      	str	r2, [sp, #0]
 800a9cc:	9a06      	ldr	r2, [sp, #24]
 800a9ce:	1af6      	subs	r6, r6, r3
 800a9d0:	1ad3      	subs	r3, r2, r3
 800a9d2:	9306      	str	r3, [sp, #24]
 800a9d4:	9b08      	ldr	r3, [sp, #32]
 800a9d6:	b30b      	cbz	r3, 800aa1c <_dtoa_r+0x794>
 800a9d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	f000 80c6 	beq.w	800ab6c <_dtoa_r+0x8e4>
 800a9e0:	2c00      	cmp	r4, #0
 800a9e2:	f000 80c0 	beq.w	800ab66 <_dtoa_r+0x8de>
 800a9e6:	4629      	mov	r1, r5
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	4648      	mov	r0, r9
 800a9ec:	f000 fd12 	bl	800b414 <__pow5mult>
 800a9f0:	9a02      	ldr	r2, [sp, #8]
 800a9f2:	4601      	mov	r1, r0
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	4648      	mov	r0, r9
 800a9f8:	f000 fc6a 	bl	800b2d0 <__multiply>
 800a9fc:	9902      	ldr	r1, [sp, #8]
 800a9fe:	4680      	mov	r8, r0
 800aa00:	4648      	mov	r0, r9
 800aa02:	f000 fb51 	bl	800b0a8 <_Bfree>
 800aa06:	9b08      	ldr	r3, [sp, #32]
 800aa08:	1b1b      	subs	r3, r3, r4
 800aa0a:	9308      	str	r3, [sp, #32]
 800aa0c:	f000 80b1 	beq.w	800ab72 <_dtoa_r+0x8ea>
 800aa10:	9a08      	ldr	r2, [sp, #32]
 800aa12:	4641      	mov	r1, r8
 800aa14:	4648      	mov	r0, r9
 800aa16:	f000 fcfd 	bl	800b414 <__pow5mult>
 800aa1a:	9002      	str	r0, [sp, #8]
 800aa1c:	2101      	movs	r1, #1
 800aa1e:	4648      	mov	r0, r9
 800aa20:	f000 fc40 	bl	800b2a4 <__i2b>
 800aa24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa26:	4604      	mov	r4, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	f000 81d8 	beq.w	800adde <_dtoa_r+0xb56>
 800aa2e:	461a      	mov	r2, r3
 800aa30:	4601      	mov	r1, r0
 800aa32:	4648      	mov	r0, r9
 800aa34:	f000 fcee 	bl	800b414 <__pow5mult>
 800aa38:	9b07      	ldr	r3, [sp, #28]
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	f300 809f 	bgt.w	800ab80 <_dtoa_r+0x8f8>
 800aa42:	9b04      	ldr	r3, [sp, #16]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	f040 8097 	bne.w	800ab78 <_dtoa_r+0x8f0>
 800aa4a:	9b05      	ldr	r3, [sp, #20]
 800aa4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f040 8093 	bne.w	800ab7c <_dtoa_r+0x8f4>
 800aa56:	9b05      	ldr	r3, [sp, #20]
 800aa58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aa5c:	0d1b      	lsrs	r3, r3, #20
 800aa5e:	051b      	lsls	r3, r3, #20
 800aa60:	b133      	cbz	r3, 800aa70 <_dtoa_r+0x7e8>
 800aa62:	9b00      	ldr	r3, [sp, #0]
 800aa64:	3301      	adds	r3, #1
 800aa66:	9300      	str	r3, [sp, #0]
 800aa68:	9b06      	ldr	r3, [sp, #24]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	9306      	str	r3, [sp, #24]
 800aa6e:	2301      	movs	r3, #1
 800aa70:	9308      	str	r3, [sp, #32]
 800aa72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	f000 81b8 	beq.w	800adea <_dtoa_r+0xb62>
 800aa7a:	6923      	ldr	r3, [r4, #16]
 800aa7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aa80:	6918      	ldr	r0, [r3, #16]
 800aa82:	f000 fbc3 	bl	800b20c <__hi0bits>
 800aa86:	f1c0 0020 	rsb	r0, r0, #32
 800aa8a:	9b06      	ldr	r3, [sp, #24]
 800aa8c:	4418      	add	r0, r3
 800aa8e:	f010 001f 	ands.w	r0, r0, #31
 800aa92:	f000 8082 	beq.w	800ab9a <_dtoa_r+0x912>
 800aa96:	f1c0 0320 	rsb	r3, r0, #32
 800aa9a:	2b04      	cmp	r3, #4
 800aa9c:	dd73      	ble.n	800ab86 <_dtoa_r+0x8fe>
 800aa9e:	9b00      	ldr	r3, [sp, #0]
 800aaa0:	f1c0 001c 	rsb	r0, r0, #28
 800aaa4:	4403      	add	r3, r0
 800aaa6:	9300      	str	r3, [sp, #0]
 800aaa8:	9b06      	ldr	r3, [sp, #24]
 800aaaa:	4403      	add	r3, r0
 800aaac:	4406      	add	r6, r0
 800aaae:	9306      	str	r3, [sp, #24]
 800aab0:	9b00      	ldr	r3, [sp, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	dd05      	ble.n	800aac2 <_dtoa_r+0x83a>
 800aab6:	9902      	ldr	r1, [sp, #8]
 800aab8:	461a      	mov	r2, r3
 800aaba:	4648      	mov	r0, r9
 800aabc:	f000 fd04 	bl	800b4c8 <__lshift>
 800aac0:	9002      	str	r0, [sp, #8]
 800aac2:	9b06      	ldr	r3, [sp, #24]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	dd05      	ble.n	800aad4 <_dtoa_r+0x84c>
 800aac8:	4621      	mov	r1, r4
 800aaca:	461a      	mov	r2, r3
 800aacc:	4648      	mov	r0, r9
 800aace:	f000 fcfb 	bl	800b4c8 <__lshift>
 800aad2:	4604      	mov	r4, r0
 800aad4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d061      	beq.n	800ab9e <_dtoa_r+0x916>
 800aada:	9802      	ldr	r0, [sp, #8]
 800aadc:	4621      	mov	r1, r4
 800aade:	f000 fd5f 	bl	800b5a0 <__mcmp>
 800aae2:	2800      	cmp	r0, #0
 800aae4:	da5b      	bge.n	800ab9e <_dtoa_r+0x916>
 800aae6:	2300      	movs	r3, #0
 800aae8:	9902      	ldr	r1, [sp, #8]
 800aaea:	220a      	movs	r2, #10
 800aaec:	4648      	mov	r0, r9
 800aaee:	f000 fafd 	bl	800b0ec <__multadd>
 800aaf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaf4:	9002      	str	r0, [sp, #8]
 800aaf6:	f107 38ff 	add.w	r8, r7, #4294967295
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	f000 8177 	beq.w	800adee <_dtoa_r+0xb66>
 800ab00:	4629      	mov	r1, r5
 800ab02:	2300      	movs	r3, #0
 800ab04:	220a      	movs	r2, #10
 800ab06:	4648      	mov	r0, r9
 800ab08:	f000 faf0 	bl	800b0ec <__multadd>
 800ab0c:	f1bb 0f00 	cmp.w	fp, #0
 800ab10:	4605      	mov	r5, r0
 800ab12:	dc6f      	bgt.n	800abf4 <_dtoa_r+0x96c>
 800ab14:	9b07      	ldr	r3, [sp, #28]
 800ab16:	2b02      	cmp	r3, #2
 800ab18:	dc49      	bgt.n	800abae <_dtoa_r+0x926>
 800ab1a:	e06b      	b.n	800abf4 <_dtoa_r+0x96c>
 800ab1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ab22:	e73c      	b.n	800a99e <_dtoa_r+0x716>
 800ab24:	3fe00000 	.word	0x3fe00000
 800ab28:	40240000 	.word	0x40240000
 800ab2c:	9b03      	ldr	r3, [sp, #12]
 800ab2e:	1e5c      	subs	r4, r3, #1
 800ab30:	9b08      	ldr	r3, [sp, #32]
 800ab32:	42a3      	cmp	r3, r4
 800ab34:	db09      	blt.n	800ab4a <_dtoa_r+0x8c2>
 800ab36:	1b1c      	subs	r4, r3, r4
 800ab38:	9b03      	ldr	r3, [sp, #12]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f6bf af30 	bge.w	800a9a0 <_dtoa_r+0x718>
 800ab40:	9b00      	ldr	r3, [sp, #0]
 800ab42:	9a03      	ldr	r2, [sp, #12]
 800ab44:	1a9e      	subs	r6, r3, r2
 800ab46:	2300      	movs	r3, #0
 800ab48:	e72b      	b.n	800a9a2 <_dtoa_r+0x71a>
 800ab4a:	9b08      	ldr	r3, [sp, #32]
 800ab4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab4e:	9408      	str	r4, [sp, #32]
 800ab50:	1ae3      	subs	r3, r4, r3
 800ab52:	441a      	add	r2, r3
 800ab54:	9e00      	ldr	r6, [sp, #0]
 800ab56:	9b03      	ldr	r3, [sp, #12]
 800ab58:	920d      	str	r2, [sp, #52]	@ 0x34
 800ab5a:	2400      	movs	r4, #0
 800ab5c:	e721      	b.n	800a9a2 <_dtoa_r+0x71a>
 800ab5e:	9c08      	ldr	r4, [sp, #32]
 800ab60:	9e00      	ldr	r6, [sp, #0]
 800ab62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ab64:	e728      	b.n	800a9b8 <_dtoa_r+0x730>
 800ab66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ab6a:	e751      	b.n	800aa10 <_dtoa_r+0x788>
 800ab6c:	9a08      	ldr	r2, [sp, #32]
 800ab6e:	9902      	ldr	r1, [sp, #8]
 800ab70:	e750      	b.n	800aa14 <_dtoa_r+0x78c>
 800ab72:	f8cd 8008 	str.w	r8, [sp, #8]
 800ab76:	e751      	b.n	800aa1c <_dtoa_r+0x794>
 800ab78:	2300      	movs	r3, #0
 800ab7a:	e779      	b.n	800aa70 <_dtoa_r+0x7e8>
 800ab7c:	9b04      	ldr	r3, [sp, #16]
 800ab7e:	e777      	b.n	800aa70 <_dtoa_r+0x7e8>
 800ab80:	2300      	movs	r3, #0
 800ab82:	9308      	str	r3, [sp, #32]
 800ab84:	e779      	b.n	800aa7a <_dtoa_r+0x7f2>
 800ab86:	d093      	beq.n	800aab0 <_dtoa_r+0x828>
 800ab88:	9a00      	ldr	r2, [sp, #0]
 800ab8a:	331c      	adds	r3, #28
 800ab8c:	441a      	add	r2, r3
 800ab8e:	9200      	str	r2, [sp, #0]
 800ab90:	9a06      	ldr	r2, [sp, #24]
 800ab92:	441a      	add	r2, r3
 800ab94:	441e      	add	r6, r3
 800ab96:	9206      	str	r2, [sp, #24]
 800ab98:	e78a      	b.n	800aab0 <_dtoa_r+0x828>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	e7f4      	b.n	800ab88 <_dtoa_r+0x900>
 800ab9e:	9b03      	ldr	r3, [sp, #12]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	46b8      	mov	r8, r7
 800aba4:	dc20      	bgt.n	800abe8 <_dtoa_r+0x960>
 800aba6:	469b      	mov	fp, r3
 800aba8:	9b07      	ldr	r3, [sp, #28]
 800abaa:	2b02      	cmp	r3, #2
 800abac:	dd1e      	ble.n	800abec <_dtoa_r+0x964>
 800abae:	f1bb 0f00 	cmp.w	fp, #0
 800abb2:	f47f adb1 	bne.w	800a718 <_dtoa_r+0x490>
 800abb6:	4621      	mov	r1, r4
 800abb8:	465b      	mov	r3, fp
 800abba:	2205      	movs	r2, #5
 800abbc:	4648      	mov	r0, r9
 800abbe:	f000 fa95 	bl	800b0ec <__multadd>
 800abc2:	4601      	mov	r1, r0
 800abc4:	4604      	mov	r4, r0
 800abc6:	9802      	ldr	r0, [sp, #8]
 800abc8:	f000 fcea 	bl	800b5a0 <__mcmp>
 800abcc:	2800      	cmp	r0, #0
 800abce:	f77f ada3 	ble.w	800a718 <_dtoa_r+0x490>
 800abd2:	4656      	mov	r6, sl
 800abd4:	2331      	movs	r3, #49	@ 0x31
 800abd6:	f806 3b01 	strb.w	r3, [r6], #1
 800abda:	f108 0801 	add.w	r8, r8, #1
 800abde:	e59f      	b.n	800a720 <_dtoa_r+0x498>
 800abe0:	9c03      	ldr	r4, [sp, #12]
 800abe2:	46b8      	mov	r8, r7
 800abe4:	4625      	mov	r5, r4
 800abe6:	e7f4      	b.n	800abd2 <_dtoa_r+0x94a>
 800abe8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800abec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abee:	2b00      	cmp	r3, #0
 800abf0:	f000 8101 	beq.w	800adf6 <_dtoa_r+0xb6e>
 800abf4:	2e00      	cmp	r6, #0
 800abf6:	dd05      	ble.n	800ac04 <_dtoa_r+0x97c>
 800abf8:	4629      	mov	r1, r5
 800abfa:	4632      	mov	r2, r6
 800abfc:	4648      	mov	r0, r9
 800abfe:	f000 fc63 	bl	800b4c8 <__lshift>
 800ac02:	4605      	mov	r5, r0
 800ac04:	9b08      	ldr	r3, [sp, #32]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d05c      	beq.n	800acc4 <_dtoa_r+0xa3c>
 800ac0a:	6869      	ldr	r1, [r5, #4]
 800ac0c:	4648      	mov	r0, r9
 800ac0e:	f000 fa0b 	bl	800b028 <_Balloc>
 800ac12:	4606      	mov	r6, r0
 800ac14:	b928      	cbnz	r0, 800ac22 <_dtoa_r+0x99a>
 800ac16:	4b82      	ldr	r3, [pc, #520]	@ (800ae20 <_dtoa_r+0xb98>)
 800ac18:	4602      	mov	r2, r0
 800ac1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ac1e:	f7ff bb4a 	b.w	800a2b6 <_dtoa_r+0x2e>
 800ac22:	692a      	ldr	r2, [r5, #16]
 800ac24:	3202      	adds	r2, #2
 800ac26:	0092      	lsls	r2, r2, #2
 800ac28:	f105 010c 	add.w	r1, r5, #12
 800ac2c:	300c      	adds	r0, #12
 800ac2e:	f7ff fa8c 	bl	800a14a <memcpy>
 800ac32:	2201      	movs	r2, #1
 800ac34:	4631      	mov	r1, r6
 800ac36:	4648      	mov	r0, r9
 800ac38:	f000 fc46 	bl	800b4c8 <__lshift>
 800ac3c:	f10a 0301 	add.w	r3, sl, #1
 800ac40:	9300      	str	r3, [sp, #0]
 800ac42:	eb0a 030b 	add.w	r3, sl, fp
 800ac46:	9308      	str	r3, [sp, #32]
 800ac48:	9b04      	ldr	r3, [sp, #16]
 800ac4a:	f003 0301 	and.w	r3, r3, #1
 800ac4e:	462f      	mov	r7, r5
 800ac50:	9306      	str	r3, [sp, #24]
 800ac52:	4605      	mov	r5, r0
 800ac54:	9b00      	ldr	r3, [sp, #0]
 800ac56:	9802      	ldr	r0, [sp, #8]
 800ac58:	4621      	mov	r1, r4
 800ac5a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ac5e:	f7ff fa89 	bl	800a174 <quorem>
 800ac62:	4603      	mov	r3, r0
 800ac64:	3330      	adds	r3, #48	@ 0x30
 800ac66:	9003      	str	r0, [sp, #12]
 800ac68:	4639      	mov	r1, r7
 800ac6a:	9802      	ldr	r0, [sp, #8]
 800ac6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac6e:	f000 fc97 	bl	800b5a0 <__mcmp>
 800ac72:	462a      	mov	r2, r5
 800ac74:	9004      	str	r0, [sp, #16]
 800ac76:	4621      	mov	r1, r4
 800ac78:	4648      	mov	r0, r9
 800ac7a:	f000 fcad 	bl	800b5d8 <__mdiff>
 800ac7e:	68c2      	ldr	r2, [r0, #12]
 800ac80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac82:	4606      	mov	r6, r0
 800ac84:	bb02      	cbnz	r2, 800acc8 <_dtoa_r+0xa40>
 800ac86:	4601      	mov	r1, r0
 800ac88:	9802      	ldr	r0, [sp, #8]
 800ac8a:	f000 fc89 	bl	800b5a0 <__mcmp>
 800ac8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac90:	4602      	mov	r2, r0
 800ac92:	4631      	mov	r1, r6
 800ac94:	4648      	mov	r0, r9
 800ac96:	920c      	str	r2, [sp, #48]	@ 0x30
 800ac98:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac9a:	f000 fa05 	bl	800b0a8 <_Bfree>
 800ac9e:	9b07      	ldr	r3, [sp, #28]
 800aca0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aca2:	9e00      	ldr	r6, [sp, #0]
 800aca4:	ea42 0103 	orr.w	r1, r2, r3
 800aca8:	9b06      	ldr	r3, [sp, #24]
 800acaa:	4319      	orrs	r1, r3
 800acac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acae:	d10d      	bne.n	800accc <_dtoa_r+0xa44>
 800acb0:	2b39      	cmp	r3, #57	@ 0x39
 800acb2:	d027      	beq.n	800ad04 <_dtoa_r+0xa7c>
 800acb4:	9a04      	ldr	r2, [sp, #16]
 800acb6:	2a00      	cmp	r2, #0
 800acb8:	dd01      	ble.n	800acbe <_dtoa_r+0xa36>
 800acba:	9b03      	ldr	r3, [sp, #12]
 800acbc:	3331      	adds	r3, #49	@ 0x31
 800acbe:	f88b 3000 	strb.w	r3, [fp]
 800acc2:	e52e      	b.n	800a722 <_dtoa_r+0x49a>
 800acc4:	4628      	mov	r0, r5
 800acc6:	e7b9      	b.n	800ac3c <_dtoa_r+0x9b4>
 800acc8:	2201      	movs	r2, #1
 800acca:	e7e2      	b.n	800ac92 <_dtoa_r+0xa0a>
 800accc:	9904      	ldr	r1, [sp, #16]
 800acce:	2900      	cmp	r1, #0
 800acd0:	db04      	blt.n	800acdc <_dtoa_r+0xa54>
 800acd2:	9807      	ldr	r0, [sp, #28]
 800acd4:	4301      	orrs	r1, r0
 800acd6:	9806      	ldr	r0, [sp, #24]
 800acd8:	4301      	orrs	r1, r0
 800acda:	d120      	bne.n	800ad1e <_dtoa_r+0xa96>
 800acdc:	2a00      	cmp	r2, #0
 800acde:	ddee      	ble.n	800acbe <_dtoa_r+0xa36>
 800ace0:	9902      	ldr	r1, [sp, #8]
 800ace2:	9300      	str	r3, [sp, #0]
 800ace4:	2201      	movs	r2, #1
 800ace6:	4648      	mov	r0, r9
 800ace8:	f000 fbee 	bl	800b4c8 <__lshift>
 800acec:	4621      	mov	r1, r4
 800acee:	9002      	str	r0, [sp, #8]
 800acf0:	f000 fc56 	bl	800b5a0 <__mcmp>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	9b00      	ldr	r3, [sp, #0]
 800acf8:	dc02      	bgt.n	800ad00 <_dtoa_r+0xa78>
 800acfa:	d1e0      	bne.n	800acbe <_dtoa_r+0xa36>
 800acfc:	07da      	lsls	r2, r3, #31
 800acfe:	d5de      	bpl.n	800acbe <_dtoa_r+0xa36>
 800ad00:	2b39      	cmp	r3, #57	@ 0x39
 800ad02:	d1da      	bne.n	800acba <_dtoa_r+0xa32>
 800ad04:	2339      	movs	r3, #57	@ 0x39
 800ad06:	f88b 3000 	strb.w	r3, [fp]
 800ad0a:	4633      	mov	r3, r6
 800ad0c:	461e      	mov	r6, r3
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ad14:	2a39      	cmp	r2, #57	@ 0x39
 800ad16:	d04e      	beq.n	800adb6 <_dtoa_r+0xb2e>
 800ad18:	3201      	adds	r2, #1
 800ad1a:	701a      	strb	r2, [r3, #0]
 800ad1c:	e501      	b.n	800a722 <_dtoa_r+0x49a>
 800ad1e:	2a00      	cmp	r2, #0
 800ad20:	dd03      	ble.n	800ad2a <_dtoa_r+0xaa2>
 800ad22:	2b39      	cmp	r3, #57	@ 0x39
 800ad24:	d0ee      	beq.n	800ad04 <_dtoa_r+0xa7c>
 800ad26:	3301      	adds	r3, #1
 800ad28:	e7c9      	b.n	800acbe <_dtoa_r+0xa36>
 800ad2a:	9a00      	ldr	r2, [sp, #0]
 800ad2c:	9908      	ldr	r1, [sp, #32]
 800ad2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ad32:	428a      	cmp	r2, r1
 800ad34:	d028      	beq.n	800ad88 <_dtoa_r+0xb00>
 800ad36:	9902      	ldr	r1, [sp, #8]
 800ad38:	2300      	movs	r3, #0
 800ad3a:	220a      	movs	r2, #10
 800ad3c:	4648      	mov	r0, r9
 800ad3e:	f000 f9d5 	bl	800b0ec <__multadd>
 800ad42:	42af      	cmp	r7, r5
 800ad44:	9002      	str	r0, [sp, #8]
 800ad46:	f04f 0300 	mov.w	r3, #0
 800ad4a:	f04f 020a 	mov.w	r2, #10
 800ad4e:	4639      	mov	r1, r7
 800ad50:	4648      	mov	r0, r9
 800ad52:	d107      	bne.n	800ad64 <_dtoa_r+0xadc>
 800ad54:	f000 f9ca 	bl	800b0ec <__multadd>
 800ad58:	4607      	mov	r7, r0
 800ad5a:	4605      	mov	r5, r0
 800ad5c:	9b00      	ldr	r3, [sp, #0]
 800ad5e:	3301      	adds	r3, #1
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	e777      	b.n	800ac54 <_dtoa_r+0x9cc>
 800ad64:	f000 f9c2 	bl	800b0ec <__multadd>
 800ad68:	4629      	mov	r1, r5
 800ad6a:	4607      	mov	r7, r0
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	220a      	movs	r2, #10
 800ad70:	4648      	mov	r0, r9
 800ad72:	f000 f9bb 	bl	800b0ec <__multadd>
 800ad76:	4605      	mov	r5, r0
 800ad78:	e7f0      	b.n	800ad5c <_dtoa_r+0xad4>
 800ad7a:	f1bb 0f00 	cmp.w	fp, #0
 800ad7e:	bfcc      	ite	gt
 800ad80:	465e      	movgt	r6, fp
 800ad82:	2601      	movle	r6, #1
 800ad84:	4456      	add	r6, sl
 800ad86:	2700      	movs	r7, #0
 800ad88:	9902      	ldr	r1, [sp, #8]
 800ad8a:	9300      	str	r3, [sp, #0]
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	4648      	mov	r0, r9
 800ad90:	f000 fb9a 	bl	800b4c8 <__lshift>
 800ad94:	4621      	mov	r1, r4
 800ad96:	9002      	str	r0, [sp, #8]
 800ad98:	f000 fc02 	bl	800b5a0 <__mcmp>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	dcb4      	bgt.n	800ad0a <_dtoa_r+0xa82>
 800ada0:	d102      	bne.n	800ada8 <_dtoa_r+0xb20>
 800ada2:	9b00      	ldr	r3, [sp, #0]
 800ada4:	07db      	lsls	r3, r3, #31
 800ada6:	d4b0      	bmi.n	800ad0a <_dtoa_r+0xa82>
 800ada8:	4633      	mov	r3, r6
 800adaa:	461e      	mov	r6, r3
 800adac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adb0:	2a30      	cmp	r2, #48	@ 0x30
 800adb2:	d0fa      	beq.n	800adaa <_dtoa_r+0xb22>
 800adb4:	e4b5      	b.n	800a722 <_dtoa_r+0x49a>
 800adb6:	459a      	cmp	sl, r3
 800adb8:	d1a8      	bne.n	800ad0c <_dtoa_r+0xa84>
 800adba:	2331      	movs	r3, #49	@ 0x31
 800adbc:	f108 0801 	add.w	r8, r8, #1
 800adc0:	f88a 3000 	strb.w	r3, [sl]
 800adc4:	e4ad      	b.n	800a722 <_dtoa_r+0x49a>
 800adc6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800adc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ae24 <_dtoa_r+0xb9c>
 800adcc:	b11b      	cbz	r3, 800add6 <_dtoa_r+0xb4e>
 800adce:	f10a 0308 	add.w	r3, sl, #8
 800add2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800add4:	6013      	str	r3, [r2, #0]
 800add6:	4650      	mov	r0, sl
 800add8:	b017      	add	sp, #92	@ 0x5c
 800adda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adde:	9b07      	ldr	r3, [sp, #28]
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	f77f ae2e 	ble.w	800aa42 <_dtoa_r+0x7ba>
 800ade6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ade8:	9308      	str	r3, [sp, #32]
 800adea:	2001      	movs	r0, #1
 800adec:	e64d      	b.n	800aa8a <_dtoa_r+0x802>
 800adee:	f1bb 0f00 	cmp.w	fp, #0
 800adf2:	f77f aed9 	ble.w	800aba8 <_dtoa_r+0x920>
 800adf6:	4656      	mov	r6, sl
 800adf8:	9802      	ldr	r0, [sp, #8]
 800adfa:	4621      	mov	r1, r4
 800adfc:	f7ff f9ba 	bl	800a174 <quorem>
 800ae00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ae04:	f806 3b01 	strb.w	r3, [r6], #1
 800ae08:	eba6 020a 	sub.w	r2, r6, sl
 800ae0c:	4593      	cmp	fp, r2
 800ae0e:	ddb4      	ble.n	800ad7a <_dtoa_r+0xaf2>
 800ae10:	9902      	ldr	r1, [sp, #8]
 800ae12:	2300      	movs	r3, #0
 800ae14:	220a      	movs	r2, #10
 800ae16:	4648      	mov	r0, r9
 800ae18:	f000 f968 	bl	800b0ec <__multadd>
 800ae1c:	9002      	str	r0, [sp, #8]
 800ae1e:	e7eb      	b.n	800adf8 <_dtoa_r+0xb70>
 800ae20:	0800eab1 	.word	0x0800eab1
 800ae24:	0800ea35 	.word	0x0800ea35

0800ae28 <_free_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4605      	mov	r5, r0
 800ae2c:	2900      	cmp	r1, #0
 800ae2e:	d041      	beq.n	800aeb4 <_free_r+0x8c>
 800ae30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae34:	1f0c      	subs	r4, r1, #4
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	bfb8      	it	lt
 800ae3a:	18e4      	addlt	r4, r4, r3
 800ae3c:	f000 f8e8 	bl	800b010 <__malloc_lock>
 800ae40:	4a1d      	ldr	r2, [pc, #116]	@ (800aeb8 <_free_r+0x90>)
 800ae42:	6813      	ldr	r3, [r2, #0]
 800ae44:	b933      	cbnz	r3, 800ae54 <_free_r+0x2c>
 800ae46:	6063      	str	r3, [r4, #4]
 800ae48:	6014      	str	r4, [r2, #0]
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae50:	f000 b8e4 	b.w	800b01c <__malloc_unlock>
 800ae54:	42a3      	cmp	r3, r4
 800ae56:	d908      	bls.n	800ae6a <_free_r+0x42>
 800ae58:	6820      	ldr	r0, [r4, #0]
 800ae5a:	1821      	adds	r1, r4, r0
 800ae5c:	428b      	cmp	r3, r1
 800ae5e:	bf01      	itttt	eq
 800ae60:	6819      	ldreq	r1, [r3, #0]
 800ae62:	685b      	ldreq	r3, [r3, #4]
 800ae64:	1809      	addeq	r1, r1, r0
 800ae66:	6021      	streq	r1, [r4, #0]
 800ae68:	e7ed      	b.n	800ae46 <_free_r+0x1e>
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	b10b      	cbz	r3, 800ae74 <_free_r+0x4c>
 800ae70:	42a3      	cmp	r3, r4
 800ae72:	d9fa      	bls.n	800ae6a <_free_r+0x42>
 800ae74:	6811      	ldr	r1, [r2, #0]
 800ae76:	1850      	adds	r0, r2, r1
 800ae78:	42a0      	cmp	r0, r4
 800ae7a:	d10b      	bne.n	800ae94 <_free_r+0x6c>
 800ae7c:	6820      	ldr	r0, [r4, #0]
 800ae7e:	4401      	add	r1, r0
 800ae80:	1850      	adds	r0, r2, r1
 800ae82:	4283      	cmp	r3, r0
 800ae84:	6011      	str	r1, [r2, #0]
 800ae86:	d1e0      	bne.n	800ae4a <_free_r+0x22>
 800ae88:	6818      	ldr	r0, [r3, #0]
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	6053      	str	r3, [r2, #4]
 800ae8e:	4408      	add	r0, r1
 800ae90:	6010      	str	r0, [r2, #0]
 800ae92:	e7da      	b.n	800ae4a <_free_r+0x22>
 800ae94:	d902      	bls.n	800ae9c <_free_r+0x74>
 800ae96:	230c      	movs	r3, #12
 800ae98:	602b      	str	r3, [r5, #0]
 800ae9a:	e7d6      	b.n	800ae4a <_free_r+0x22>
 800ae9c:	6820      	ldr	r0, [r4, #0]
 800ae9e:	1821      	adds	r1, r4, r0
 800aea0:	428b      	cmp	r3, r1
 800aea2:	bf04      	itt	eq
 800aea4:	6819      	ldreq	r1, [r3, #0]
 800aea6:	685b      	ldreq	r3, [r3, #4]
 800aea8:	6063      	str	r3, [r4, #4]
 800aeaa:	bf04      	itt	eq
 800aeac:	1809      	addeq	r1, r1, r0
 800aeae:	6021      	streq	r1, [r4, #0]
 800aeb0:	6054      	str	r4, [r2, #4]
 800aeb2:	e7ca      	b.n	800ae4a <_free_r+0x22>
 800aeb4:	bd38      	pop	{r3, r4, r5, pc}
 800aeb6:	bf00      	nop
 800aeb8:	20000930 	.word	0x20000930

0800aebc <malloc>:
 800aebc:	4b02      	ldr	r3, [pc, #8]	@ (800aec8 <malloc+0xc>)
 800aebe:	4601      	mov	r1, r0
 800aec0:	6818      	ldr	r0, [r3, #0]
 800aec2:	f000 b825 	b.w	800af10 <_malloc_r>
 800aec6:	bf00      	nop
 800aec8:	200000a8 	.word	0x200000a8

0800aecc <sbrk_aligned>:
 800aecc:	b570      	push	{r4, r5, r6, lr}
 800aece:	4e0f      	ldr	r6, [pc, #60]	@ (800af0c <sbrk_aligned+0x40>)
 800aed0:	460c      	mov	r4, r1
 800aed2:	6831      	ldr	r1, [r6, #0]
 800aed4:	4605      	mov	r5, r0
 800aed6:	b911      	cbnz	r1, 800aede <sbrk_aligned+0x12>
 800aed8:	f001 ffca 	bl	800ce70 <_sbrk_r>
 800aedc:	6030      	str	r0, [r6, #0]
 800aede:	4621      	mov	r1, r4
 800aee0:	4628      	mov	r0, r5
 800aee2:	f001 ffc5 	bl	800ce70 <_sbrk_r>
 800aee6:	1c43      	adds	r3, r0, #1
 800aee8:	d103      	bne.n	800aef2 <sbrk_aligned+0x26>
 800aeea:	f04f 34ff 	mov.w	r4, #4294967295
 800aeee:	4620      	mov	r0, r4
 800aef0:	bd70      	pop	{r4, r5, r6, pc}
 800aef2:	1cc4      	adds	r4, r0, #3
 800aef4:	f024 0403 	bic.w	r4, r4, #3
 800aef8:	42a0      	cmp	r0, r4
 800aefa:	d0f8      	beq.n	800aeee <sbrk_aligned+0x22>
 800aefc:	1a21      	subs	r1, r4, r0
 800aefe:	4628      	mov	r0, r5
 800af00:	f001 ffb6 	bl	800ce70 <_sbrk_r>
 800af04:	3001      	adds	r0, #1
 800af06:	d1f2      	bne.n	800aeee <sbrk_aligned+0x22>
 800af08:	e7ef      	b.n	800aeea <sbrk_aligned+0x1e>
 800af0a:	bf00      	nop
 800af0c:	2000092c 	.word	0x2000092c

0800af10 <_malloc_r>:
 800af10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af14:	1ccd      	adds	r5, r1, #3
 800af16:	f025 0503 	bic.w	r5, r5, #3
 800af1a:	3508      	adds	r5, #8
 800af1c:	2d0c      	cmp	r5, #12
 800af1e:	bf38      	it	cc
 800af20:	250c      	movcc	r5, #12
 800af22:	2d00      	cmp	r5, #0
 800af24:	4606      	mov	r6, r0
 800af26:	db01      	blt.n	800af2c <_malloc_r+0x1c>
 800af28:	42a9      	cmp	r1, r5
 800af2a:	d904      	bls.n	800af36 <_malloc_r+0x26>
 800af2c:	230c      	movs	r3, #12
 800af2e:	6033      	str	r3, [r6, #0]
 800af30:	2000      	movs	r0, #0
 800af32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b00c <_malloc_r+0xfc>
 800af3a:	f000 f869 	bl	800b010 <__malloc_lock>
 800af3e:	f8d8 3000 	ldr.w	r3, [r8]
 800af42:	461c      	mov	r4, r3
 800af44:	bb44      	cbnz	r4, 800af98 <_malloc_r+0x88>
 800af46:	4629      	mov	r1, r5
 800af48:	4630      	mov	r0, r6
 800af4a:	f7ff ffbf 	bl	800aecc <sbrk_aligned>
 800af4e:	1c43      	adds	r3, r0, #1
 800af50:	4604      	mov	r4, r0
 800af52:	d158      	bne.n	800b006 <_malloc_r+0xf6>
 800af54:	f8d8 4000 	ldr.w	r4, [r8]
 800af58:	4627      	mov	r7, r4
 800af5a:	2f00      	cmp	r7, #0
 800af5c:	d143      	bne.n	800afe6 <_malloc_r+0xd6>
 800af5e:	2c00      	cmp	r4, #0
 800af60:	d04b      	beq.n	800affa <_malloc_r+0xea>
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	4639      	mov	r1, r7
 800af66:	4630      	mov	r0, r6
 800af68:	eb04 0903 	add.w	r9, r4, r3
 800af6c:	f001 ff80 	bl	800ce70 <_sbrk_r>
 800af70:	4581      	cmp	r9, r0
 800af72:	d142      	bne.n	800affa <_malloc_r+0xea>
 800af74:	6821      	ldr	r1, [r4, #0]
 800af76:	1a6d      	subs	r5, r5, r1
 800af78:	4629      	mov	r1, r5
 800af7a:	4630      	mov	r0, r6
 800af7c:	f7ff ffa6 	bl	800aecc <sbrk_aligned>
 800af80:	3001      	adds	r0, #1
 800af82:	d03a      	beq.n	800affa <_malloc_r+0xea>
 800af84:	6823      	ldr	r3, [r4, #0]
 800af86:	442b      	add	r3, r5
 800af88:	6023      	str	r3, [r4, #0]
 800af8a:	f8d8 3000 	ldr.w	r3, [r8]
 800af8e:	685a      	ldr	r2, [r3, #4]
 800af90:	bb62      	cbnz	r2, 800afec <_malloc_r+0xdc>
 800af92:	f8c8 7000 	str.w	r7, [r8]
 800af96:	e00f      	b.n	800afb8 <_malloc_r+0xa8>
 800af98:	6822      	ldr	r2, [r4, #0]
 800af9a:	1b52      	subs	r2, r2, r5
 800af9c:	d420      	bmi.n	800afe0 <_malloc_r+0xd0>
 800af9e:	2a0b      	cmp	r2, #11
 800afa0:	d917      	bls.n	800afd2 <_malloc_r+0xc2>
 800afa2:	1961      	adds	r1, r4, r5
 800afa4:	42a3      	cmp	r3, r4
 800afa6:	6025      	str	r5, [r4, #0]
 800afa8:	bf18      	it	ne
 800afaa:	6059      	strne	r1, [r3, #4]
 800afac:	6863      	ldr	r3, [r4, #4]
 800afae:	bf08      	it	eq
 800afb0:	f8c8 1000 	streq.w	r1, [r8]
 800afb4:	5162      	str	r2, [r4, r5]
 800afb6:	604b      	str	r3, [r1, #4]
 800afb8:	4630      	mov	r0, r6
 800afba:	f000 f82f 	bl	800b01c <__malloc_unlock>
 800afbe:	f104 000b 	add.w	r0, r4, #11
 800afc2:	1d23      	adds	r3, r4, #4
 800afc4:	f020 0007 	bic.w	r0, r0, #7
 800afc8:	1ac2      	subs	r2, r0, r3
 800afca:	bf1c      	itt	ne
 800afcc:	1a1b      	subne	r3, r3, r0
 800afce:	50a3      	strne	r3, [r4, r2]
 800afd0:	e7af      	b.n	800af32 <_malloc_r+0x22>
 800afd2:	6862      	ldr	r2, [r4, #4]
 800afd4:	42a3      	cmp	r3, r4
 800afd6:	bf0c      	ite	eq
 800afd8:	f8c8 2000 	streq.w	r2, [r8]
 800afdc:	605a      	strne	r2, [r3, #4]
 800afde:	e7eb      	b.n	800afb8 <_malloc_r+0xa8>
 800afe0:	4623      	mov	r3, r4
 800afe2:	6864      	ldr	r4, [r4, #4]
 800afe4:	e7ae      	b.n	800af44 <_malloc_r+0x34>
 800afe6:	463c      	mov	r4, r7
 800afe8:	687f      	ldr	r7, [r7, #4]
 800afea:	e7b6      	b.n	800af5a <_malloc_r+0x4a>
 800afec:	461a      	mov	r2, r3
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	42a3      	cmp	r3, r4
 800aff2:	d1fb      	bne.n	800afec <_malloc_r+0xdc>
 800aff4:	2300      	movs	r3, #0
 800aff6:	6053      	str	r3, [r2, #4]
 800aff8:	e7de      	b.n	800afb8 <_malloc_r+0xa8>
 800affa:	230c      	movs	r3, #12
 800affc:	6033      	str	r3, [r6, #0]
 800affe:	4630      	mov	r0, r6
 800b000:	f000 f80c 	bl	800b01c <__malloc_unlock>
 800b004:	e794      	b.n	800af30 <_malloc_r+0x20>
 800b006:	6005      	str	r5, [r0, #0]
 800b008:	e7d6      	b.n	800afb8 <_malloc_r+0xa8>
 800b00a:	bf00      	nop
 800b00c:	20000930 	.word	0x20000930

0800b010 <__malloc_lock>:
 800b010:	4801      	ldr	r0, [pc, #4]	@ (800b018 <__malloc_lock+0x8>)
 800b012:	f7ff b898 	b.w	800a146 <__retarget_lock_acquire_recursive>
 800b016:	bf00      	nop
 800b018:	20000928 	.word	0x20000928

0800b01c <__malloc_unlock>:
 800b01c:	4801      	ldr	r0, [pc, #4]	@ (800b024 <__malloc_unlock+0x8>)
 800b01e:	f7ff b893 	b.w	800a148 <__retarget_lock_release_recursive>
 800b022:	bf00      	nop
 800b024:	20000928 	.word	0x20000928

0800b028 <_Balloc>:
 800b028:	b570      	push	{r4, r5, r6, lr}
 800b02a:	69c6      	ldr	r6, [r0, #28]
 800b02c:	4604      	mov	r4, r0
 800b02e:	460d      	mov	r5, r1
 800b030:	b976      	cbnz	r6, 800b050 <_Balloc+0x28>
 800b032:	2010      	movs	r0, #16
 800b034:	f7ff ff42 	bl	800aebc <malloc>
 800b038:	4602      	mov	r2, r0
 800b03a:	61e0      	str	r0, [r4, #28]
 800b03c:	b920      	cbnz	r0, 800b048 <_Balloc+0x20>
 800b03e:	4b18      	ldr	r3, [pc, #96]	@ (800b0a0 <_Balloc+0x78>)
 800b040:	4818      	ldr	r0, [pc, #96]	@ (800b0a4 <_Balloc+0x7c>)
 800b042:	216b      	movs	r1, #107	@ 0x6b
 800b044:	f001 ff2c 	bl	800cea0 <__assert_func>
 800b048:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b04c:	6006      	str	r6, [r0, #0]
 800b04e:	60c6      	str	r6, [r0, #12]
 800b050:	69e6      	ldr	r6, [r4, #28]
 800b052:	68f3      	ldr	r3, [r6, #12]
 800b054:	b183      	cbz	r3, 800b078 <_Balloc+0x50>
 800b056:	69e3      	ldr	r3, [r4, #28]
 800b058:	68db      	ldr	r3, [r3, #12]
 800b05a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b05e:	b9b8      	cbnz	r0, 800b090 <_Balloc+0x68>
 800b060:	2101      	movs	r1, #1
 800b062:	fa01 f605 	lsl.w	r6, r1, r5
 800b066:	1d72      	adds	r2, r6, #5
 800b068:	0092      	lsls	r2, r2, #2
 800b06a:	4620      	mov	r0, r4
 800b06c:	f001 ff36 	bl	800cedc <_calloc_r>
 800b070:	b160      	cbz	r0, 800b08c <_Balloc+0x64>
 800b072:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b076:	e00e      	b.n	800b096 <_Balloc+0x6e>
 800b078:	2221      	movs	r2, #33	@ 0x21
 800b07a:	2104      	movs	r1, #4
 800b07c:	4620      	mov	r0, r4
 800b07e:	f001 ff2d 	bl	800cedc <_calloc_r>
 800b082:	69e3      	ldr	r3, [r4, #28]
 800b084:	60f0      	str	r0, [r6, #12]
 800b086:	68db      	ldr	r3, [r3, #12]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d1e4      	bne.n	800b056 <_Balloc+0x2e>
 800b08c:	2000      	movs	r0, #0
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	6802      	ldr	r2, [r0, #0]
 800b092:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b096:	2300      	movs	r3, #0
 800b098:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b09c:	e7f7      	b.n	800b08e <_Balloc+0x66>
 800b09e:	bf00      	nop
 800b0a0:	0800ea42 	.word	0x0800ea42
 800b0a4:	0800eac2 	.word	0x0800eac2

0800b0a8 <_Bfree>:
 800b0a8:	b570      	push	{r4, r5, r6, lr}
 800b0aa:	69c6      	ldr	r6, [r0, #28]
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	460c      	mov	r4, r1
 800b0b0:	b976      	cbnz	r6, 800b0d0 <_Bfree+0x28>
 800b0b2:	2010      	movs	r0, #16
 800b0b4:	f7ff ff02 	bl	800aebc <malloc>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	61e8      	str	r0, [r5, #28]
 800b0bc:	b920      	cbnz	r0, 800b0c8 <_Bfree+0x20>
 800b0be:	4b09      	ldr	r3, [pc, #36]	@ (800b0e4 <_Bfree+0x3c>)
 800b0c0:	4809      	ldr	r0, [pc, #36]	@ (800b0e8 <_Bfree+0x40>)
 800b0c2:	218f      	movs	r1, #143	@ 0x8f
 800b0c4:	f001 feec 	bl	800cea0 <__assert_func>
 800b0c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0cc:	6006      	str	r6, [r0, #0]
 800b0ce:	60c6      	str	r6, [r0, #12]
 800b0d0:	b13c      	cbz	r4, 800b0e2 <_Bfree+0x3a>
 800b0d2:	69eb      	ldr	r3, [r5, #28]
 800b0d4:	6862      	ldr	r2, [r4, #4]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0dc:	6021      	str	r1, [r4, #0]
 800b0de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b0e2:	bd70      	pop	{r4, r5, r6, pc}
 800b0e4:	0800ea42 	.word	0x0800ea42
 800b0e8:	0800eac2 	.word	0x0800eac2

0800b0ec <__multadd>:
 800b0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f0:	690d      	ldr	r5, [r1, #16]
 800b0f2:	4607      	mov	r7, r0
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	461e      	mov	r6, r3
 800b0f8:	f101 0c14 	add.w	ip, r1, #20
 800b0fc:	2000      	movs	r0, #0
 800b0fe:	f8dc 3000 	ldr.w	r3, [ip]
 800b102:	b299      	uxth	r1, r3
 800b104:	fb02 6101 	mla	r1, r2, r1, r6
 800b108:	0c1e      	lsrs	r6, r3, #16
 800b10a:	0c0b      	lsrs	r3, r1, #16
 800b10c:	fb02 3306 	mla	r3, r2, r6, r3
 800b110:	b289      	uxth	r1, r1
 800b112:	3001      	adds	r0, #1
 800b114:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b118:	4285      	cmp	r5, r0
 800b11a:	f84c 1b04 	str.w	r1, [ip], #4
 800b11e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b122:	dcec      	bgt.n	800b0fe <__multadd+0x12>
 800b124:	b30e      	cbz	r6, 800b16a <__multadd+0x7e>
 800b126:	68a3      	ldr	r3, [r4, #8]
 800b128:	42ab      	cmp	r3, r5
 800b12a:	dc19      	bgt.n	800b160 <__multadd+0x74>
 800b12c:	6861      	ldr	r1, [r4, #4]
 800b12e:	4638      	mov	r0, r7
 800b130:	3101      	adds	r1, #1
 800b132:	f7ff ff79 	bl	800b028 <_Balloc>
 800b136:	4680      	mov	r8, r0
 800b138:	b928      	cbnz	r0, 800b146 <__multadd+0x5a>
 800b13a:	4602      	mov	r2, r0
 800b13c:	4b0c      	ldr	r3, [pc, #48]	@ (800b170 <__multadd+0x84>)
 800b13e:	480d      	ldr	r0, [pc, #52]	@ (800b174 <__multadd+0x88>)
 800b140:	21ba      	movs	r1, #186	@ 0xba
 800b142:	f001 fead 	bl	800cea0 <__assert_func>
 800b146:	6922      	ldr	r2, [r4, #16]
 800b148:	3202      	adds	r2, #2
 800b14a:	f104 010c 	add.w	r1, r4, #12
 800b14e:	0092      	lsls	r2, r2, #2
 800b150:	300c      	adds	r0, #12
 800b152:	f7fe fffa 	bl	800a14a <memcpy>
 800b156:	4621      	mov	r1, r4
 800b158:	4638      	mov	r0, r7
 800b15a:	f7ff ffa5 	bl	800b0a8 <_Bfree>
 800b15e:	4644      	mov	r4, r8
 800b160:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b164:	3501      	adds	r5, #1
 800b166:	615e      	str	r6, [r3, #20]
 800b168:	6125      	str	r5, [r4, #16]
 800b16a:	4620      	mov	r0, r4
 800b16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b170:	0800eab1 	.word	0x0800eab1
 800b174:	0800eac2 	.word	0x0800eac2

0800b178 <__s2b>:
 800b178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b17c:	460c      	mov	r4, r1
 800b17e:	4615      	mov	r5, r2
 800b180:	461f      	mov	r7, r3
 800b182:	2209      	movs	r2, #9
 800b184:	3308      	adds	r3, #8
 800b186:	4606      	mov	r6, r0
 800b188:	fb93 f3f2 	sdiv	r3, r3, r2
 800b18c:	2100      	movs	r1, #0
 800b18e:	2201      	movs	r2, #1
 800b190:	429a      	cmp	r2, r3
 800b192:	db09      	blt.n	800b1a8 <__s2b+0x30>
 800b194:	4630      	mov	r0, r6
 800b196:	f7ff ff47 	bl	800b028 <_Balloc>
 800b19a:	b940      	cbnz	r0, 800b1ae <__s2b+0x36>
 800b19c:	4602      	mov	r2, r0
 800b19e:	4b19      	ldr	r3, [pc, #100]	@ (800b204 <__s2b+0x8c>)
 800b1a0:	4819      	ldr	r0, [pc, #100]	@ (800b208 <__s2b+0x90>)
 800b1a2:	21d3      	movs	r1, #211	@ 0xd3
 800b1a4:	f001 fe7c 	bl	800cea0 <__assert_func>
 800b1a8:	0052      	lsls	r2, r2, #1
 800b1aa:	3101      	adds	r1, #1
 800b1ac:	e7f0      	b.n	800b190 <__s2b+0x18>
 800b1ae:	9b08      	ldr	r3, [sp, #32]
 800b1b0:	6143      	str	r3, [r0, #20]
 800b1b2:	2d09      	cmp	r5, #9
 800b1b4:	f04f 0301 	mov.w	r3, #1
 800b1b8:	6103      	str	r3, [r0, #16]
 800b1ba:	dd16      	ble.n	800b1ea <__s2b+0x72>
 800b1bc:	f104 0909 	add.w	r9, r4, #9
 800b1c0:	46c8      	mov	r8, r9
 800b1c2:	442c      	add	r4, r5
 800b1c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b1c8:	4601      	mov	r1, r0
 800b1ca:	3b30      	subs	r3, #48	@ 0x30
 800b1cc:	220a      	movs	r2, #10
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	f7ff ff8c 	bl	800b0ec <__multadd>
 800b1d4:	45a0      	cmp	r8, r4
 800b1d6:	d1f5      	bne.n	800b1c4 <__s2b+0x4c>
 800b1d8:	f1a5 0408 	sub.w	r4, r5, #8
 800b1dc:	444c      	add	r4, r9
 800b1de:	1b2d      	subs	r5, r5, r4
 800b1e0:	1963      	adds	r3, r4, r5
 800b1e2:	42bb      	cmp	r3, r7
 800b1e4:	db04      	blt.n	800b1f0 <__s2b+0x78>
 800b1e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ea:	340a      	adds	r4, #10
 800b1ec:	2509      	movs	r5, #9
 800b1ee:	e7f6      	b.n	800b1de <__s2b+0x66>
 800b1f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b1f4:	4601      	mov	r1, r0
 800b1f6:	3b30      	subs	r3, #48	@ 0x30
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	f7ff ff76 	bl	800b0ec <__multadd>
 800b200:	e7ee      	b.n	800b1e0 <__s2b+0x68>
 800b202:	bf00      	nop
 800b204:	0800eab1 	.word	0x0800eab1
 800b208:	0800eac2 	.word	0x0800eac2

0800b20c <__hi0bits>:
 800b20c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b210:	4603      	mov	r3, r0
 800b212:	bf36      	itet	cc
 800b214:	0403      	lslcc	r3, r0, #16
 800b216:	2000      	movcs	r0, #0
 800b218:	2010      	movcc	r0, #16
 800b21a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b21e:	bf3c      	itt	cc
 800b220:	021b      	lslcc	r3, r3, #8
 800b222:	3008      	addcc	r0, #8
 800b224:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b228:	bf3c      	itt	cc
 800b22a:	011b      	lslcc	r3, r3, #4
 800b22c:	3004      	addcc	r0, #4
 800b22e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b232:	bf3c      	itt	cc
 800b234:	009b      	lslcc	r3, r3, #2
 800b236:	3002      	addcc	r0, #2
 800b238:	2b00      	cmp	r3, #0
 800b23a:	db05      	blt.n	800b248 <__hi0bits+0x3c>
 800b23c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b240:	f100 0001 	add.w	r0, r0, #1
 800b244:	bf08      	it	eq
 800b246:	2020      	moveq	r0, #32
 800b248:	4770      	bx	lr

0800b24a <__lo0bits>:
 800b24a:	6803      	ldr	r3, [r0, #0]
 800b24c:	4602      	mov	r2, r0
 800b24e:	f013 0007 	ands.w	r0, r3, #7
 800b252:	d00b      	beq.n	800b26c <__lo0bits+0x22>
 800b254:	07d9      	lsls	r1, r3, #31
 800b256:	d421      	bmi.n	800b29c <__lo0bits+0x52>
 800b258:	0798      	lsls	r0, r3, #30
 800b25a:	bf49      	itett	mi
 800b25c:	085b      	lsrmi	r3, r3, #1
 800b25e:	089b      	lsrpl	r3, r3, #2
 800b260:	2001      	movmi	r0, #1
 800b262:	6013      	strmi	r3, [r2, #0]
 800b264:	bf5c      	itt	pl
 800b266:	6013      	strpl	r3, [r2, #0]
 800b268:	2002      	movpl	r0, #2
 800b26a:	4770      	bx	lr
 800b26c:	b299      	uxth	r1, r3
 800b26e:	b909      	cbnz	r1, 800b274 <__lo0bits+0x2a>
 800b270:	0c1b      	lsrs	r3, r3, #16
 800b272:	2010      	movs	r0, #16
 800b274:	b2d9      	uxtb	r1, r3
 800b276:	b909      	cbnz	r1, 800b27c <__lo0bits+0x32>
 800b278:	3008      	adds	r0, #8
 800b27a:	0a1b      	lsrs	r3, r3, #8
 800b27c:	0719      	lsls	r1, r3, #28
 800b27e:	bf04      	itt	eq
 800b280:	091b      	lsreq	r3, r3, #4
 800b282:	3004      	addeq	r0, #4
 800b284:	0799      	lsls	r1, r3, #30
 800b286:	bf04      	itt	eq
 800b288:	089b      	lsreq	r3, r3, #2
 800b28a:	3002      	addeq	r0, #2
 800b28c:	07d9      	lsls	r1, r3, #31
 800b28e:	d403      	bmi.n	800b298 <__lo0bits+0x4e>
 800b290:	085b      	lsrs	r3, r3, #1
 800b292:	f100 0001 	add.w	r0, r0, #1
 800b296:	d003      	beq.n	800b2a0 <__lo0bits+0x56>
 800b298:	6013      	str	r3, [r2, #0]
 800b29a:	4770      	bx	lr
 800b29c:	2000      	movs	r0, #0
 800b29e:	4770      	bx	lr
 800b2a0:	2020      	movs	r0, #32
 800b2a2:	4770      	bx	lr

0800b2a4 <__i2b>:
 800b2a4:	b510      	push	{r4, lr}
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	f7ff febd 	bl	800b028 <_Balloc>
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	b928      	cbnz	r0, 800b2be <__i2b+0x1a>
 800b2b2:	4b05      	ldr	r3, [pc, #20]	@ (800b2c8 <__i2b+0x24>)
 800b2b4:	4805      	ldr	r0, [pc, #20]	@ (800b2cc <__i2b+0x28>)
 800b2b6:	f240 1145 	movw	r1, #325	@ 0x145
 800b2ba:	f001 fdf1 	bl	800cea0 <__assert_func>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	6144      	str	r4, [r0, #20]
 800b2c2:	6103      	str	r3, [r0, #16]
 800b2c4:	bd10      	pop	{r4, pc}
 800b2c6:	bf00      	nop
 800b2c8:	0800eab1 	.word	0x0800eab1
 800b2cc:	0800eac2 	.word	0x0800eac2

0800b2d0 <__multiply>:
 800b2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d4:	4617      	mov	r7, r2
 800b2d6:	690a      	ldr	r2, [r1, #16]
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	bfa8      	it	ge
 800b2de:	463b      	movge	r3, r7
 800b2e0:	4689      	mov	r9, r1
 800b2e2:	bfa4      	itt	ge
 800b2e4:	460f      	movge	r7, r1
 800b2e6:	4699      	movge	r9, r3
 800b2e8:	693d      	ldr	r5, [r7, #16]
 800b2ea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	6879      	ldr	r1, [r7, #4]
 800b2f2:	eb05 060a 	add.w	r6, r5, sl
 800b2f6:	42b3      	cmp	r3, r6
 800b2f8:	b085      	sub	sp, #20
 800b2fa:	bfb8      	it	lt
 800b2fc:	3101      	addlt	r1, #1
 800b2fe:	f7ff fe93 	bl	800b028 <_Balloc>
 800b302:	b930      	cbnz	r0, 800b312 <__multiply+0x42>
 800b304:	4602      	mov	r2, r0
 800b306:	4b41      	ldr	r3, [pc, #260]	@ (800b40c <__multiply+0x13c>)
 800b308:	4841      	ldr	r0, [pc, #260]	@ (800b410 <__multiply+0x140>)
 800b30a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b30e:	f001 fdc7 	bl	800cea0 <__assert_func>
 800b312:	f100 0414 	add.w	r4, r0, #20
 800b316:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b31a:	4623      	mov	r3, r4
 800b31c:	2200      	movs	r2, #0
 800b31e:	4573      	cmp	r3, lr
 800b320:	d320      	bcc.n	800b364 <__multiply+0x94>
 800b322:	f107 0814 	add.w	r8, r7, #20
 800b326:	f109 0114 	add.w	r1, r9, #20
 800b32a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b32e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b332:	9302      	str	r3, [sp, #8]
 800b334:	1beb      	subs	r3, r5, r7
 800b336:	3b15      	subs	r3, #21
 800b338:	f023 0303 	bic.w	r3, r3, #3
 800b33c:	3304      	adds	r3, #4
 800b33e:	3715      	adds	r7, #21
 800b340:	42bd      	cmp	r5, r7
 800b342:	bf38      	it	cc
 800b344:	2304      	movcc	r3, #4
 800b346:	9301      	str	r3, [sp, #4]
 800b348:	9b02      	ldr	r3, [sp, #8]
 800b34a:	9103      	str	r1, [sp, #12]
 800b34c:	428b      	cmp	r3, r1
 800b34e:	d80c      	bhi.n	800b36a <__multiply+0x9a>
 800b350:	2e00      	cmp	r6, #0
 800b352:	dd03      	ble.n	800b35c <__multiply+0x8c>
 800b354:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d055      	beq.n	800b408 <__multiply+0x138>
 800b35c:	6106      	str	r6, [r0, #16]
 800b35e:	b005      	add	sp, #20
 800b360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b364:	f843 2b04 	str.w	r2, [r3], #4
 800b368:	e7d9      	b.n	800b31e <__multiply+0x4e>
 800b36a:	f8b1 a000 	ldrh.w	sl, [r1]
 800b36e:	f1ba 0f00 	cmp.w	sl, #0
 800b372:	d01f      	beq.n	800b3b4 <__multiply+0xe4>
 800b374:	46c4      	mov	ip, r8
 800b376:	46a1      	mov	r9, r4
 800b378:	2700      	movs	r7, #0
 800b37a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b37e:	f8d9 3000 	ldr.w	r3, [r9]
 800b382:	fa1f fb82 	uxth.w	fp, r2
 800b386:	b29b      	uxth	r3, r3
 800b388:	fb0a 330b 	mla	r3, sl, fp, r3
 800b38c:	443b      	add	r3, r7
 800b38e:	f8d9 7000 	ldr.w	r7, [r9]
 800b392:	0c12      	lsrs	r2, r2, #16
 800b394:	0c3f      	lsrs	r7, r7, #16
 800b396:	fb0a 7202 	mla	r2, sl, r2, r7
 800b39a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b39e:	b29b      	uxth	r3, r3
 800b3a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3a4:	4565      	cmp	r5, ip
 800b3a6:	f849 3b04 	str.w	r3, [r9], #4
 800b3aa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b3ae:	d8e4      	bhi.n	800b37a <__multiply+0xaa>
 800b3b0:	9b01      	ldr	r3, [sp, #4]
 800b3b2:	50e7      	str	r7, [r4, r3]
 800b3b4:	9b03      	ldr	r3, [sp, #12]
 800b3b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b3ba:	3104      	adds	r1, #4
 800b3bc:	f1b9 0f00 	cmp.w	r9, #0
 800b3c0:	d020      	beq.n	800b404 <__multiply+0x134>
 800b3c2:	6823      	ldr	r3, [r4, #0]
 800b3c4:	4647      	mov	r7, r8
 800b3c6:	46a4      	mov	ip, r4
 800b3c8:	f04f 0a00 	mov.w	sl, #0
 800b3cc:	f8b7 b000 	ldrh.w	fp, [r7]
 800b3d0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b3d4:	fb09 220b 	mla	r2, r9, fp, r2
 800b3d8:	4452      	add	r2, sl
 800b3da:	b29b      	uxth	r3, r3
 800b3dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3e0:	f84c 3b04 	str.w	r3, [ip], #4
 800b3e4:	f857 3b04 	ldr.w	r3, [r7], #4
 800b3e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3ec:	f8bc 3000 	ldrh.w	r3, [ip]
 800b3f0:	fb09 330a 	mla	r3, r9, sl, r3
 800b3f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b3f8:	42bd      	cmp	r5, r7
 800b3fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3fe:	d8e5      	bhi.n	800b3cc <__multiply+0xfc>
 800b400:	9a01      	ldr	r2, [sp, #4]
 800b402:	50a3      	str	r3, [r4, r2]
 800b404:	3404      	adds	r4, #4
 800b406:	e79f      	b.n	800b348 <__multiply+0x78>
 800b408:	3e01      	subs	r6, #1
 800b40a:	e7a1      	b.n	800b350 <__multiply+0x80>
 800b40c:	0800eab1 	.word	0x0800eab1
 800b410:	0800eac2 	.word	0x0800eac2

0800b414 <__pow5mult>:
 800b414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b418:	4615      	mov	r5, r2
 800b41a:	f012 0203 	ands.w	r2, r2, #3
 800b41e:	4607      	mov	r7, r0
 800b420:	460e      	mov	r6, r1
 800b422:	d007      	beq.n	800b434 <__pow5mult+0x20>
 800b424:	4c25      	ldr	r4, [pc, #148]	@ (800b4bc <__pow5mult+0xa8>)
 800b426:	3a01      	subs	r2, #1
 800b428:	2300      	movs	r3, #0
 800b42a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b42e:	f7ff fe5d 	bl	800b0ec <__multadd>
 800b432:	4606      	mov	r6, r0
 800b434:	10ad      	asrs	r5, r5, #2
 800b436:	d03d      	beq.n	800b4b4 <__pow5mult+0xa0>
 800b438:	69fc      	ldr	r4, [r7, #28]
 800b43a:	b97c      	cbnz	r4, 800b45c <__pow5mult+0x48>
 800b43c:	2010      	movs	r0, #16
 800b43e:	f7ff fd3d 	bl	800aebc <malloc>
 800b442:	4602      	mov	r2, r0
 800b444:	61f8      	str	r0, [r7, #28]
 800b446:	b928      	cbnz	r0, 800b454 <__pow5mult+0x40>
 800b448:	4b1d      	ldr	r3, [pc, #116]	@ (800b4c0 <__pow5mult+0xac>)
 800b44a:	481e      	ldr	r0, [pc, #120]	@ (800b4c4 <__pow5mult+0xb0>)
 800b44c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b450:	f001 fd26 	bl	800cea0 <__assert_func>
 800b454:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b458:	6004      	str	r4, [r0, #0]
 800b45a:	60c4      	str	r4, [r0, #12]
 800b45c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b460:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b464:	b94c      	cbnz	r4, 800b47a <__pow5mult+0x66>
 800b466:	f240 2171 	movw	r1, #625	@ 0x271
 800b46a:	4638      	mov	r0, r7
 800b46c:	f7ff ff1a 	bl	800b2a4 <__i2b>
 800b470:	2300      	movs	r3, #0
 800b472:	f8c8 0008 	str.w	r0, [r8, #8]
 800b476:	4604      	mov	r4, r0
 800b478:	6003      	str	r3, [r0, #0]
 800b47a:	f04f 0900 	mov.w	r9, #0
 800b47e:	07eb      	lsls	r3, r5, #31
 800b480:	d50a      	bpl.n	800b498 <__pow5mult+0x84>
 800b482:	4631      	mov	r1, r6
 800b484:	4622      	mov	r2, r4
 800b486:	4638      	mov	r0, r7
 800b488:	f7ff ff22 	bl	800b2d0 <__multiply>
 800b48c:	4631      	mov	r1, r6
 800b48e:	4680      	mov	r8, r0
 800b490:	4638      	mov	r0, r7
 800b492:	f7ff fe09 	bl	800b0a8 <_Bfree>
 800b496:	4646      	mov	r6, r8
 800b498:	106d      	asrs	r5, r5, #1
 800b49a:	d00b      	beq.n	800b4b4 <__pow5mult+0xa0>
 800b49c:	6820      	ldr	r0, [r4, #0]
 800b49e:	b938      	cbnz	r0, 800b4b0 <__pow5mult+0x9c>
 800b4a0:	4622      	mov	r2, r4
 800b4a2:	4621      	mov	r1, r4
 800b4a4:	4638      	mov	r0, r7
 800b4a6:	f7ff ff13 	bl	800b2d0 <__multiply>
 800b4aa:	6020      	str	r0, [r4, #0]
 800b4ac:	f8c0 9000 	str.w	r9, [r0]
 800b4b0:	4604      	mov	r4, r0
 800b4b2:	e7e4      	b.n	800b47e <__pow5mult+0x6a>
 800b4b4:	4630      	mov	r0, r6
 800b4b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ba:	bf00      	nop
 800b4bc:	0800ebd4 	.word	0x0800ebd4
 800b4c0:	0800ea42 	.word	0x0800ea42
 800b4c4:	0800eac2 	.word	0x0800eac2

0800b4c8 <__lshift>:
 800b4c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4cc:	460c      	mov	r4, r1
 800b4ce:	6849      	ldr	r1, [r1, #4]
 800b4d0:	6923      	ldr	r3, [r4, #16]
 800b4d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b4d6:	68a3      	ldr	r3, [r4, #8]
 800b4d8:	4607      	mov	r7, r0
 800b4da:	4691      	mov	r9, r2
 800b4dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4e0:	f108 0601 	add.w	r6, r8, #1
 800b4e4:	42b3      	cmp	r3, r6
 800b4e6:	db0b      	blt.n	800b500 <__lshift+0x38>
 800b4e8:	4638      	mov	r0, r7
 800b4ea:	f7ff fd9d 	bl	800b028 <_Balloc>
 800b4ee:	4605      	mov	r5, r0
 800b4f0:	b948      	cbnz	r0, 800b506 <__lshift+0x3e>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	4b28      	ldr	r3, [pc, #160]	@ (800b598 <__lshift+0xd0>)
 800b4f6:	4829      	ldr	r0, [pc, #164]	@ (800b59c <__lshift+0xd4>)
 800b4f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4fc:	f001 fcd0 	bl	800cea0 <__assert_func>
 800b500:	3101      	adds	r1, #1
 800b502:	005b      	lsls	r3, r3, #1
 800b504:	e7ee      	b.n	800b4e4 <__lshift+0x1c>
 800b506:	2300      	movs	r3, #0
 800b508:	f100 0114 	add.w	r1, r0, #20
 800b50c:	f100 0210 	add.w	r2, r0, #16
 800b510:	4618      	mov	r0, r3
 800b512:	4553      	cmp	r3, sl
 800b514:	db33      	blt.n	800b57e <__lshift+0xb6>
 800b516:	6920      	ldr	r0, [r4, #16]
 800b518:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b51c:	f104 0314 	add.w	r3, r4, #20
 800b520:	f019 091f 	ands.w	r9, r9, #31
 800b524:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b528:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b52c:	d02b      	beq.n	800b586 <__lshift+0xbe>
 800b52e:	f1c9 0e20 	rsb	lr, r9, #32
 800b532:	468a      	mov	sl, r1
 800b534:	2200      	movs	r2, #0
 800b536:	6818      	ldr	r0, [r3, #0]
 800b538:	fa00 f009 	lsl.w	r0, r0, r9
 800b53c:	4310      	orrs	r0, r2
 800b53e:	f84a 0b04 	str.w	r0, [sl], #4
 800b542:	f853 2b04 	ldr.w	r2, [r3], #4
 800b546:	459c      	cmp	ip, r3
 800b548:	fa22 f20e 	lsr.w	r2, r2, lr
 800b54c:	d8f3      	bhi.n	800b536 <__lshift+0x6e>
 800b54e:	ebac 0304 	sub.w	r3, ip, r4
 800b552:	3b15      	subs	r3, #21
 800b554:	f023 0303 	bic.w	r3, r3, #3
 800b558:	3304      	adds	r3, #4
 800b55a:	f104 0015 	add.w	r0, r4, #21
 800b55e:	4560      	cmp	r0, ip
 800b560:	bf88      	it	hi
 800b562:	2304      	movhi	r3, #4
 800b564:	50ca      	str	r2, [r1, r3]
 800b566:	b10a      	cbz	r2, 800b56c <__lshift+0xa4>
 800b568:	f108 0602 	add.w	r6, r8, #2
 800b56c:	3e01      	subs	r6, #1
 800b56e:	4638      	mov	r0, r7
 800b570:	612e      	str	r6, [r5, #16]
 800b572:	4621      	mov	r1, r4
 800b574:	f7ff fd98 	bl	800b0a8 <_Bfree>
 800b578:	4628      	mov	r0, r5
 800b57a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b57e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b582:	3301      	adds	r3, #1
 800b584:	e7c5      	b.n	800b512 <__lshift+0x4a>
 800b586:	3904      	subs	r1, #4
 800b588:	f853 2b04 	ldr.w	r2, [r3], #4
 800b58c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b590:	459c      	cmp	ip, r3
 800b592:	d8f9      	bhi.n	800b588 <__lshift+0xc0>
 800b594:	e7ea      	b.n	800b56c <__lshift+0xa4>
 800b596:	bf00      	nop
 800b598:	0800eab1 	.word	0x0800eab1
 800b59c:	0800eac2 	.word	0x0800eac2

0800b5a0 <__mcmp>:
 800b5a0:	690a      	ldr	r2, [r1, #16]
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	6900      	ldr	r0, [r0, #16]
 800b5a6:	1a80      	subs	r0, r0, r2
 800b5a8:	b530      	push	{r4, r5, lr}
 800b5aa:	d10e      	bne.n	800b5ca <__mcmp+0x2a>
 800b5ac:	3314      	adds	r3, #20
 800b5ae:	3114      	adds	r1, #20
 800b5b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b5b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b5b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b5bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b5c0:	4295      	cmp	r5, r2
 800b5c2:	d003      	beq.n	800b5cc <__mcmp+0x2c>
 800b5c4:	d205      	bcs.n	800b5d2 <__mcmp+0x32>
 800b5c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ca:	bd30      	pop	{r4, r5, pc}
 800b5cc:	42a3      	cmp	r3, r4
 800b5ce:	d3f3      	bcc.n	800b5b8 <__mcmp+0x18>
 800b5d0:	e7fb      	b.n	800b5ca <__mcmp+0x2a>
 800b5d2:	2001      	movs	r0, #1
 800b5d4:	e7f9      	b.n	800b5ca <__mcmp+0x2a>
	...

0800b5d8 <__mdiff>:
 800b5d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5dc:	4689      	mov	r9, r1
 800b5de:	4606      	mov	r6, r0
 800b5e0:	4611      	mov	r1, r2
 800b5e2:	4648      	mov	r0, r9
 800b5e4:	4614      	mov	r4, r2
 800b5e6:	f7ff ffdb 	bl	800b5a0 <__mcmp>
 800b5ea:	1e05      	subs	r5, r0, #0
 800b5ec:	d112      	bne.n	800b614 <__mdiff+0x3c>
 800b5ee:	4629      	mov	r1, r5
 800b5f0:	4630      	mov	r0, r6
 800b5f2:	f7ff fd19 	bl	800b028 <_Balloc>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	b928      	cbnz	r0, 800b606 <__mdiff+0x2e>
 800b5fa:	4b3f      	ldr	r3, [pc, #252]	@ (800b6f8 <__mdiff+0x120>)
 800b5fc:	f240 2137 	movw	r1, #567	@ 0x237
 800b600:	483e      	ldr	r0, [pc, #248]	@ (800b6fc <__mdiff+0x124>)
 800b602:	f001 fc4d 	bl	800cea0 <__assert_func>
 800b606:	2301      	movs	r3, #1
 800b608:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b60c:	4610      	mov	r0, r2
 800b60e:	b003      	add	sp, #12
 800b610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b614:	bfbc      	itt	lt
 800b616:	464b      	movlt	r3, r9
 800b618:	46a1      	movlt	r9, r4
 800b61a:	4630      	mov	r0, r6
 800b61c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b620:	bfba      	itte	lt
 800b622:	461c      	movlt	r4, r3
 800b624:	2501      	movlt	r5, #1
 800b626:	2500      	movge	r5, #0
 800b628:	f7ff fcfe 	bl	800b028 <_Balloc>
 800b62c:	4602      	mov	r2, r0
 800b62e:	b918      	cbnz	r0, 800b638 <__mdiff+0x60>
 800b630:	4b31      	ldr	r3, [pc, #196]	@ (800b6f8 <__mdiff+0x120>)
 800b632:	f240 2145 	movw	r1, #581	@ 0x245
 800b636:	e7e3      	b.n	800b600 <__mdiff+0x28>
 800b638:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b63c:	6926      	ldr	r6, [r4, #16]
 800b63e:	60c5      	str	r5, [r0, #12]
 800b640:	f109 0310 	add.w	r3, r9, #16
 800b644:	f109 0514 	add.w	r5, r9, #20
 800b648:	f104 0e14 	add.w	lr, r4, #20
 800b64c:	f100 0b14 	add.w	fp, r0, #20
 800b650:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b654:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b658:	9301      	str	r3, [sp, #4]
 800b65a:	46d9      	mov	r9, fp
 800b65c:	f04f 0c00 	mov.w	ip, #0
 800b660:	9b01      	ldr	r3, [sp, #4]
 800b662:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b666:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	fa1f f38a 	uxth.w	r3, sl
 800b670:	4619      	mov	r1, r3
 800b672:	b283      	uxth	r3, r0
 800b674:	1acb      	subs	r3, r1, r3
 800b676:	0c00      	lsrs	r0, r0, #16
 800b678:	4463      	add	r3, ip
 800b67a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b67e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b682:	b29b      	uxth	r3, r3
 800b684:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b688:	4576      	cmp	r6, lr
 800b68a:	f849 3b04 	str.w	r3, [r9], #4
 800b68e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b692:	d8e5      	bhi.n	800b660 <__mdiff+0x88>
 800b694:	1b33      	subs	r3, r6, r4
 800b696:	3b15      	subs	r3, #21
 800b698:	f023 0303 	bic.w	r3, r3, #3
 800b69c:	3415      	adds	r4, #21
 800b69e:	3304      	adds	r3, #4
 800b6a0:	42a6      	cmp	r6, r4
 800b6a2:	bf38      	it	cc
 800b6a4:	2304      	movcc	r3, #4
 800b6a6:	441d      	add	r5, r3
 800b6a8:	445b      	add	r3, fp
 800b6aa:	461e      	mov	r6, r3
 800b6ac:	462c      	mov	r4, r5
 800b6ae:	4544      	cmp	r4, r8
 800b6b0:	d30e      	bcc.n	800b6d0 <__mdiff+0xf8>
 800b6b2:	f108 0103 	add.w	r1, r8, #3
 800b6b6:	1b49      	subs	r1, r1, r5
 800b6b8:	f021 0103 	bic.w	r1, r1, #3
 800b6bc:	3d03      	subs	r5, #3
 800b6be:	45a8      	cmp	r8, r5
 800b6c0:	bf38      	it	cc
 800b6c2:	2100      	movcc	r1, #0
 800b6c4:	440b      	add	r3, r1
 800b6c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b6ca:	b191      	cbz	r1, 800b6f2 <__mdiff+0x11a>
 800b6cc:	6117      	str	r7, [r2, #16]
 800b6ce:	e79d      	b.n	800b60c <__mdiff+0x34>
 800b6d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b6d4:	46e6      	mov	lr, ip
 800b6d6:	0c08      	lsrs	r0, r1, #16
 800b6d8:	fa1c fc81 	uxtah	ip, ip, r1
 800b6dc:	4471      	add	r1, lr
 800b6de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b6e2:	b289      	uxth	r1, r1
 800b6e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b6e8:	f846 1b04 	str.w	r1, [r6], #4
 800b6ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6f0:	e7dd      	b.n	800b6ae <__mdiff+0xd6>
 800b6f2:	3f01      	subs	r7, #1
 800b6f4:	e7e7      	b.n	800b6c6 <__mdiff+0xee>
 800b6f6:	bf00      	nop
 800b6f8:	0800eab1 	.word	0x0800eab1
 800b6fc:	0800eac2 	.word	0x0800eac2

0800b700 <__ulp>:
 800b700:	b082      	sub	sp, #8
 800b702:	ed8d 0b00 	vstr	d0, [sp]
 800b706:	9a01      	ldr	r2, [sp, #4]
 800b708:	4b0f      	ldr	r3, [pc, #60]	@ (800b748 <__ulp+0x48>)
 800b70a:	4013      	ands	r3, r2
 800b70c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b710:	2b00      	cmp	r3, #0
 800b712:	dc08      	bgt.n	800b726 <__ulp+0x26>
 800b714:	425b      	negs	r3, r3
 800b716:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b71a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b71e:	da04      	bge.n	800b72a <__ulp+0x2a>
 800b720:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b724:	4113      	asrs	r3, r2
 800b726:	2200      	movs	r2, #0
 800b728:	e008      	b.n	800b73c <__ulp+0x3c>
 800b72a:	f1a2 0314 	sub.w	r3, r2, #20
 800b72e:	2b1e      	cmp	r3, #30
 800b730:	bfda      	itte	le
 800b732:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b736:	40da      	lsrle	r2, r3
 800b738:	2201      	movgt	r2, #1
 800b73a:	2300      	movs	r3, #0
 800b73c:	4619      	mov	r1, r3
 800b73e:	4610      	mov	r0, r2
 800b740:	ec41 0b10 	vmov	d0, r0, r1
 800b744:	b002      	add	sp, #8
 800b746:	4770      	bx	lr
 800b748:	7ff00000 	.word	0x7ff00000

0800b74c <__b2d>:
 800b74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b750:	6906      	ldr	r6, [r0, #16]
 800b752:	f100 0814 	add.w	r8, r0, #20
 800b756:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b75a:	1f37      	subs	r7, r6, #4
 800b75c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b760:	4610      	mov	r0, r2
 800b762:	f7ff fd53 	bl	800b20c <__hi0bits>
 800b766:	f1c0 0320 	rsb	r3, r0, #32
 800b76a:	280a      	cmp	r0, #10
 800b76c:	600b      	str	r3, [r1, #0]
 800b76e:	491b      	ldr	r1, [pc, #108]	@ (800b7dc <__b2d+0x90>)
 800b770:	dc15      	bgt.n	800b79e <__b2d+0x52>
 800b772:	f1c0 0c0b 	rsb	ip, r0, #11
 800b776:	fa22 f30c 	lsr.w	r3, r2, ip
 800b77a:	45b8      	cmp	r8, r7
 800b77c:	ea43 0501 	orr.w	r5, r3, r1
 800b780:	bf34      	ite	cc
 800b782:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b786:	2300      	movcs	r3, #0
 800b788:	3015      	adds	r0, #21
 800b78a:	fa02 f000 	lsl.w	r0, r2, r0
 800b78e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b792:	4303      	orrs	r3, r0
 800b794:	461c      	mov	r4, r3
 800b796:	ec45 4b10 	vmov	d0, r4, r5
 800b79a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b79e:	45b8      	cmp	r8, r7
 800b7a0:	bf3a      	itte	cc
 800b7a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b7a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800b7aa:	2300      	movcs	r3, #0
 800b7ac:	380b      	subs	r0, #11
 800b7ae:	d012      	beq.n	800b7d6 <__b2d+0x8a>
 800b7b0:	f1c0 0120 	rsb	r1, r0, #32
 800b7b4:	fa23 f401 	lsr.w	r4, r3, r1
 800b7b8:	4082      	lsls	r2, r0
 800b7ba:	4322      	orrs	r2, r4
 800b7bc:	4547      	cmp	r7, r8
 800b7be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b7c2:	bf8c      	ite	hi
 800b7c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b7c8:	2200      	movls	r2, #0
 800b7ca:	4083      	lsls	r3, r0
 800b7cc:	40ca      	lsrs	r2, r1
 800b7ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	e7de      	b.n	800b794 <__b2d+0x48>
 800b7d6:	ea42 0501 	orr.w	r5, r2, r1
 800b7da:	e7db      	b.n	800b794 <__b2d+0x48>
 800b7dc:	3ff00000 	.word	0x3ff00000

0800b7e0 <__d2b>:
 800b7e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7e4:	460f      	mov	r7, r1
 800b7e6:	2101      	movs	r1, #1
 800b7e8:	ec59 8b10 	vmov	r8, r9, d0
 800b7ec:	4616      	mov	r6, r2
 800b7ee:	f7ff fc1b 	bl	800b028 <_Balloc>
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	b930      	cbnz	r0, 800b804 <__d2b+0x24>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	4b23      	ldr	r3, [pc, #140]	@ (800b888 <__d2b+0xa8>)
 800b7fa:	4824      	ldr	r0, [pc, #144]	@ (800b88c <__d2b+0xac>)
 800b7fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800b800:	f001 fb4e 	bl	800cea0 <__assert_func>
 800b804:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b808:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b80c:	b10d      	cbz	r5, 800b812 <__d2b+0x32>
 800b80e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b812:	9301      	str	r3, [sp, #4]
 800b814:	f1b8 0300 	subs.w	r3, r8, #0
 800b818:	d023      	beq.n	800b862 <__d2b+0x82>
 800b81a:	4668      	mov	r0, sp
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	f7ff fd14 	bl	800b24a <__lo0bits>
 800b822:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b826:	b1d0      	cbz	r0, 800b85e <__d2b+0x7e>
 800b828:	f1c0 0320 	rsb	r3, r0, #32
 800b82c:	fa02 f303 	lsl.w	r3, r2, r3
 800b830:	430b      	orrs	r3, r1
 800b832:	40c2      	lsrs	r2, r0
 800b834:	6163      	str	r3, [r4, #20]
 800b836:	9201      	str	r2, [sp, #4]
 800b838:	9b01      	ldr	r3, [sp, #4]
 800b83a:	61a3      	str	r3, [r4, #24]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	bf0c      	ite	eq
 800b840:	2201      	moveq	r2, #1
 800b842:	2202      	movne	r2, #2
 800b844:	6122      	str	r2, [r4, #16]
 800b846:	b1a5      	cbz	r5, 800b872 <__d2b+0x92>
 800b848:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b84c:	4405      	add	r5, r0
 800b84e:	603d      	str	r5, [r7, #0]
 800b850:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b854:	6030      	str	r0, [r6, #0]
 800b856:	4620      	mov	r0, r4
 800b858:	b003      	add	sp, #12
 800b85a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b85e:	6161      	str	r1, [r4, #20]
 800b860:	e7ea      	b.n	800b838 <__d2b+0x58>
 800b862:	a801      	add	r0, sp, #4
 800b864:	f7ff fcf1 	bl	800b24a <__lo0bits>
 800b868:	9b01      	ldr	r3, [sp, #4]
 800b86a:	6163      	str	r3, [r4, #20]
 800b86c:	3020      	adds	r0, #32
 800b86e:	2201      	movs	r2, #1
 800b870:	e7e8      	b.n	800b844 <__d2b+0x64>
 800b872:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b876:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b87a:	6038      	str	r0, [r7, #0]
 800b87c:	6918      	ldr	r0, [r3, #16]
 800b87e:	f7ff fcc5 	bl	800b20c <__hi0bits>
 800b882:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b886:	e7e5      	b.n	800b854 <__d2b+0x74>
 800b888:	0800eab1 	.word	0x0800eab1
 800b88c:	0800eac2 	.word	0x0800eac2

0800b890 <__ratio>:
 800b890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b894:	b085      	sub	sp, #20
 800b896:	e9cd 1000 	strd	r1, r0, [sp]
 800b89a:	a902      	add	r1, sp, #8
 800b89c:	f7ff ff56 	bl	800b74c <__b2d>
 800b8a0:	9800      	ldr	r0, [sp, #0]
 800b8a2:	a903      	add	r1, sp, #12
 800b8a4:	ec55 4b10 	vmov	r4, r5, d0
 800b8a8:	f7ff ff50 	bl	800b74c <__b2d>
 800b8ac:	9b01      	ldr	r3, [sp, #4]
 800b8ae:	6919      	ldr	r1, [r3, #16]
 800b8b0:	9b00      	ldr	r3, [sp, #0]
 800b8b2:	691b      	ldr	r3, [r3, #16]
 800b8b4:	1ac9      	subs	r1, r1, r3
 800b8b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b8ba:	1a9b      	subs	r3, r3, r2
 800b8bc:	ec5b ab10 	vmov	sl, fp, d0
 800b8c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	bfce      	itee	gt
 800b8c8:	462a      	movgt	r2, r5
 800b8ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b8ce:	465a      	movle	r2, fp
 800b8d0:	462f      	mov	r7, r5
 800b8d2:	46d9      	mov	r9, fp
 800b8d4:	bfcc      	ite	gt
 800b8d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b8da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b8de:	464b      	mov	r3, r9
 800b8e0:	4652      	mov	r2, sl
 800b8e2:	4620      	mov	r0, r4
 800b8e4:	4639      	mov	r1, r7
 800b8e6:	f7f4 ffb1 	bl	800084c <__aeabi_ddiv>
 800b8ea:	ec41 0b10 	vmov	d0, r0, r1
 800b8ee:	b005      	add	sp, #20
 800b8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8f4 <__copybits>:
 800b8f4:	3901      	subs	r1, #1
 800b8f6:	b570      	push	{r4, r5, r6, lr}
 800b8f8:	1149      	asrs	r1, r1, #5
 800b8fa:	6914      	ldr	r4, [r2, #16]
 800b8fc:	3101      	adds	r1, #1
 800b8fe:	f102 0314 	add.w	r3, r2, #20
 800b902:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b906:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b90a:	1f05      	subs	r5, r0, #4
 800b90c:	42a3      	cmp	r3, r4
 800b90e:	d30c      	bcc.n	800b92a <__copybits+0x36>
 800b910:	1aa3      	subs	r3, r4, r2
 800b912:	3b11      	subs	r3, #17
 800b914:	f023 0303 	bic.w	r3, r3, #3
 800b918:	3211      	adds	r2, #17
 800b91a:	42a2      	cmp	r2, r4
 800b91c:	bf88      	it	hi
 800b91e:	2300      	movhi	r3, #0
 800b920:	4418      	add	r0, r3
 800b922:	2300      	movs	r3, #0
 800b924:	4288      	cmp	r0, r1
 800b926:	d305      	bcc.n	800b934 <__copybits+0x40>
 800b928:	bd70      	pop	{r4, r5, r6, pc}
 800b92a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b92e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b932:	e7eb      	b.n	800b90c <__copybits+0x18>
 800b934:	f840 3b04 	str.w	r3, [r0], #4
 800b938:	e7f4      	b.n	800b924 <__copybits+0x30>

0800b93a <__any_on>:
 800b93a:	f100 0214 	add.w	r2, r0, #20
 800b93e:	6900      	ldr	r0, [r0, #16]
 800b940:	114b      	asrs	r3, r1, #5
 800b942:	4298      	cmp	r0, r3
 800b944:	b510      	push	{r4, lr}
 800b946:	db11      	blt.n	800b96c <__any_on+0x32>
 800b948:	dd0a      	ble.n	800b960 <__any_on+0x26>
 800b94a:	f011 011f 	ands.w	r1, r1, #31
 800b94e:	d007      	beq.n	800b960 <__any_on+0x26>
 800b950:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b954:	fa24 f001 	lsr.w	r0, r4, r1
 800b958:	fa00 f101 	lsl.w	r1, r0, r1
 800b95c:	428c      	cmp	r4, r1
 800b95e:	d10b      	bne.n	800b978 <__any_on+0x3e>
 800b960:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b964:	4293      	cmp	r3, r2
 800b966:	d803      	bhi.n	800b970 <__any_on+0x36>
 800b968:	2000      	movs	r0, #0
 800b96a:	bd10      	pop	{r4, pc}
 800b96c:	4603      	mov	r3, r0
 800b96e:	e7f7      	b.n	800b960 <__any_on+0x26>
 800b970:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b974:	2900      	cmp	r1, #0
 800b976:	d0f5      	beq.n	800b964 <__any_on+0x2a>
 800b978:	2001      	movs	r0, #1
 800b97a:	e7f6      	b.n	800b96a <__any_on+0x30>

0800b97c <sulp>:
 800b97c:	b570      	push	{r4, r5, r6, lr}
 800b97e:	4604      	mov	r4, r0
 800b980:	460d      	mov	r5, r1
 800b982:	ec45 4b10 	vmov	d0, r4, r5
 800b986:	4616      	mov	r6, r2
 800b988:	f7ff feba 	bl	800b700 <__ulp>
 800b98c:	ec51 0b10 	vmov	r0, r1, d0
 800b990:	b17e      	cbz	r6, 800b9b2 <sulp+0x36>
 800b992:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b996:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	dd09      	ble.n	800b9b2 <sulp+0x36>
 800b99e:	051b      	lsls	r3, r3, #20
 800b9a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b9a4:	2400      	movs	r4, #0
 800b9a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b9aa:	4622      	mov	r2, r4
 800b9ac:	462b      	mov	r3, r5
 800b9ae:	f7f4 fe23 	bl	80005f8 <__aeabi_dmul>
 800b9b2:	ec41 0b10 	vmov	d0, r0, r1
 800b9b6:	bd70      	pop	{r4, r5, r6, pc}

0800b9b8 <_strtod_l>:
 800b9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9bc:	b09f      	sub	sp, #124	@ 0x7c
 800b9be:	460c      	mov	r4, r1
 800b9c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800b9c6:	9005      	str	r0, [sp, #20]
 800b9c8:	f04f 0a00 	mov.w	sl, #0
 800b9cc:	f04f 0b00 	mov.w	fp, #0
 800b9d0:	460a      	mov	r2, r1
 800b9d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9d4:	7811      	ldrb	r1, [r2, #0]
 800b9d6:	292b      	cmp	r1, #43	@ 0x2b
 800b9d8:	d04a      	beq.n	800ba70 <_strtod_l+0xb8>
 800b9da:	d838      	bhi.n	800ba4e <_strtod_l+0x96>
 800b9dc:	290d      	cmp	r1, #13
 800b9de:	d832      	bhi.n	800ba46 <_strtod_l+0x8e>
 800b9e0:	2908      	cmp	r1, #8
 800b9e2:	d832      	bhi.n	800ba4a <_strtod_l+0x92>
 800b9e4:	2900      	cmp	r1, #0
 800b9e6:	d03b      	beq.n	800ba60 <_strtod_l+0xa8>
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800b9ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b9ee:	782a      	ldrb	r2, [r5, #0]
 800b9f0:	2a30      	cmp	r2, #48	@ 0x30
 800b9f2:	f040 80b2 	bne.w	800bb5a <_strtod_l+0x1a2>
 800b9f6:	786a      	ldrb	r2, [r5, #1]
 800b9f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b9fc:	2a58      	cmp	r2, #88	@ 0x58
 800b9fe:	d16e      	bne.n	800bade <_strtod_l+0x126>
 800ba00:	9302      	str	r3, [sp, #8]
 800ba02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba04:	9301      	str	r3, [sp, #4]
 800ba06:	ab1a      	add	r3, sp, #104	@ 0x68
 800ba08:	9300      	str	r3, [sp, #0]
 800ba0a:	4a8f      	ldr	r2, [pc, #572]	@ (800bc48 <_strtod_l+0x290>)
 800ba0c:	9805      	ldr	r0, [sp, #20]
 800ba0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ba10:	a919      	add	r1, sp, #100	@ 0x64
 800ba12:	f001 fadf 	bl	800cfd4 <__gethex>
 800ba16:	f010 060f 	ands.w	r6, r0, #15
 800ba1a:	4604      	mov	r4, r0
 800ba1c:	d005      	beq.n	800ba2a <_strtod_l+0x72>
 800ba1e:	2e06      	cmp	r6, #6
 800ba20:	d128      	bne.n	800ba74 <_strtod_l+0xbc>
 800ba22:	3501      	adds	r5, #1
 800ba24:	2300      	movs	r3, #0
 800ba26:	9519      	str	r5, [sp, #100]	@ 0x64
 800ba28:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	f040 858e 	bne.w	800c54e <_strtod_l+0xb96>
 800ba32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba34:	b1cb      	cbz	r3, 800ba6a <_strtod_l+0xb2>
 800ba36:	4652      	mov	r2, sl
 800ba38:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ba3c:	ec43 2b10 	vmov	d0, r2, r3
 800ba40:	b01f      	add	sp, #124	@ 0x7c
 800ba42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba46:	2920      	cmp	r1, #32
 800ba48:	d1ce      	bne.n	800b9e8 <_strtod_l+0x30>
 800ba4a:	3201      	adds	r2, #1
 800ba4c:	e7c1      	b.n	800b9d2 <_strtod_l+0x1a>
 800ba4e:	292d      	cmp	r1, #45	@ 0x2d
 800ba50:	d1ca      	bne.n	800b9e8 <_strtod_l+0x30>
 800ba52:	2101      	movs	r1, #1
 800ba54:	910e      	str	r1, [sp, #56]	@ 0x38
 800ba56:	1c51      	adds	r1, r2, #1
 800ba58:	9119      	str	r1, [sp, #100]	@ 0x64
 800ba5a:	7852      	ldrb	r2, [r2, #1]
 800ba5c:	2a00      	cmp	r2, #0
 800ba5e:	d1c5      	bne.n	800b9ec <_strtod_l+0x34>
 800ba60:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ba62:	9419      	str	r4, [sp, #100]	@ 0x64
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	f040 8570 	bne.w	800c54a <_strtod_l+0xb92>
 800ba6a:	4652      	mov	r2, sl
 800ba6c:	465b      	mov	r3, fp
 800ba6e:	e7e5      	b.n	800ba3c <_strtod_l+0x84>
 800ba70:	2100      	movs	r1, #0
 800ba72:	e7ef      	b.n	800ba54 <_strtod_l+0x9c>
 800ba74:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ba76:	b13a      	cbz	r2, 800ba88 <_strtod_l+0xd0>
 800ba78:	2135      	movs	r1, #53	@ 0x35
 800ba7a:	a81c      	add	r0, sp, #112	@ 0x70
 800ba7c:	f7ff ff3a 	bl	800b8f4 <__copybits>
 800ba80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba82:	9805      	ldr	r0, [sp, #20]
 800ba84:	f7ff fb10 	bl	800b0a8 <_Bfree>
 800ba88:	3e01      	subs	r6, #1
 800ba8a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ba8c:	2e04      	cmp	r6, #4
 800ba8e:	d806      	bhi.n	800ba9e <_strtod_l+0xe6>
 800ba90:	e8df f006 	tbb	[pc, r6]
 800ba94:	201d0314 	.word	0x201d0314
 800ba98:	14          	.byte	0x14
 800ba99:	00          	.byte	0x00
 800ba9a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ba9e:	05e1      	lsls	r1, r4, #23
 800baa0:	bf48      	it	mi
 800baa2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800baa6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800baaa:	0d1b      	lsrs	r3, r3, #20
 800baac:	051b      	lsls	r3, r3, #20
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1bb      	bne.n	800ba2a <_strtod_l+0x72>
 800bab2:	f7fe fb1d 	bl	800a0f0 <__errno>
 800bab6:	2322      	movs	r3, #34	@ 0x22
 800bab8:	6003      	str	r3, [r0, #0]
 800baba:	e7b6      	b.n	800ba2a <_strtod_l+0x72>
 800babc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bac0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bac4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bac8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bacc:	e7e7      	b.n	800ba9e <_strtod_l+0xe6>
 800bace:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800bc50 <_strtod_l+0x298>
 800bad2:	e7e4      	b.n	800ba9e <_strtod_l+0xe6>
 800bad4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bad8:	f04f 3aff 	mov.w	sl, #4294967295
 800badc:	e7df      	b.n	800ba9e <_strtod_l+0xe6>
 800bade:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bae0:	1c5a      	adds	r2, r3, #1
 800bae2:	9219      	str	r2, [sp, #100]	@ 0x64
 800bae4:	785b      	ldrb	r3, [r3, #1]
 800bae6:	2b30      	cmp	r3, #48	@ 0x30
 800bae8:	d0f9      	beq.n	800bade <_strtod_l+0x126>
 800baea:	2b00      	cmp	r3, #0
 800baec:	d09d      	beq.n	800ba2a <_strtod_l+0x72>
 800baee:	2301      	movs	r3, #1
 800baf0:	2700      	movs	r7, #0
 800baf2:	9308      	str	r3, [sp, #32]
 800baf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800baf6:	930c      	str	r3, [sp, #48]	@ 0x30
 800baf8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800bafa:	46b9      	mov	r9, r7
 800bafc:	220a      	movs	r2, #10
 800bafe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bb00:	7805      	ldrb	r5, [r0, #0]
 800bb02:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bb06:	b2d9      	uxtb	r1, r3
 800bb08:	2909      	cmp	r1, #9
 800bb0a:	d928      	bls.n	800bb5e <_strtod_l+0x1a6>
 800bb0c:	494f      	ldr	r1, [pc, #316]	@ (800bc4c <_strtod_l+0x294>)
 800bb0e:	2201      	movs	r2, #1
 800bb10:	f001 f97a 	bl	800ce08 <strncmp>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d032      	beq.n	800bb7e <_strtod_l+0x1c6>
 800bb18:	2000      	movs	r0, #0
 800bb1a:	462a      	mov	r2, r5
 800bb1c:	900a      	str	r0, [sp, #40]	@ 0x28
 800bb1e:	464d      	mov	r5, r9
 800bb20:	4603      	mov	r3, r0
 800bb22:	2a65      	cmp	r2, #101	@ 0x65
 800bb24:	d001      	beq.n	800bb2a <_strtod_l+0x172>
 800bb26:	2a45      	cmp	r2, #69	@ 0x45
 800bb28:	d114      	bne.n	800bb54 <_strtod_l+0x19c>
 800bb2a:	b91d      	cbnz	r5, 800bb34 <_strtod_l+0x17c>
 800bb2c:	9a08      	ldr	r2, [sp, #32]
 800bb2e:	4302      	orrs	r2, r0
 800bb30:	d096      	beq.n	800ba60 <_strtod_l+0xa8>
 800bb32:	2500      	movs	r5, #0
 800bb34:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bb36:	1c62      	adds	r2, r4, #1
 800bb38:	9219      	str	r2, [sp, #100]	@ 0x64
 800bb3a:	7862      	ldrb	r2, [r4, #1]
 800bb3c:	2a2b      	cmp	r2, #43	@ 0x2b
 800bb3e:	d07a      	beq.n	800bc36 <_strtod_l+0x27e>
 800bb40:	2a2d      	cmp	r2, #45	@ 0x2d
 800bb42:	d07e      	beq.n	800bc42 <_strtod_l+0x28a>
 800bb44:	f04f 0c00 	mov.w	ip, #0
 800bb48:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bb4c:	2909      	cmp	r1, #9
 800bb4e:	f240 8085 	bls.w	800bc5c <_strtod_l+0x2a4>
 800bb52:	9419      	str	r4, [sp, #100]	@ 0x64
 800bb54:	f04f 0800 	mov.w	r8, #0
 800bb58:	e0a5      	b.n	800bca6 <_strtod_l+0x2ee>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	e7c8      	b.n	800baf0 <_strtod_l+0x138>
 800bb5e:	f1b9 0f08 	cmp.w	r9, #8
 800bb62:	bfd8      	it	le
 800bb64:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800bb66:	f100 0001 	add.w	r0, r0, #1
 800bb6a:	bfda      	itte	le
 800bb6c:	fb02 3301 	mlale	r3, r2, r1, r3
 800bb70:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800bb72:	fb02 3707 	mlagt	r7, r2, r7, r3
 800bb76:	f109 0901 	add.w	r9, r9, #1
 800bb7a:	9019      	str	r0, [sp, #100]	@ 0x64
 800bb7c:	e7bf      	b.n	800bafe <_strtod_l+0x146>
 800bb7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb80:	1c5a      	adds	r2, r3, #1
 800bb82:	9219      	str	r2, [sp, #100]	@ 0x64
 800bb84:	785a      	ldrb	r2, [r3, #1]
 800bb86:	f1b9 0f00 	cmp.w	r9, #0
 800bb8a:	d03b      	beq.n	800bc04 <_strtod_l+0x24c>
 800bb8c:	900a      	str	r0, [sp, #40]	@ 0x28
 800bb8e:	464d      	mov	r5, r9
 800bb90:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800bb94:	2b09      	cmp	r3, #9
 800bb96:	d912      	bls.n	800bbbe <_strtod_l+0x206>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e7c2      	b.n	800bb22 <_strtod_l+0x16a>
 800bb9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb9e:	1c5a      	adds	r2, r3, #1
 800bba0:	9219      	str	r2, [sp, #100]	@ 0x64
 800bba2:	785a      	ldrb	r2, [r3, #1]
 800bba4:	3001      	adds	r0, #1
 800bba6:	2a30      	cmp	r2, #48	@ 0x30
 800bba8:	d0f8      	beq.n	800bb9c <_strtod_l+0x1e4>
 800bbaa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800bbae:	2b08      	cmp	r3, #8
 800bbb0:	f200 84d2 	bhi.w	800c558 <_strtod_l+0xba0>
 800bbb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bbb6:	900a      	str	r0, [sp, #40]	@ 0x28
 800bbb8:	2000      	movs	r0, #0
 800bbba:	930c      	str	r3, [sp, #48]	@ 0x30
 800bbbc:	4605      	mov	r5, r0
 800bbbe:	3a30      	subs	r2, #48	@ 0x30
 800bbc0:	f100 0301 	add.w	r3, r0, #1
 800bbc4:	d018      	beq.n	800bbf8 <_strtod_l+0x240>
 800bbc6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bbc8:	4419      	add	r1, r3
 800bbca:	910a      	str	r1, [sp, #40]	@ 0x28
 800bbcc:	462e      	mov	r6, r5
 800bbce:	f04f 0e0a 	mov.w	lr, #10
 800bbd2:	1c71      	adds	r1, r6, #1
 800bbd4:	eba1 0c05 	sub.w	ip, r1, r5
 800bbd8:	4563      	cmp	r3, ip
 800bbda:	dc15      	bgt.n	800bc08 <_strtod_l+0x250>
 800bbdc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800bbe0:	182b      	adds	r3, r5, r0
 800bbe2:	2b08      	cmp	r3, #8
 800bbe4:	f105 0501 	add.w	r5, r5, #1
 800bbe8:	4405      	add	r5, r0
 800bbea:	dc1a      	bgt.n	800bc22 <_strtod_l+0x26a>
 800bbec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bbee:	230a      	movs	r3, #10
 800bbf0:	fb03 2301 	mla	r3, r3, r1, r2
 800bbf4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bbfa:	1c51      	adds	r1, r2, #1
 800bbfc:	9119      	str	r1, [sp, #100]	@ 0x64
 800bbfe:	7852      	ldrb	r2, [r2, #1]
 800bc00:	4618      	mov	r0, r3
 800bc02:	e7c5      	b.n	800bb90 <_strtod_l+0x1d8>
 800bc04:	4648      	mov	r0, r9
 800bc06:	e7ce      	b.n	800bba6 <_strtod_l+0x1ee>
 800bc08:	2e08      	cmp	r6, #8
 800bc0a:	dc05      	bgt.n	800bc18 <_strtod_l+0x260>
 800bc0c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bc0e:	fb0e f606 	mul.w	r6, lr, r6
 800bc12:	960b      	str	r6, [sp, #44]	@ 0x2c
 800bc14:	460e      	mov	r6, r1
 800bc16:	e7dc      	b.n	800bbd2 <_strtod_l+0x21a>
 800bc18:	2910      	cmp	r1, #16
 800bc1a:	bfd8      	it	le
 800bc1c:	fb0e f707 	mulle.w	r7, lr, r7
 800bc20:	e7f8      	b.n	800bc14 <_strtod_l+0x25c>
 800bc22:	2b0f      	cmp	r3, #15
 800bc24:	bfdc      	itt	le
 800bc26:	230a      	movle	r3, #10
 800bc28:	fb03 2707 	mlale	r7, r3, r7, r2
 800bc2c:	e7e3      	b.n	800bbf6 <_strtod_l+0x23e>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc32:	2301      	movs	r3, #1
 800bc34:	e77a      	b.n	800bb2c <_strtod_l+0x174>
 800bc36:	f04f 0c00 	mov.w	ip, #0
 800bc3a:	1ca2      	adds	r2, r4, #2
 800bc3c:	9219      	str	r2, [sp, #100]	@ 0x64
 800bc3e:	78a2      	ldrb	r2, [r4, #2]
 800bc40:	e782      	b.n	800bb48 <_strtod_l+0x190>
 800bc42:	f04f 0c01 	mov.w	ip, #1
 800bc46:	e7f8      	b.n	800bc3a <_strtod_l+0x282>
 800bc48:	0800ece4 	.word	0x0800ece4
 800bc4c:	0800eb1b 	.word	0x0800eb1b
 800bc50:	7ff00000 	.word	0x7ff00000
 800bc54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bc56:	1c51      	adds	r1, r2, #1
 800bc58:	9119      	str	r1, [sp, #100]	@ 0x64
 800bc5a:	7852      	ldrb	r2, [r2, #1]
 800bc5c:	2a30      	cmp	r2, #48	@ 0x30
 800bc5e:	d0f9      	beq.n	800bc54 <_strtod_l+0x29c>
 800bc60:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bc64:	2908      	cmp	r1, #8
 800bc66:	f63f af75 	bhi.w	800bb54 <_strtod_l+0x19c>
 800bc6a:	3a30      	subs	r2, #48	@ 0x30
 800bc6c:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bc70:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bc72:	f04f 080a 	mov.w	r8, #10
 800bc76:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bc78:	1c56      	adds	r6, r2, #1
 800bc7a:	9619      	str	r6, [sp, #100]	@ 0x64
 800bc7c:	7852      	ldrb	r2, [r2, #1]
 800bc7e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bc82:	f1be 0f09 	cmp.w	lr, #9
 800bc86:	d939      	bls.n	800bcfc <_strtod_l+0x344>
 800bc88:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bc8a:	1a76      	subs	r6, r6, r1
 800bc8c:	2e08      	cmp	r6, #8
 800bc8e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bc92:	dc03      	bgt.n	800bc9c <_strtod_l+0x2e4>
 800bc94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc96:	4588      	cmp	r8, r1
 800bc98:	bfa8      	it	ge
 800bc9a:	4688      	movge	r8, r1
 800bc9c:	f1bc 0f00 	cmp.w	ip, #0
 800bca0:	d001      	beq.n	800bca6 <_strtod_l+0x2ee>
 800bca2:	f1c8 0800 	rsb	r8, r8, #0
 800bca6:	2d00      	cmp	r5, #0
 800bca8:	d14e      	bne.n	800bd48 <_strtod_l+0x390>
 800bcaa:	9908      	ldr	r1, [sp, #32]
 800bcac:	4308      	orrs	r0, r1
 800bcae:	f47f aebc 	bne.w	800ba2a <_strtod_l+0x72>
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f47f aed4 	bne.w	800ba60 <_strtod_l+0xa8>
 800bcb8:	2a69      	cmp	r2, #105	@ 0x69
 800bcba:	d028      	beq.n	800bd0e <_strtod_l+0x356>
 800bcbc:	dc25      	bgt.n	800bd0a <_strtod_l+0x352>
 800bcbe:	2a49      	cmp	r2, #73	@ 0x49
 800bcc0:	d025      	beq.n	800bd0e <_strtod_l+0x356>
 800bcc2:	2a4e      	cmp	r2, #78	@ 0x4e
 800bcc4:	f47f aecc 	bne.w	800ba60 <_strtod_l+0xa8>
 800bcc8:	499a      	ldr	r1, [pc, #616]	@ (800bf34 <_strtod_l+0x57c>)
 800bcca:	a819      	add	r0, sp, #100	@ 0x64
 800bccc:	f001 fba4 	bl	800d418 <__match>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	f43f aec5 	beq.w	800ba60 <_strtod_l+0xa8>
 800bcd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	2b28      	cmp	r3, #40	@ 0x28
 800bcdc:	d12e      	bne.n	800bd3c <_strtod_l+0x384>
 800bcde:	4996      	ldr	r1, [pc, #600]	@ (800bf38 <_strtod_l+0x580>)
 800bce0:	aa1c      	add	r2, sp, #112	@ 0x70
 800bce2:	a819      	add	r0, sp, #100	@ 0x64
 800bce4:	f001 fbac 	bl	800d440 <__hexnan>
 800bce8:	2805      	cmp	r0, #5
 800bcea:	d127      	bne.n	800bd3c <_strtod_l+0x384>
 800bcec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bcee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bcf2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bcf6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bcfa:	e696      	b.n	800ba2a <_strtod_l+0x72>
 800bcfc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bcfe:	fb08 2101 	mla	r1, r8, r1, r2
 800bd02:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bd06:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd08:	e7b5      	b.n	800bc76 <_strtod_l+0x2be>
 800bd0a:	2a6e      	cmp	r2, #110	@ 0x6e
 800bd0c:	e7da      	b.n	800bcc4 <_strtod_l+0x30c>
 800bd0e:	498b      	ldr	r1, [pc, #556]	@ (800bf3c <_strtod_l+0x584>)
 800bd10:	a819      	add	r0, sp, #100	@ 0x64
 800bd12:	f001 fb81 	bl	800d418 <__match>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	f43f aea2 	beq.w	800ba60 <_strtod_l+0xa8>
 800bd1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bd1e:	4988      	ldr	r1, [pc, #544]	@ (800bf40 <_strtod_l+0x588>)
 800bd20:	3b01      	subs	r3, #1
 800bd22:	a819      	add	r0, sp, #100	@ 0x64
 800bd24:	9319      	str	r3, [sp, #100]	@ 0x64
 800bd26:	f001 fb77 	bl	800d418 <__match>
 800bd2a:	b910      	cbnz	r0, 800bd32 <_strtod_l+0x37a>
 800bd2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bd2e:	3301      	adds	r3, #1
 800bd30:	9319      	str	r3, [sp, #100]	@ 0x64
 800bd32:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800bf50 <_strtod_l+0x598>
 800bd36:	f04f 0a00 	mov.w	sl, #0
 800bd3a:	e676      	b.n	800ba2a <_strtod_l+0x72>
 800bd3c:	4881      	ldr	r0, [pc, #516]	@ (800bf44 <_strtod_l+0x58c>)
 800bd3e:	f001 f8a7 	bl	800ce90 <nan>
 800bd42:	ec5b ab10 	vmov	sl, fp, d0
 800bd46:	e670      	b.n	800ba2a <_strtod_l+0x72>
 800bd48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd4a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800bd4c:	eba8 0303 	sub.w	r3, r8, r3
 800bd50:	f1b9 0f00 	cmp.w	r9, #0
 800bd54:	bf08      	it	eq
 800bd56:	46a9      	moveq	r9, r5
 800bd58:	2d10      	cmp	r5, #16
 800bd5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd5c:	462c      	mov	r4, r5
 800bd5e:	bfa8      	it	ge
 800bd60:	2410      	movge	r4, #16
 800bd62:	f7f4 fbcf 	bl	8000504 <__aeabi_ui2d>
 800bd66:	2d09      	cmp	r5, #9
 800bd68:	4682      	mov	sl, r0
 800bd6a:	468b      	mov	fp, r1
 800bd6c:	dc13      	bgt.n	800bd96 <_strtod_l+0x3de>
 800bd6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	f43f ae5a 	beq.w	800ba2a <_strtod_l+0x72>
 800bd76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd78:	dd78      	ble.n	800be6c <_strtod_l+0x4b4>
 800bd7a:	2b16      	cmp	r3, #22
 800bd7c:	dc5f      	bgt.n	800be3e <_strtod_l+0x486>
 800bd7e:	4972      	ldr	r1, [pc, #456]	@ (800bf48 <_strtod_l+0x590>)
 800bd80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bd84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd88:	4652      	mov	r2, sl
 800bd8a:	465b      	mov	r3, fp
 800bd8c:	f7f4 fc34 	bl	80005f8 <__aeabi_dmul>
 800bd90:	4682      	mov	sl, r0
 800bd92:	468b      	mov	fp, r1
 800bd94:	e649      	b.n	800ba2a <_strtod_l+0x72>
 800bd96:	4b6c      	ldr	r3, [pc, #432]	@ (800bf48 <_strtod_l+0x590>)
 800bd98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800bda0:	f7f4 fc2a 	bl	80005f8 <__aeabi_dmul>
 800bda4:	4682      	mov	sl, r0
 800bda6:	4638      	mov	r0, r7
 800bda8:	468b      	mov	fp, r1
 800bdaa:	f7f4 fbab 	bl	8000504 <__aeabi_ui2d>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	4650      	mov	r0, sl
 800bdb4:	4659      	mov	r1, fp
 800bdb6:	f7f4 fa69 	bl	800028c <__adddf3>
 800bdba:	2d0f      	cmp	r5, #15
 800bdbc:	4682      	mov	sl, r0
 800bdbe:	468b      	mov	fp, r1
 800bdc0:	ddd5      	ble.n	800bd6e <_strtod_l+0x3b6>
 800bdc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdc4:	1b2c      	subs	r4, r5, r4
 800bdc6:	441c      	add	r4, r3
 800bdc8:	2c00      	cmp	r4, #0
 800bdca:	f340 8093 	ble.w	800bef4 <_strtod_l+0x53c>
 800bdce:	f014 030f 	ands.w	r3, r4, #15
 800bdd2:	d00a      	beq.n	800bdea <_strtod_l+0x432>
 800bdd4:	495c      	ldr	r1, [pc, #368]	@ (800bf48 <_strtod_l+0x590>)
 800bdd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bdda:	4652      	mov	r2, sl
 800bddc:	465b      	mov	r3, fp
 800bdde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bde2:	f7f4 fc09 	bl	80005f8 <__aeabi_dmul>
 800bde6:	4682      	mov	sl, r0
 800bde8:	468b      	mov	fp, r1
 800bdea:	f034 040f 	bics.w	r4, r4, #15
 800bdee:	d073      	beq.n	800bed8 <_strtod_l+0x520>
 800bdf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800bdf4:	dd49      	ble.n	800be8a <_strtod_l+0x4d2>
 800bdf6:	2400      	movs	r4, #0
 800bdf8:	46a0      	mov	r8, r4
 800bdfa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bdfc:	46a1      	mov	r9, r4
 800bdfe:	9a05      	ldr	r2, [sp, #20]
 800be00:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800bf50 <_strtod_l+0x598>
 800be04:	2322      	movs	r3, #34	@ 0x22
 800be06:	6013      	str	r3, [r2, #0]
 800be08:	f04f 0a00 	mov.w	sl, #0
 800be0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be0e:	2b00      	cmp	r3, #0
 800be10:	f43f ae0b 	beq.w	800ba2a <_strtod_l+0x72>
 800be14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be16:	9805      	ldr	r0, [sp, #20]
 800be18:	f7ff f946 	bl	800b0a8 <_Bfree>
 800be1c:	9805      	ldr	r0, [sp, #20]
 800be1e:	4649      	mov	r1, r9
 800be20:	f7ff f942 	bl	800b0a8 <_Bfree>
 800be24:	9805      	ldr	r0, [sp, #20]
 800be26:	4641      	mov	r1, r8
 800be28:	f7ff f93e 	bl	800b0a8 <_Bfree>
 800be2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be2e:	9805      	ldr	r0, [sp, #20]
 800be30:	f7ff f93a 	bl	800b0a8 <_Bfree>
 800be34:	9805      	ldr	r0, [sp, #20]
 800be36:	4621      	mov	r1, r4
 800be38:	f7ff f936 	bl	800b0a8 <_Bfree>
 800be3c:	e5f5      	b.n	800ba2a <_strtod_l+0x72>
 800be3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800be44:	4293      	cmp	r3, r2
 800be46:	dbbc      	blt.n	800bdc2 <_strtod_l+0x40a>
 800be48:	4c3f      	ldr	r4, [pc, #252]	@ (800bf48 <_strtod_l+0x590>)
 800be4a:	f1c5 050f 	rsb	r5, r5, #15
 800be4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800be52:	4652      	mov	r2, sl
 800be54:	465b      	mov	r3, fp
 800be56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be5a:	f7f4 fbcd 	bl	80005f8 <__aeabi_dmul>
 800be5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be60:	1b5d      	subs	r5, r3, r5
 800be62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800be66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800be6a:	e78f      	b.n	800bd8c <_strtod_l+0x3d4>
 800be6c:	3316      	adds	r3, #22
 800be6e:	dba8      	blt.n	800bdc2 <_strtod_l+0x40a>
 800be70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be72:	eba3 0808 	sub.w	r8, r3, r8
 800be76:	4b34      	ldr	r3, [pc, #208]	@ (800bf48 <_strtod_l+0x590>)
 800be78:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800be7c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800be80:	4650      	mov	r0, sl
 800be82:	4659      	mov	r1, fp
 800be84:	f7f4 fce2 	bl	800084c <__aeabi_ddiv>
 800be88:	e782      	b.n	800bd90 <_strtod_l+0x3d8>
 800be8a:	2300      	movs	r3, #0
 800be8c:	4f2f      	ldr	r7, [pc, #188]	@ (800bf4c <_strtod_l+0x594>)
 800be8e:	1124      	asrs	r4, r4, #4
 800be90:	4650      	mov	r0, sl
 800be92:	4659      	mov	r1, fp
 800be94:	461e      	mov	r6, r3
 800be96:	2c01      	cmp	r4, #1
 800be98:	dc21      	bgt.n	800bede <_strtod_l+0x526>
 800be9a:	b10b      	cbz	r3, 800bea0 <_strtod_l+0x4e8>
 800be9c:	4682      	mov	sl, r0
 800be9e:	468b      	mov	fp, r1
 800bea0:	492a      	ldr	r1, [pc, #168]	@ (800bf4c <_strtod_l+0x594>)
 800bea2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bea6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800beaa:	4652      	mov	r2, sl
 800beac:	465b      	mov	r3, fp
 800beae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beb2:	f7f4 fba1 	bl	80005f8 <__aeabi_dmul>
 800beb6:	4b26      	ldr	r3, [pc, #152]	@ (800bf50 <_strtod_l+0x598>)
 800beb8:	460a      	mov	r2, r1
 800beba:	400b      	ands	r3, r1
 800bebc:	4925      	ldr	r1, [pc, #148]	@ (800bf54 <_strtod_l+0x59c>)
 800bebe:	428b      	cmp	r3, r1
 800bec0:	4682      	mov	sl, r0
 800bec2:	d898      	bhi.n	800bdf6 <_strtod_l+0x43e>
 800bec4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bec8:	428b      	cmp	r3, r1
 800beca:	bf86      	itte	hi
 800becc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800bf58 <_strtod_l+0x5a0>
 800bed0:	f04f 3aff 	movhi.w	sl, #4294967295
 800bed4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bed8:	2300      	movs	r3, #0
 800beda:	9308      	str	r3, [sp, #32]
 800bedc:	e076      	b.n	800bfcc <_strtod_l+0x614>
 800bede:	07e2      	lsls	r2, r4, #31
 800bee0:	d504      	bpl.n	800beec <_strtod_l+0x534>
 800bee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bee6:	f7f4 fb87 	bl	80005f8 <__aeabi_dmul>
 800beea:	2301      	movs	r3, #1
 800beec:	3601      	adds	r6, #1
 800beee:	1064      	asrs	r4, r4, #1
 800bef0:	3708      	adds	r7, #8
 800bef2:	e7d0      	b.n	800be96 <_strtod_l+0x4de>
 800bef4:	d0f0      	beq.n	800bed8 <_strtod_l+0x520>
 800bef6:	4264      	negs	r4, r4
 800bef8:	f014 020f 	ands.w	r2, r4, #15
 800befc:	d00a      	beq.n	800bf14 <_strtod_l+0x55c>
 800befe:	4b12      	ldr	r3, [pc, #72]	@ (800bf48 <_strtod_l+0x590>)
 800bf00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf04:	4650      	mov	r0, sl
 800bf06:	4659      	mov	r1, fp
 800bf08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0c:	f7f4 fc9e 	bl	800084c <__aeabi_ddiv>
 800bf10:	4682      	mov	sl, r0
 800bf12:	468b      	mov	fp, r1
 800bf14:	1124      	asrs	r4, r4, #4
 800bf16:	d0df      	beq.n	800bed8 <_strtod_l+0x520>
 800bf18:	2c1f      	cmp	r4, #31
 800bf1a:	dd1f      	ble.n	800bf5c <_strtod_l+0x5a4>
 800bf1c:	2400      	movs	r4, #0
 800bf1e:	46a0      	mov	r8, r4
 800bf20:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bf22:	46a1      	mov	r9, r4
 800bf24:	9a05      	ldr	r2, [sp, #20]
 800bf26:	2322      	movs	r3, #34	@ 0x22
 800bf28:	f04f 0a00 	mov.w	sl, #0
 800bf2c:	f04f 0b00 	mov.w	fp, #0
 800bf30:	6013      	str	r3, [r2, #0]
 800bf32:	e76b      	b.n	800be0c <_strtod_l+0x454>
 800bf34:	0800ea09 	.word	0x0800ea09
 800bf38:	0800ecd0 	.word	0x0800ecd0
 800bf3c:	0800ea01 	.word	0x0800ea01
 800bf40:	0800ea38 	.word	0x0800ea38
 800bf44:	0800eb71 	.word	0x0800eb71
 800bf48:	0800ec08 	.word	0x0800ec08
 800bf4c:	0800ebe0 	.word	0x0800ebe0
 800bf50:	7ff00000 	.word	0x7ff00000
 800bf54:	7ca00000 	.word	0x7ca00000
 800bf58:	7fefffff 	.word	0x7fefffff
 800bf5c:	f014 0310 	ands.w	r3, r4, #16
 800bf60:	bf18      	it	ne
 800bf62:	236a      	movne	r3, #106	@ 0x6a
 800bf64:	4ea9      	ldr	r6, [pc, #676]	@ (800c20c <_strtod_l+0x854>)
 800bf66:	9308      	str	r3, [sp, #32]
 800bf68:	4650      	mov	r0, sl
 800bf6a:	4659      	mov	r1, fp
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	07e7      	lsls	r7, r4, #31
 800bf70:	d504      	bpl.n	800bf7c <_strtod_l+0x5c4>
 800bf72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bf76:	f7f4 fb3f 	bl	80005f8 <__aeabi_dmul>
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	1064      	asrs	r4, r4, #1
 800bf7e:	f106 0608 	add.w	r6, r6, #8
 800bf82:	d1f4      	bne.n	800bf6e <_strtod_l+0x5b6>
 800bf84:	b10b      	cbz	r3, 800bf8a <_strtod_l+0x5d2>
 800bf86:	4682      	mov	sl, r0
 800bf88:	468b      	mov	fp, r1
 800bf8a:	9b08      	ldr	r3, [sp, #32]
 800bf8c:	b1b3      	cbz	r3, 800bfbc <_strtod_l+0x604>
 800bf8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bf92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	4659      	mov	r1, fp
 800bf9a:	dd0f      	ble.n	800bfbc <_strtod_l+0x604>
 800bf9c:	2b1f      	cmp	r3, #31
 800bf9e:	dd56      	ble.n	800c04e <_strtod_l+0x696>
 800bfa0:	2b34      	cmp	r3, #52	@ 0x34
 800bfa2:	bfde      	ittt	le
 800bfa4:	f04f 33ff 	movle.w	r3, #4294967295
 800bfa8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bfac:	4093      	lslle	r3, r2
 800bfae:	f04f 0a00 	mov.w	sl, #0
 800bfb2:	bfcc      	ite	gt
 800bfb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bfb8:	ea03 0b01 	andle.w	fp, r3, r1
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	4650      	mov	r0, sl
 800bfc2:	4659      	mov	r1, fp
 800bfc4:	f7f4 fd80 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfc8:	2800      	cmp	r0, #0
 800bfca:	d1a7      	bne.n	800bf1c <_strtod_l+0x564>
 800bfcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bfce:	9300      	str	r3, [sp, #0]
 800bfd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bfd2:	9805      	ldr	r0, [sp, #20]
 800bfd4:	462b      	mov	r3, r5
 800bfd6:	464a      	mov	r2, r9
 800bfd8:	f7ff f8ce 	bl	800b178 <__s2b>
 800bfdc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	f43f af09 	beq.w	800bdf6 <_strtod_l+0x43e>
 800bfe4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfe6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfe8:	2a00      	cmp	r2, #0
 800bfea:	eba3 0308 	sub.w	r3, r3, r8
 800bfee:	bfa8      	it	ge
 800bff0:	2300      	movge	r3, #0
 800bff2:	9312      	str	r3, [sp, #72]	@ 0x48
 800bff4:	2400      	movs	r4, #0
 800bff6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bffa:	9316      	str	r3, [sp, #88]	@ 0x58
 800bffc:	46a0      	mov	r8, r4
 800bffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c000:	9805      	ldr	r0, [sp, #20]
 800c002:	6859      	ldr	r1, [r3, #4]
 800c004:	f7ff f810 	bl	800b028 <_Balloc>
 800c008:	4681      	mov	r9, r0
 800c00a:	2800      	cmp	r0, #0
 800c00c:	f43f aef7 	beq.w	800bdfe <_strtod_l+0x446>
 800c010:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c012:	691a      	ldr	r2, [r3, #16]
 800c014:	3202      	adds	r2, #2
 800c016:	f103 010c 	add.w	r1, r3, #12
 800c01a:	0092      	lsls	r2, r2, #2
 800c01c:	300c      	adds	r0, #12
 800c01e:	f7fe f894 	bl	800a14a <memcpy>
 800c022:	ec4b ab10 	vmov	d0, sl, fp
 800c026:	9805      	ldr	r0, [sp, #20]
 800c028:	aa1c      	add	r2, sp, #112	@ 0x70
 800c02a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c02c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c030:	f7ff fbd6 	bl	800b7e0 <__d2b>
 800c034:	901a      	str	r0, [sp, #104]	@ 0x68
 800c036:	2800      	cmp	r0, #0
 800c038:	f43f aee1 	beq.w	800bdfe <_strtod_l+0x446>
 800c03c:	9805      	ldr	r0, [sp, #20]
 800c03e:	2101      	movs	r1, #1
 800c040:	f7ff f930 	bl	800b2a4 <__i2b>
 800c044:	4680      	mov	r8, r0
 800c046:	b948      	cbnz	r0, 800c05c <_strtod_l+0x6a4>
 800c048:	f04f 0800 	mov.w	r8, #0
 800c04c:	e6d7      	b.n	800bdfe <_strtod_l+0x446>
 800c04e:	f04f 32ff 	mov.w	r2, #4294967295
 800c052:	fa02 f303 	lsl.w	r3, r2, r3
 800c056:	ea03 0a0a 	and.w	sl, r3, sl
 800c05a:	e7af      	b.n	800bfbc <_strtod_l+0x604>
 800c05c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c05e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c060:	2d00      	cmp	r5, #0
 800c062:	bfab      	itete	ge
 800c064:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c066:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c068:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c06a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c06c:	bfac      	ite	ge
 800c06e:	18ef      	addge	r7, r5, r3
 800c070:	1b5e      	sublt	r6, r3, r5
 800c072:	9b08      	ldr	r3, [sp, #32]
 800c074:	1aed      	subs	r5, r5, r3
 800c076:	4415      	add	r5, r2
 800c078:	4b65      	ldr	r3, [pc, #404]	@ (800c210 <_strtod_l+0x858>)
 800c07a:	3d01      	subs	r5, #1
 800c07c:	429d      	cmp	r5, r3
 800c07e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c082:	da50      	bge.n	800c126 <_strtod_l+0x76e>
 800c084:	1b5b      	subs	r3, r3, r5
 800c086:	2b1f      	cmp	r3, #31
 800c088:	eba2 0203 	sub.w	r2, r2, r3
 800c08c:	f04f 0101 	mov.w	r1, #1
 800c090:	dc3d      	bgt.n	800c10e <_strtod_l+0x756>
 800c092:	fa01 f303 	lsl.w	r3, r1, r3
 800c096:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c098:	2300      	movs	r3, #0
 800c09a:	9310      	str	r3, [sp, #64]	@ 0x40
 800c09c:	18bd      	adds	r5, r7, r2
 800c09e:	9b08      	ldr	r3, [sp, #32]
 800c0a0:	42af      	cmp	r7, r5
 800c0a2:	4416      	add	r6, r2
 800c0a4:	441e      	add	r6, r3
 800c0a6:	463b      	mov	r3, r7
 800c0a8:	bfa8      	it	ge
 800c0aa:	462b      	movge	r3, r5
 800c0ac:	42b3      	cmp	r3, r6
 800c0ae:	bfa8      	it	ge
 800c0b0:	4633      	movge	r3, r6
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	bfc2      	ittt	gt
 800c0b6:	1aed      	subgt	r5, r5, r3
 800c0b8:	1af6      	subgt	r6, r6, r3
 800c0ba:	1aff      	subgt	r7, r7, r3
 800c0bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	dd16      	ble.n	800c0f0 <_strtod_l+0x738>
 800c0c2:	4641      	mov	r1, r8
 800c0c4:	9805      	ldr	r0, [sp, #20]
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	f7ff f9a4 	bl	800b414 <__pow5mult>
 800c0cc:	4680      	mov	r8, r0
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	d0ba      	beq.n	800c048 <_strtod_l+0x690>
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c0d6:	9805      	ldr	r0, [sp, #20]
 800c0d8:	f7ff f8fa 	bl	800b2d0 <__multiply>
 800c0dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c0de:	2800      	cmp	r0, #0
 800c0e0:	f43f ae8d 	beq.w	800bdfe <_strtod_l+0x446>
 800c0e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0e6:	9805      	ldr	r0, [sp, #20]
 800c0e8:	f7fe ffde 	bl	800b0a8 <_Bfree>
 800c0ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c0ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0f0:	2d00      	cmp	r5, #0
 800c0f2:	dc1d      	bgt.n	800c130 <_strtod_l+0x778>
 800c0f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	dd23      	ble.n	800c142 <_strtod_l+0x78a>
 800c0fa:	4649      	mov	r1, r9
 800c0fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c0fe:	9805      	ldr	r0, [sp, #20]
 800c100:	f7ff f988 	bl	800b414 <__pow5mult>
 800c104:	4681      	mov	r9, r0
 800c106:	b9e0      	cbnz	r0, 800c142 <_strtod_l+0x78a>
 800c108:	f04f 0900 	mov.w	r9, #0
 800c10c:	e677      	b.n	800bdfe <_strtod_l+0x446>
 800c10e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c112:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c116:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c11a:	35e2      	adds	r5, #226	@ 0xe2
 800c11c:	fa01 f305 	lsl.w	r3, r1, r5
 800c120:	9310      	str	r3, [sp, #64]	@ 0x40
 800c122:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c124:	e7ba      	b.n	800c09c <_strtod_l+0x6e4>
 800c126:	2300      	movs	r3, #0
 800c128:	9310      	str	r3, [sp, #64]	@ 0x40
 800c12a:	2301      	movs	r3, #1
 800c12c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c12e:	e7b5      	b.n	800c09c <_strtod_l+0x6e4>
 800c130:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c132:	9805      	ldr	r0, [sp, #20]
 800c134:	462a      	mov	r2, r5
 800c136:	f7ff f9c7 	bl	800b4c8 <__lshift>
 800c13a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c13c:	2800      	cmp	r0, #0
 800c13e:	d1d9      	bne.n	800c0f4 <_strtod_l+0x73c>
 800c140:	e65d      	b.n	800bdfe <_strtod_l+0x446>
 800c142:	2e00      	cmp	r6, #0
 800c144:	dd07      	ble.n	800c156 <_strtod_l+0x79e>
 800c146:	4649      	mov	r1, r9
 800c148:	9805      	ldr	r0, [sp, #20]
 800c14a:	4632      	mov	r2, r6
 800c14c:	f7ff f9bc 	bl	800b4c8 <__lshift>
 800c150:	4681      	mov	r9, r0
 800c152:	2800      	cmp	r0, #0
 800c154:	d0d8      	beq.n	800c108 <_strtod_l+0x750>
 800c156:	2f00      	cmp	r7, #0
 800c158:	dd08      	ble.n	800c16c <_strtod_l+0x7b4>
 800c15a:	4641      	mov	r1, r8
 800c15c:	9805      	ldr	r0, [sp, #20]
 800c15e:	463a      	mov	r2, r7
 800c160:	f7ff f9b2 	bl	800b4c8 <__lshift>
 800c164:	4680      	mov	r8, r0
 800c166:	2800      	cmp	r0, #0
 800c168:	f43f ae49 	beq.w	800bdfe <_strtod_l+0x446>
 800c16c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c16e:	9805      	ldr	r0, [sp, #20]
 800c170:	464a      	mov	r2, r9
 800c172:	f7ff fa31 	bl	800b5d8 <__mdiff>
 800c176:	4604      	mov	r4, r0
 800c178:	2800      	cmp	r0, #0
 800c17a:	f43f ae40 	beq.w	800bdfe <_strtod_l+0x446>
 800c17e:	68c3      	ldr	r3, [r0, #12]
 800c180:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c182:	2300      	movs	r3, #0
 800c184:	60c3      	str	r3, [r0, #12]
 800c186:	4641      	mov	r1, r8
 800c188:	f7ff fa0a 	bl	800b5a0 <__mcmp>
 800c18c:	2800      	cmp	r0, #0
 800c18e:	da45      	bge.n	800c21c <_strtod_l+0x864>
 800c190:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c192:	ea53 030a 	orrs.w	r3, r3, sl
 800c196:	d16b      	bne.n	800c270 <_strtod_l+0x8b8>
 800c198:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d167      	bne.n	800c270 <_strtod_l+0x8b8>
 800c1a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c1a4:	0d1b      	lsrs	r3, r3, #20
 800c1a6:	051b      	lsls	r3, r3, #20
 800c1a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c1ac:	d960      	bls.n	800c270 <_strtod_l+0x8b8>
 800c1ae:	6963      	ldr	r3, [r4, #20]
 800c1b0:	b913      	cbnz	r3, 800c1b8 <_strtod_l+0x800>
 800c1b2:	6923      	ldr	r3, [r4, #16]
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	dd5b      	ble.n	800c270 <_strtod_l+0x8b8>
 800c1b8:	4621      	mov	r1, r4
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	9805      	ldr	r0, [sp, #20]
 800c1be:	f7ff f983 	bl	800b4c8 <__lshift>
 800c1c2:	4641      	mov	r1, r8
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	f7ff f9eb 	bl	800b5a0 <__mcmp>
 800c1ca:	2800      	cmp	r0, #0
 800c1cc:	dd50      	ble.n	800c270 <_strtod_l+0x8b8>
 800c1ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c1d2:	9a08      	ldr	r2, [sp, #32]
 800c1d4:	0d1b      	lsrs	r3, r3, #20
 800c1d6:	051b      	lsls	r3, r3, #20
 800c1d8:	2a00      	cmp	r2, #0
 800c1da:	d06a      	beq.n	800c2b2 <_strtod_l+0x8fa>
 800c1dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c1e0:	d867      	bhi.n	800c2b2 <_strtod_l+0x8fa>
 800c1e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c1e6:	f67f ae9d 	bls.w	800bf24 <_strtod_l+0x56c>
 800c1ea:	4b0a      	ldr	r3, [pc, #40]	@ (800c214 <_strtod_l+0x85c>)
 800c1ec:	4650      	mov	r0, sl
 800c1ee:	4659      	mov	r1, fp
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	f7f4 fa01 	bl	80005f8 <__aeabi_dmul>
 800c1f6:	4b08      	ldr	r3, [pc, #32]	@ (800c218 <_strtod_l+0x860>)
 800c1f8:	400b      	ands	r3, r1
 800c1fa:	4682      	mov	sl, r0
 800c1fc:	468b      	mov	fp, r1
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	f47f ae08 	bne.w	800be14 <_strtod_l+0x45c>
 800c204:	9a05      	ldr	r2, [sp, #20]
 800c206:	2322      	movs	r3, #34	@ 0x22
 800c208:	6013      	str	r3, [r2, #0]
 800c20a:	e603      	b.n	800be14 <_strtod_l+0x45c>
 800c20c:	0800ecf8 	.word	0x0800ecf8
 800c210:	fffffc02 	.word	0xfffffc02
 800c214:	39500000 	.word	0x39500000
 800c218:	7ff00000 	.word	0x7ff00000
 800c21c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c220:	d165      	bne.n	800c2ee <_strtod_l+0x936>
 800c222:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c224:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c228:	b35a      	cbz	r2, 800c282 <_strtod_l+0x8ca>
 800c22a:	4a9f      	ldr	r2, [pc, #636]	@ (800c4a8 <_strtod_l+0xaf0>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d12b      	bne.n	800c288 <_strtod_l+0x8d0>
 800c230:	9b08      	ldr	r3, [sp, #32]
 800c232:	4651      	mov	r1, sl
 800c234:	b303      	cbz	r3, 800c278 <_strtod_l+0x8c0>
 800c236:	4b9d      	ldr	r3, [pc, #628]	@ (800c4ac <_strtod_l+0xaf4>)
 800c238:	465a      	mov	r2, fp
 800c23a:	4013      	ands	r3, r2
 800c23c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c240:	f04f 32ff 	mov.w	r2, #4294967295
 800c244:	d81b      	bhi.n	800c27e <_strtod_l+0x8c6>
 800c246:	0d1b      	lsrs	r3, r3, #20
 800c248:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c24c:	fa02 f303 	lsl.w	r3, r2, r3
 800c250:	4299      	cmp	r1, r3
 800c252:	d119      	bne.n	800c288 <_strtod_l+0x8d0>
 800c254:	4b96      	ldr	r3, [pc, #600]	@ (800c4b0 <_strtod_l+0xaf8>)
 800c256:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c258:	429a      	cmp	r2, r3
 800c25a:	d102      	bne.n	800c262 <_strtod_l+0x8aa>
 800c25c:	3101      	adds	r1, #1
 800c25e:	f43f adce 	beq.w	800bdfe <_strtod_l+0x446>
 800c262:	4b92      	ldr	r3, [pc, #584]	@ (800c4ac <_strtod_l+0xaf4>)
 800c264:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c266:	401a      	ands	r2, r3
 800c268:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c26c:	f04f 0a00 	mov.w	sl, #0
 800c270:	9b08      	ldr	r3, [sp, #32]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1b9      	bne.n	800c1ea <_strtod_l+0x832>
 800c276:	e5cd      	b.n	800be14 <_strtod_l+0x45c>
 800c278:	f04f 33ff 	mov.w	r3, #4294967295
 800c27c:	e7e8      	b.n	800c250 <_strtod_l+0x898>
 800c27e:	4613      	mov	r3, r2
 800c280:	e7e6      	b.n	800c250 <_strtod_l+0x898>
 800c282:	ea53 030a 	orrs.w	r3, r3, sl
 800c286:	d0a2      	beq.n	800c1ce <_strtod_l+0x816>
 800c288:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c28a:	b1db      	cbz	r3, 800c2c4 <_strtod_l+0x90c>
 800c28c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c28e:	4213      	tst	r3, r2
 800c290:	d0ee      	beq.n	800c270 <_strtod_l+0x8b8>
 800c292:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c294:	9a08      	ldr	r2, [sp, #32]
 800c296:	4650      	mov	r0, sl
 800c298:	4659      	mov	r1, fp
 800c29a:	b1bb      	cbz	r3, 800c2cc <_strtod_l+0x914>
 800c29c:	f7ff fb6e 	bl	800b97c <sulp>
 800c2a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c2a4:	ec53 2b10 	vmov	r2, r3, d0
 800c2a8:	f7f3 fff0 	bl	800028c <__adddf3>
 800c2ac:	4682      	mov	sl, r0
 800c2ae:	468b      	mov	fp, r1
 800c2b0:	e7de      	b.n	800c270 <_strtod_l+0x8b8>
 800c2b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c2b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c2ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c2be:	f04f 3aff 	mov.w	sl, #4294967295
 800c2c2:	e7d5      	b.n	800c270 <_strtod_l+0x8b8>
 800c2c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c2c6:	ea13 0f0a 	tst.w	r3, sl
 800c2ca:	e7e1      	b.n	800c290 <_strtod_l+0x8d8>
 800c2cc:	f7ff fb56 	bl	800b97c <sulp>
 800c2d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c2d4:	ec53 2b10 	vmov	r2, r3, d0
 800c2d8:	f7f3 ffd6 	bl	8000288 <__aeabi_dsub>
 800c2dc:	2200      	movs	r2, #0
 800c2de:	2300      	movs	r3, #0
 800c2e0:	4682      	mov	sl, r0
 800c2e2:	468b      	mov	fp, r1
 800c2e4:	f7f4 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d0c1      	beq.n	800c270 <_strtod_l+0x8b8>
 800c2ec:	e61a      	b.n	800bf24 <_strtod_l+0x56c>
 800c2ee:	4641      	mov	r1, r8
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f7ff facd 	bl	800b890 <__ratio>
 800c2f6:	ec57 6b10 	vmov	r6, r7, d0
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c300:	4630      	mov	r0, r6
 800c302:	4639      	mov	r1, r7
 800c304:	f7f4 fbf4 	bl	8000af0 <__aeabi_dcmple>
 800c308:	2800      	cmp	r0, #0
 800c30a:	d06f      	beq.n	800c3ec <_strtod_l+0xa34>
 800c30c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d17a      	bne.n	800c408 <_strtod_l+0xa50>
 800c312:	f1ba 0f00 	cmp.w	sl, #0
 800c316:	d158      	bne.n	800c3ca <_strtod_l+0xa12>
 800c318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c31a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d15a      	bne.n	800c3d8 <_strtod_l+0xa20>
 800c322:	4b64      	ldr	r3, [pc, #400]	@ (800c4b4 <_strtod_l+0xafc>)
 800c324:	2200      	movs	r2, #0
 800c326:	4630      	mov	r0, r6
 800c328:	4639      	mov	r1, r7
 800c32a:	f7f4 fbd7 	bl	8000adc <__aeabi_dcmplt>
 800c32e:	2800      	cmp	r0, #0
 800c330:	d159      	bne.n	800c3e6 <_strtod_l+0xa2e>
 800c332:	4630      	mov	r0, r6
 800c334:	4639      	mov	r1, r7
 800c336:	4b60      	ldr	r3, [pc, #384]	@ (800c4b8 <_strtod_l+0xb00>)
 800c338:	2200      	movs	r2, #0
 800c33a:	f7f4 f95d 	bl	80005f8 <__aeabi_dmul>
 800c33e:	4606      	mov	r6, r0
 800c340:	460f      	mov	r7, r1
 800c342:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c346:	9606      	str	r6, [sp, #24]
 800c348:	9307      	str	r3, [sp, #28]
 800c34a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c34e:	4d57      	ldr	r5, [pc, #348]	@ (800c4ac <_strtod_l+0xaf4>)
 800c350:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c356:	401d      	ands	r5, r3
 800c358:	4b58      	ldr	r3, [pc, #352]	@ (800c4bc <_strtod_l+0xb04>)
 800c35a:	429d      	cmp	r5, r3
 800c35c:	f040 80b2 	bne.w	800c4c4 <_strtod_l+0xb0c>
 800c360:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c362:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c366:	ec4b ab10 	vmov	d0, sl, fp
 800c36a:	f7ff f9c9 	bl	800b700 <__ulp>
 800c36e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c372:	ec51 0b10 	vmov	r0, r1, d0
 800c376:	f7f4 f93f 	bl	80005f8 <__aeabi_dmul>
 800c37a:	4652      	mov	r2, sl
 800c37c:	465b      	mov	r3, fp
 800c37e:	f7f3 ff85 	bl	800028c <__adddf3>
 800c382:	460b      	mov	r3, r1
 800c384:	4949      	ldr	r1, [pc, #292]	@ (800c4ac <_strtod_l+0xaf4>)
 800c386:	4a4e      	ldr	r2, [pc, #312]	@ (800c4c0 <_strtod_l+0xb08>)
 800c388:	4019      	ands	r1, r3
 800c38a:	4291      	cmp	r1, r2
 800c38c:	4682      	mov	sl, r0
 800c38e:	d942      	bls.n	800c416 <_strtod_l+0xa5e>
 800c390:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c392:	4b47      	ldr	r3, [pc, #284]	@ (800c4b0 <_strtod_l+0xaf8>)
 800c394:	429a      	cmp	r2, r3
 800c396:	d103      	bne.n	800c3a0 <_strtod_l+0x9e8>
 800c398:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c39a:	3301      	adds	r3, #1
 800c39c:	f43f ad2f 	beq.w	800bdfe <_strtod_l+0x446>
 800c3a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c4b0 <_strtod_l+0xaf8>
 800c3a4:	f04f 3aff 	mov.w	sl, #4294967295
 800c3a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c3aa:	9805      	ldr	r0, [sp, #20]
 800c3ac:	f7fe fe7c 	bl	800b0a8 <_Bfree>
 800c3b0:	9805      	ldr	r0, [sp, #20]
 800c3b2:	4649      	mov	r1, r9
 800c3b4:	f7fe fe78 	bl	800b0a8 <_Bfree>
 800c3b8:	9805      	ldr	r0, [sp, #20]
 800c3ba:	4641      	mov	r1, r8
 800c3bc:	f7fe fe74 	bl	800b0a8 <_Bfree>
 800c3c0:	9805      	ldr	r0, [sp, #20]
 800c3c2:	4621      	mov	r1, r4
 800c3c4:	f7fe fe70 	bl	800b0a8 <_Bfree>
 800c3c8:	e619      	b.n	800bffe <_strtod_l+0x646>
 800c3ca:	f1ba 0f01 	cmp.w	sl, #1
 800c3ce:	d103      	bne.n	800c3d8 <_strtod_l+0xa20>
 800c3d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f43f ada6 	beq.w	800bf24 <_strtod_l+0x56c>
 800c3d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c488 <_strtod_l+0xad0>
 800c3dc:	4f35      	ldr	r7, [pc, #212]	@ (800c4b4 <_strtod_l+0xafc>)
 800c3de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c3e2:	2600      	movs	r6, #0
 800c3e4:	e7b1      	b.n	800c34a <_strtod_l+0x992>
 800c3e6:	4f34      	ldr	r7, [pc, #208]	@ (800c4b8 <_strtod_l+0xb00>)
 800c3e8:	2600      	movs	r6, #0
 800c3ea:	e7aa      	b.n	800c342 <_strtod_l+0x98a>
 800c3ec:	4b32      	ldr	r3, [pc, #200]	@ (800c4b8 <_strtod_l+0xb00>)
 800c3ee:	4630      	mov	r0, r6
 800c3f0:	4639      	mov	r1, r7
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	f7f4 f900 	bl	80005f8 <__aeabi_dmul>
 800c3f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	460f      	mov	r7, r1
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d09f      	beq.n	800c342 <_strtod_l+0x98a>
 800c402:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c406:	e7a0      	b.n	800c34a <_strtod_l+0x992>
 800c408:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c490 <_strtod_l+0xad8>
 800c40c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c410:	ec57 6b17 	vmov	r6, r7, d7
 800c414:	e799      	b.n	800c34a <_strtod_l+0x992>
 800c416:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c41a:	9b08      	ldr	r3, [sp, #32]
 800c41c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c420:	2b00      	cmp	r3, #0
 800c422:	d1c1      	bne.n	800c3a8 <_strtod_l+0x9f0>
 800c424:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c428:	0d1b      	lsrs	r3, r3, #20
 800c42a:	051b      	lsls	r3, r3, #20
 800c42c:	429d      	cmp	r5, r3
 800c42e:	d1bb      	bne.n	800c3a8 <_strtod_l+0x9f0>
 800c430:	4630      	mov	r0, r6
 800c432:	4639      	mov	r1, r7
 800c434:	f7f4 fc40 	bl	8000cb8 <__aeabi_d2lz>
 800c438:	f7f4 f8b0 	bl	800059c <__aeabi_l2d>
 800c43c:	4602      	mov	r2, r0
 800c43e:	460b      	mov	r3, r1
 800c440:	4630      	mov	r0, r6
 800c442:	4639      	mov	r1, r7
 800c444:	f7f3 ff20 	bl	8000288 <__aeabi_dsub>
 800c448:	460b      	mov	r3, r1
 800c44a:	4602      	mov	r2, r0
 800c44c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c450:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c456:	ea46 060a 	orr.w	r6, r6, sl
 800c45a:	431e      	orrs	r6, r3
 800c45c:	d06f      	beq.n	800c53e <_strtod_l+0xb86>
 800c45e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c498 <_strtod_l+0xae0>)
 800c460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c464:	f7f4 fb3a 	bl	8000adc <__aeabi_dcmplt>
 800c468:	2800      	cmp	r0, #0
 800c46a:	f47f acd3 	bne.w	800be14 <_strtod_l+0x45c>
 800c46e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c4a0 <_strtod_l+0xae8>)
 800c470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c474:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c478:	f7f4 fb4e 	bl	8000b18 <__aeabi_dcmpgt>
 800c47c:	2800      	cmp	r0, #0
 800c47e:	d093      	beq.n	800c3a8 <_strtod_l+0x9f0>
 800c480:	e4c8      	b.n	800be14 <_strtod_l+0x45c>
 800c482:	bf00      	nop
 800c484:	f3af 8000 	nop.w
 800c488:	00000000 	.word	0x00000000
 800c48c:	bff00000 	.word	0xbff00000
 800c490:	00000000 	.word	0x00000000
 800c494:	3ff00000 	.word	0x3ff00000
 800c498:	94a03595 	.word	0x94a03595
 800c49c:	3fdfffff 	.word	0x3fdfffff
 800c4a0:	35afe535 	.word	0x35afe535
 800c4a4:	3fe00000 	.word	0x3fe00000
 800c4a8:	000fffff 	.word	0x000fffff
 800c4ac:	7ff00000 	.word	0x7ff00000
 800c4b0:	7fefffff 	.word	0x7fefffff
 800c4b4:	3ff00000 	.word	0x3ff00000
 800c4b8:	3fe00000 	.word	0x3fe00000
 800c4bc:	7fe00000 	.word	0x7fe00000
 800c4c0:	7c9fffff 	.word	0x7c9fffff
 800c4c4:	9b08      	ldr	r3, [sp, #32]
 800c4c6:	b323      	cbz	r3, 800c512 <_strtod_l+0xb5a>
 800c4c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c4cc:	d821      	bhi.n	800c512 <_strtod_l+0xb5a>
 800c4ce:	a328      	add	r3, pc, #160	@ (adr r3, 800c570 <_strtod_l+0xbb8>)
 800c4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d4:	4630      	mov	r0, r6
 800c4d6:	4639      	mov	r1, r7
 800c4d8:	f7f4 fb0a 	bl	8000af0 <__aeabi_dcmple>
 800c4dc:	b1a0      	cbz	r0, 800c508 <_strtod_l+0xb50>
 800c4de:	4639      	mov	r1, r7
 800c4e0:	4630      	mov	r0, r6
 800c4e2:	f7f4 fb61 	bl	8000ba8 <__aeabi_d2uiz>
 800c4e6:	2801      	cmp	r0, #1
 800c4e8:	bf38      	it	cc
 800c4ea:	2001      	movcc	r0, #1
 800c4ec:	f7f4 f80a 	bl	8000504 <__aeabi_ui2d>
 800c4f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4f2:	4606      	mov	r6, r0
 800c4f4:	460f      	mov	r7, r1
 800c4f6:	b9fb      	cbnz	r3, 800c538 <_strtod_l+0xb80>
 800c4f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c4fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800c4fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800c500:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c504:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c508:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c50a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c50e:	1b5b      	subs	r3, r3, r5
 800c510:	9311      	str	r3, [sp, #68]	@ 0x44
 800c512:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c516:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c51a:	f7ff f8f1 	bl	800b700 <__ulp>
 800c51e:	4650      	mov	r0, sl
 800c520:	ec53 2b10 	vmov	r2, r3, d0
 800c524:	4659      	mov	r1, fp
 800c526:	f7f4 f867 	bl	80005f8 <__aeabi_dmul>
 800c52a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c52e:	f7f3 fead 	bl	800028c <__adddf3>
 800c532:	4682      	mov	sl, r0
 800c534:	468b      	mov	fp, r1
 800c536:	e770      	b.n	800c41a <_strtod_l+0xa62>
 800c538:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c53c:	e7e0      	b.n	800c500 <_strtod_l+0xb48>
 800c53e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c578 <_strtod_l+0xbc0>)
 800c540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c544:	f7f4 faca 	bl	8000adc <__aeabi_dcmplt>
 800c548:	e798      	b.n	800c47c <_strtod_l+0xac4>
 800c54a:	2300      	movs	r3, #0
 800c54c:	930e      	str	r3, [sp, #56]	@ 0x38
 800c54e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c550:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c552:	6013      	str	r3, [r2, #0]
 800c554:	f7ff ba6d 	b.w	800ba32 <_strtod_l+0x7a>
 800c558:	2a65      	cmp	r2, #101	@ 0x65
 800c55a:	f43f ab68 	beq.w	800bc2e <_strtod_l+0x276>
 800c55e:	2a45      	cmp	r2, #69	@ 0x45
 800c560:	f43f ab65 	beq.w	800bc2e <_strtod_l+0x276>
 800c564:	2301      	movs	r3, #1
 800c566:	f7ff bba0 	b.w	800bcaa <_strtod_l+0x2f2>
 800c56a:	bf00      	nop
 800c56c:	f3af 8000 	nop.w
 800c570:	ffc00000 	.word	0xffc00000
 800c574:	41dfffff 	.word	0x41dfffff
 800c578:	94a03595 	.word	0x94a03595
 800c57c:	3fcfffff 	.word	0x3fcfffff

0800c580 <_strtod_r>:
 800c580:	4b01      	ldr	r3, [pc, #4]	@ (800c588 <_strtod_r+0x8>)
 800c582:	f7ff ba19 	b.w	800b9b8 <_strtod_l>
 800c586:	bf00      	nop
 800c588:	200000f8 	.word	0x200000f8

0800c58c <_strtol_l.isra.0>:
 800c58c:	2b24      	cmp	r3, #36	@ 0x24
 800c58e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c592:	4686      	mov	lr, r0
 800c594:	4690      	mov	r8, r2
 800c596:	d801      	bhi.n	800c59c <_strtol_l.isra.0+0x10>
 800c598:	2b01      	cmp	r3, #1
 800c59a:	d106      	bne.n	800c5aa <_strtol_l.isra.0+0x1e>
 800c59c:	f7fd fda8 	bl	800a0f0 <__errno>
 800c5a0:	2316      	movs	r3, #22
 800c5a2:	6003      	str	r3, [r0, #0]
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5aa:	4834      	ldr	r0, [pc, #208]	@ (800c67c <_strtol_l.isra.0+0xf0>)
 800c5ac:	460d      	mov	r5, r1
 800c5ae:	462a      	mov	r2, r5
 800c5b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5b4:	5d06      	ldrb	r6, [r0, r4]
 800c5b6:	f016 0608 	ands.w	r6, r6, #8
 800c5ba:	d1f8      	bne.n	800c5ae <_strtol_l.isra.0+0x22>
 800c5bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800c5be:	d110      	bne.n	800c5e2 <_strtol_l.isra.0+0x56>
 800c5c0:	782c      	ldrb	r4, [r5, #0]
 800c5c2:	2601      	movs	r6, #1
 800c5c4:	1c95      	adds	r5, r2, #2
 800c5c6:	f033 0210 	bics.w	r2, r3, #16
 800c5ca:	d115      	bne.n	800c5f8 <_strtol_l.isra.0+0x6c>
 800c5cc:	2c30      	cmp	r4, #48	@ 0x30
 800c5ce:	d10d      	bne.n	800c5ec <_strtol_l.isra.0+0x60>
 800c5d0:	782a      	ldrb	r2, [r5, #0]
 800c5d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c5d6:	2a58      	cmp	r2, #88	@ 0x58
 800c5d8:	d108      	bne.n	800c5ec <_strtol_l.isra.0+0x60>
 800c5da:	786c      	ldrb	r4, [r5, #1]
 800c5dc:	3502      	adds	r5, #2
 800c5de:	2310      	movs	r3, #16
 800c5e0:	e00a      	b.n	800c5f8 <_strtol_l.isra.0+0x6c>
 800c5e2:	2c2b      	cmp	r4, #43	@ 0x2b
 800c5e4:	bf04      	itt	eq
 800c5e6:	782c      	ldrbeq	r4, [r5, #0]
 800c5e8:	1c95      	addeq	r5, r2, #2
 800c5ea:	e7ec      	b.n	800c5c6 <_strtol_l.isra.0+0x3a>
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d1f6      	bne.n	800c5de <_strtol_l.isra.0+0x52>
 800c5f0:	2c30      	cmp	r4, #48	@ 0x30
 800c5f2:	bf14      	ite	ne
 800c5f4:	230a      	movne	r3, #10
 800c5f6:	2308      	moveq	r3, #8
 800c5f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c5fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c600:	2200      	movs	r2, #0
 800c602:	fbbc f9f3 	udiv	r9, ip, r3
 800c606:	4610      	mov	r0, r2
 800c608:	fb03 ca19 	mls	sl, r3, r9, ip
 800c60c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c610:	2f09      	cmp	r7, #9
 800c612:	d80f      	bhi.n	800c634 <_strtol_l.isra.0+0xa8>
 800c614:	463c      	mov	r4, r7
 800c616:	42a3      	cmp	r3, r4
 800c618:	dd1b      	ble.n	800c652 <_strtol_l.isra.0+0xc6>
 800c61a:	1c57      	adds	r7, r2, #1
 800c61c:	d007      	beq.n	800c62e <_strtol_l.isra.0+0xa2>
 800c61e:	4581      	cmp	r9, r0
 800c620:	d314      	bcc.n	800c64c <_strtol_l.isra.0+0xc0>
 800c622:	d101      	bne.n	800c628 <_strtol_l.isra.0+0x9c>
 800c624:	45a2      	cmp	sl, r4
 800c626:	db11      	blt.n	800c64c <_strtol_l.isra.0+0xc0>
 800c628:	fb00 4003 	mla	r0, r0, r3, r4
 800c62c:	2201      	movs	r2, #1
 800c62e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c632:	e7eb      	b.n	800c60c <_strtol_l.isra.0+0x80>
 800c634:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c638:	2f19      	cmp	r7, #25
 800c63a:	d801      	bhi.n	800c640 <_strtol_l.isra.0+0xb4>
 800c63c:	3c37      	subs	r4, #55	@ 0x37
 800c63e:	e7ea      	b.n	800c616 <_strtol_l.isra.0+0x8a>
 800c640:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c644:	2f19      	cmp	r7, #25
 800c646:	d804      	bhi.n	800c652 <_strtol_l.isra.0+0xc6>
 800c648:	3c57      	subs	r4, #87	@ 0x57
 800c64a:	e7e4      	b.n	800c616 <_strtol_l.isra.0+0x8a>
 800c64c:	f04f 32ff 	mov.w	r2, #4294967295
 800c650:	e7ed      	b.n	800c62e <_strtol_l.isra.0+0xa2>
 800c652:	1c53      	adds	r3, r2, #1
 800c654:	d108      	bne.n	800c668 <_strtol_l.isra.0+0xdc>
 800c656:	2322      	movs	r3, #34	@ 0x22
 800c658:	f8ce 3000 	str.w	r3, [lr]
 800c65c:	4660      	mov	r0, ip
 800c65e:	f1b8 0f00 	cmp.w	r8, #0
 800c662:	d0a0      	beq.n	800c5a6 <_strtol_l.isra.0+0x1a>
 800c664:	1e69      	subs	r1, r5, #1
 800c666:	e006      	b.n	800c676 <_strtol_l.isra.0+0xea>
 800c668:	b106      	cbz	r6, 800c66c <_strtol_l.isra.0+0xe0>
 800c66a:	4240      	negs	r0, r0
 800c66c:	f1b8 0f00 	cmp.w	r8, #0
 800c670:	d099      	beq.n	800c5a6 <_strtol_l.isra.0+0x1a>
 800c672:	2a00      	cmp	r2, #0
 800c674:	d1f6      	bne.n	800c664 <_strtol_l.isra.0+0xd8>
 800c676:	f8c8 1000 	str.w	r1, [r8]
 800c67a:	e794      	b.n	800c5a6 <_strtol_l.isra.0+0x1a>
 800c67c:	0800ed21 	.word	0x0800ed21

0800c680 <_strtol_r>:
 800c680:	f7ff bf84 	b.w	800c58c <_strtol_l.isra.0>

0800c684 <__ssputs_r>:
 800c684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c688:	688e      	ldr	r6, [r1, #8]
 800c68a:	461f      	mov	r7, r3
 800c68c:	42be      	cmp	r6, r7
 800c68e:	680b      	ldr	r3, [r1, #0]
 800c690:	4682      	mov	sl, r0
 800c692:	460c      	mov	r4, r1
 800c694:	4690      	mov	r8, r2
 800c696:	d82d      	bhi.n	800c6f4 <__ssputs_r+0x70>
 800c698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c69c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c6a0:	d026      	beq.n	800c6f0 <__ssputs_r+0x6c>
 800c6a2:	6965      	ldr	r5, [r4, #20]
 800c6a4:	6909      	ldr	r1, [r1, #16]
 800c6a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c6aa:	eba3 0901 	sub.w	r9, r3, r1
 800c6ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c6b2:	1c7b      	adds	r3, r7, #1
 800c6b4:	444b      	add	r3, r9
 800c6b6:	106d      	asrs	r5, r5, #1
 800c6b8:	429d      	cmp	r5, r3
 800c6ba:	bf38      	it	cc
 800c6bc:	461d      	movcc	r5, r3
 800c6be:	0553      	lsls	r3, r2, #21
 800c6c0:	d527      	bpl.n	800c712 <__ssputs_r+0x8e>
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f7fe fc24 	bl	800af10 <_malloc_r>
 800c6c8:	4606      	mov	r6, r0
 800c6ca:	b360      	cbz	r0, 800c726 <__ssputs_r+0xa2>
 800c6cc:	6921      	ldr	r1, [r4, #16]
 800c6ce:	464a      	mov	r2, r9
 800c6d0:	f7fd fd3b 	bl	800a14a <memcpy>
 800c6d4:	89a3      	ldrh	r3, [r4, #12]
 800c6d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c6da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6de:	81a3      	strh	r3, [r4, #12]
 800c6e0:	6126      	str	r6, [r4, #16]
 800c6e2:	6165      	str	r5, [r4, #20]
 800c6e4:	444e      	add	r6, r9
 800c6e6:	eba5 0509 	sub.w	r5, r5, r9
 800c6ea:	6026      	str	r6, [r4, #0]
 800c6ec:	60a5      	str	r5, [r4, #8]
 800c6ee:	463e      	mov	r6, r7
 800c6f0:	42be      	cmp	r6, r7
 800c6f2:	d900      	bls.n	800c6f6 <__ssputs_r+0x72>
 800c6f4:	463e      	mov	r6, r7
 800c6f6:	6820      	ldr	r0, [r4, #0]
 800c6f8:	4632      	mov	r2, r6
 800c6fa:	4641      	mov	r1, r8
 800c6fc:	f000 fb6a 	bl	800cdd4 <memmove>
 800c700:	68a3      	ldr	r3, [r4, #8]
 800c702:	1b9b      	subs	r3, r3, r6
 800c704:	60a3      	str	r3, [r4, #8]
 800c706:	6823      	ldr	r3, [r4, #0]
 800c708:	4433      	add	r3, r6
 800c70a:	6023      	str	r3, [r4, #0]
 800c70c:	2000      	movs	r0, #0
 800c70e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c712:	462a      	mov	r2, r5
 800c714:	f000 ff41 	bl	800d59a <_realloc_r>
 800c718:	4606      	mov	r6, r0
 800c71a:	2800      	cmp	r0, #0
 800c71c:	d1e0      	bne.n	800c6e0 <__ssputs_r+0x5c>
 800c71e:	6921      	ldr	r1, [r4, #16]
 800c720:	4650      	mov	r0, sl
 800c722:	f7fe fb81 	bl	800ae28 <_free_r>
 800c726:	230c      	movs	r3, #12
 800c728:	f8ca 3000 	str.w	r3, [sl]
 800c72c:	89a3      	ldrh	r3, [r4, #12]
 800c72e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c732:	81a3      	strh	r3, [r4, #12]
 800c734:	f04f 30ff 	mov.w	r0, #4294967295
 800c738:	e7e9      	b.n	800c70e <__ssputs_r+0x8a>
	...

0800c73c <_svfiprintf_r>:
 800c73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c740:	4698      	mov	r8, r3
 800c742:	898b      	ldrh	r3, [r1, #12]
 800c744:	061b      	lsls	r3, r3, #24
 800c746:	b09d      	sub	sp, #116	@ 0x74
 800c748:	4607      	mov	r7, r0
 800c74a:	460d      	mov	r5, r1
 800c74c:	4614      	mov	r4, r2
 800c74e:	d510      	bpl.n	800c772 <_svfiprintf_r+0x36>
 800c750:	690b      	ldr	r3, [r1, #16]
 800c752:	b973      	cbnz	r3, 800c772 <_svfiprintf_r+0x36>
 800c754:	2140      	movs	r1, #64	@ 0x40
 800c756:	f7fe fbdb 	bl	800af10 <_malloc_r>
 800c75a:	6028      	str	r0, [r5, #0]
 800c75c:	6128      	str	r0, [r5, #16]
 800c75e:	b930      	cbnz	r0, 800c76e <_svfiprintf_r+0x32>
 800c760:	230c      	movs	r3, #12
 800c762:	603b      	str	r3, [r7, #0]
 800c764:	f04f 30ff 	mov.w	r0, #4294967295
 800c768:	b01d      	add	sp, #116	@ 0x74
 800c76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c76e:	2340      	movs	r3, #64	@ 0x40
 800c770:	616b      	str	r3, [r5, #20]
 800c772:	2300      	movs	r3, #0
 800c774:	9309      	str	r3, [sp, #36]	@ 0x24
 800c776:	2320      	movs	r3, #32
 800c778:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c77c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c780:	2330      	movs	r3, #48	@ 0x30
 800c782:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c920 <_svfiprintf_r+0x1e4>
 800c786:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c78a:	f04f 0901 	mov.w	r9, #1
 800c78e:	4623      	mov	r3, r4
 800c790:	469a      	mov	sl, r3
 800c792:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c796:	b10a      	cbz	r2, 800c79c <_svfiprintf_r+0x60>
 800c798:	2a25      	cmp	r2, #37	@ 0x25
 800c79a:	d1f9      	bne.n	800c790 <_svfiprintf_r+0x54>
 800c79c:	ebba 0b04 	subs.w	fp, sl, r4
 800c7a0:	d00b      	beq.n	800c7ba <_svfiprintf_r+0x7e>
 800c7a2:	465b      	mov	r3, fp
 800c7a4:	4622      	mov	r2, r4
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	4638      	mov	r0, r7
 800c7aa:	f7ff ff6b 	bl	800c684 <__ssputs_r>
 800c7ae:	3001      	adds	r0, #1
 800c7b0:	f000 80a7 	beq.w	800c902 <_svfiprintf_r+0x1c6>
 800c7b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7b6:	445a      	add	r2, fp
 800c7b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	f000 809f 	beq.w	800c902 <_svfiprintf_r+0x1c6>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c7ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7ce:	f10a 0a01 	add.w	sl, sl, #1
 800c7d2:	9304      	str	r3, [sp, #16]
 800c7d4:	9307      	str	r3, [sp, #28]
 800c7d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c7da:	931a      	str	r3, [sp, #104]	@ 0x68
 800c7dc:	4654      	mov	r4, sl
 800c7de:	2205      	movs	r2, #5
 800c7e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7e4:	484e      	ldr	r0, [pc, #312]	@ (800c920 <_svfiprintf_r+0x1e4>)
 800c7e6:	f7f3 fcf3 	bl	80001d0 <memchr>
 800c7ea:	9a04      	ldr	r2, [sp, #16]
 800c7ec:	b9d8      	cbnz	r0, 800c826 <_svfiprintf_r+0xea>
 800c7ee:	06d0      	lsls	r0, r2, #27
 800c7f0:	bf44      	itt	mi
 800c7f2:	2320      	movmi	r3, #32
 800c7f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7f8:	0711      	lsls	r1, r2, #28
 800c7fa:	bf44      	itt	mi
 800c7fc:	232b      	movmi	r3, #43	@ 0x2b
 800c7fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c802:	f89a 3000 	ldrb.w	r3, [sl]
 800c806:	2b2a      	cmp	r3, #42	@ 0x2a
 800c808:	d015      	beq.n	800c836 <_svfiprintf_r+0xfa>
 800c80a:	9a07      	ldr	r2, [sp, #28]
 800c80c:	4654      	mov	r4, sl
 800c80e:	2000      	movs	r0, #0
 800c810:	f04f 0c0a 	mov.w	ip, #10
 800c814:	4621      	mov	r1, r4
 800c816:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c81a:	3b30      	subs	r3, #48	@ 0x30
 800c81c:	2b09      	cmp	r3, #9
 800c81e:	d94b      	bls.n	800c8b8 <_svfiprintf_r+0x17c>
 800c820:	b1b0      	cbz	r0, 800c850 <_svfiprintf_r+0x114>
 800c822:	9207      	str	r2, [sp, #28]
 800c824:	e014      	b.n	800c850 <_svfiprintf_r+0x114>
 800c826:	eba0 0308 	sub.w	r3, r0, r8
 800c82a:	fa09 f303 	lsl.w	r3, r9, r3
 800c82e:	4313      	orrs	r3, r2
 800c830:	9304      	str	r3, [sp, #16]
 800c832:	46a2      	mov	sl, r4
 800c834:	e7d2      	b.n	800c7dc <_svfiprintf_r+0xa0>
 800c836:	9b03      	ldr	r3, [sp, #12]
 800c838:	1d19      	adds	r1, r3, #4
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	9103      	str	r1, [sp, #12]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	bfbb      	ittet	lt
 800c842:	425b      	neglt	r3, r3
 800c844:	f042 0202 	orrlt.w	r2, r2, #2
 800c848:	9307      	strge	r3, [sp, #28]
 800c84a:	9307      	strlt	r3, [sp, #28]
 800c84c:	bfb8      	it	lt
 800c84e:	9204      	strlt	r2, [sp, #16]
 800c850:	7823      	ldrb	r3, [r4, #0]
 800c852:	2b2e      	cmp	r3, #46	@ 0x2e
 800c854:	d10a      	bne.n	800c86c <_svfiprintf_r+0x130>
 800c856:	7863      	ldrb	r3, [r4, #1]
 800c858:	2b2a      	cmp	r3, #42	@ 0x2a
 800c85a:	d132      	bne.n	800c8c2 <_svfiprintf_r+0x186>
 800c85c:	9b03      	ldr	r3, [sp, #12]
 800c85e:	1d1a      	adds	r2, r3, #4
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	9203      	str	r2, [sp, #12]
 800c864:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c868:	3402      	adds	r4, #2
 800c86a:	9305      	str	r3, [sp, #20]
 800c86c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c930 <_svfiprintf_r+0x1f4>
 800c870:	7821      	ldrb	r1, [r4, #0]
 800c872:	2203      	movs	r2, #3
 800c874:	4650      	mov	r0, sl
 800c876:	f7f3 fcab 	bl	80001d0 <memchr>
 800c87a:	b138      	cbz	r0, 800c88c <_svfiprintf_r+0x150>
 800c87c:	9b04      	ldr	r3, [sp, #16]
 800c87e:	eba0 000a 	sub.w	r0, r0, sl
 800c882:	2240      	movs	r2, #64	@ 0x40
 800c884:	4082      	lsls	r2, r0
 800c886:	4313      	orrs	r3, r2
 800c888:	3401      	adds	r4, #1
 800c88a:	9304      	str	r3, [sp, #16]
 800c88c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c890:	4824      	ldr	r0, [pc, #144]	@ (800c924 <_svfiprintf_r+0x1e8>)
 800c892:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c896:	2206      	movs	r2, #6
 800c898:	f7f3 fc9a 	bl	80001d0 <memchr>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d036      	beq.n	800c90e <_svfiprintf_r+0x1d2>
 800c8a0:	4b21      	ldr	r3, [pc, #132]	@ (800c928 <_svfiprintf_r+0x1ec>)
 800c8a2:	bb1b      	cbnz	r3, 800c8ec <_svfiprintf_r+0x1b0>
 800c8a4:	9b03      	ldr	r3, [sp, #12]
 800c8a6:	3307      	adds	r3, #7
 800c8a8:	f023 0307 	bic.w	r3, r3, #7
 800c8ac:	3308      	adds	r3, #8
 800c8ae:	9303      	str	r3, [sp, #12]
 800c8b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8b2:	4433      	add	r3, r6
 800c8b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8b6:	e76a      	b.n	800c78e <_svfiprintf_r+0x52>
 800c8b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8bc:	460c      	mov	r4, r1
 800c8be:	2001      	movs	r0, #1
 800c8c0:	e7a8      	b.n	800c814 <_svfiprintf_r+0xd8>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	3401      	adds	r4, #1
 800c8c6:	9305      	str	r3, [sp, #20]
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	f04f 0c0a 	mov.w	ip, #10
 800c8ce:	4620      	mov	r0, r4
 800c8d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8d4:	3a30      	subs	r2, #48	@ 0x30
 800c8d6:	2a09      	cmp	r2, #9
 800c8d8:	d903      	bls.n	800c8e2 <_svfiprintf_r+0x1a6>
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d0c6      	beq.n	800c86c <_svfiprintf_r+0x130>
 800c8de:	9105      	str	r1, [sp, #20]
 800c8e0:	e7c4      	b.n	800c86c <_svfiprintf_r+0x130>
 800c8e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	e7f0      	b.n	800c8ce <_svfiprintf_r+0x192>
 800c8ec:	ab03      	add	r3, sp, #12
 800c8ee:	9300      	str	r3, [sp, #0]
 800c8f0:	462a      	mov	r2, r5
 800c8f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c92c <_svfiprintf_r+0x1f0>)
 800c8f4:	a904      	add	r1, sp, #16
 800c8f6:	4638      	mov	r0, r7
 800c8f8:	f7fc fbb8 	bl	800906c <_printf_float>
 800c8fc:	1c42      	adds	r2, r0, #1
 800c8fe:	4606      	mov	r6, r0
 800c900:	d1d6      	bne.n	800c8b0 <_svfiprintf_r+0x174>
 800c902:	89ab      	ldrh	r3, [r5, #12]
 800c904:	065b      	lsls	r3, r3, #25
 800c906:	f53f af2d 	bmi.w	800c764 <_svfiprintf_r+0x28>
 800c90a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c90c:	e72c      	b.n	800c768 <_svfiprintf_r+0x2c>
 800c90e:	ab03      	add	r3, sp, #12
 800c910:	9300      	str	r3, [sp, #0]
 800c912:	462a      	mov	r2, r5
 800c914:	4b05      	ldr	r3, [pc, #20]	@ (800c92c <_svfiprintf_r+0x1f0>)
 800c916:	a904      	add	r1, sp, #16
 800c918:	4638      	mov	r0, r7
 800c91a:	f7fc fe3f 	bl	800959c <_printf_i>
 800c91e:	e7ed      	b.n	800c8fc <_svfiprintf_r+0x1c0>
 800c920:	0800eb1d 	.word	0x0800eb1d
 800c924:	0800eb27 	.word	0x0800eb27
 800c928:	0800906d 	.word	0x0800906d
 800c92c:	0800c685 	.word	0x0800c685
 800c930:	0800eb23 	.word	0x0800eb23

0800c934 <__sfputc_r>:
 800c934:	6893      	ldr	r3, [r2, #8]
 800c936:	3b01      	subs	r3, #1
 800c938:	2b00      	cmp	r3, #0
 800c93a:	b410      	push	{r4}
 800c93c:	6093      	str	r3, [r2, #8]
 800c93e:	da08      	bge.n	800c952 <__sfputc_r+0x1e>
 800c940:	6994      	ldr	r4, [r2, #24]
 800c942:	42a3      	cmp	r3, r4
 800c944:	db01      	blt.n	800c94a <__sfputc_r+0x16>
 800c946:	290a      	cmp	r1, #10
 800c948:	d103      	bne.n	800c952 <__sfputc_r+0x1e>
 800c94a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c94e:	f7fd bae8 	b.w	8009f22 <__swbuf_r>
 800c952:	6813      	ldr	r3, [r2, #0]
 800c954:	1c58      	adds	r0, r3, #1
 800c956:	6010      	str	r0, [r2, #0]
 800c958:	7019      	strb	r1, [r3, #0]
 800c95a:	4608      	mov	r0, r1
 800c95c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c960:	4770      	bx	lr

0800c962 <__sfputs_r>:
 800c962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c964:	4606      	mov	r6, r0
 800c966:	460f      	mov	r7, r1
 800c968:	4614      	mov	r4, r2
 800c96a:	18d5      	adds	r5, r2, r3
 800c96c:	42ac      	cmp	r4, r5
 800c96e:	d101      	bne.n	800c974 <__sfputs_r+0x12>
 800c970:	2000      	movs	r0, #0
 800c972:	e007      	b.n	800c984 <__sfputs_r+0x22>
 800c974:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c978:	463a      	mov	r2, r7
 800c97a:	4630      	mov	r0, r6
 800c97c:	f7ff ffda 	bl	800c934 <__sfputc_r>
 800c980:	1c43      	adds	r3, r0, #1
 800c982:	d1f3      	bne.n	800c96c <__sfputs_r+0xa>
 800c984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c988 <_vfiprintf_r>:
 800c988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c98c:	460d      	mov	r5, r1
 800c98e:	b09d      	sub	sp, #116	@ 0x74
 800c990:	4614      	mov	r4, r2
 800c992:	4698      	mov	r8, r3
 800c994:	4606      	mov	r6, r0
 800c996:	b118      	cbz	r0, 800c9a0 <_vfiprintf_r+0x18>
 800c998:	6a03      	ldr	r3, [r0, #32]
 800c99a:	b90b      	cbnz	r3, 800c9a0 <_vfiprintf_r+0x18>
 800c99c:	f7fd f9b6 	bl	8009d0c <__sinit>
 800c9a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9a2:	07d9      	lsls	r1, r3, #31
 800c9a4:	d405      	bmi.n	800c9b2 <_vfiprintf_r+0x2a>
 800c9a6:	89ab      	ldrh	r3, [r5, #12]
 800c9a8:	059a      	lsls	r2, r3, #22
 800c9aa:	d402      	bmi.n	800c9b2 <_vfiprintf_r+0x2a>
 800c9ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9ae:	f7fd fbca 	bl	800a146 <__retarget_lock_acquire_recursive>
 800c9b2:	89ab      	ldrh	r3, [r5, #12]
 800c9b4:	071b      	lsls	r3, r3, #28
 800c9b6:	d501      	bpl.n	800c9bc <_vfiprintf_r+0x34>
 800c9b8:	692b      	ldr	r3, [r5, #16]
 800c9ba:	b99b      	cbnz	r3, 800c9e4 <_vfiprintf_r+0x5c>
 800c9bc:	4629      	mov	r1, r5
 800c9be:	4630      	mov	r0, r6
 800c9c0:	f7fd faee 	bl	8009fa0 <__swsetup_r>
 800c9c4:	b170      	cbz	r0, 800c9e4 <_vfiprintf_r+0x5c>
 800c9c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9c8:	07dc      	lsls	r4, r3, #31
 800c9ca:	d504      	bpl.n	800c9d6 <_vfiprintf_r+0x4e>
 800c9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d0:	b01d      	add	sp, #116	@ 0x74
 800c9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9d6:	89ab      	ldrh	r3, [r5, #12]
 800c9d8:	0598      	lsls	r0, r3, #22
 800c9da:	d4f7      	bmi.n	800c9cc <_vfiprintf_r+0x44>
 800c9dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9de:	f7fd fbb3 	bl	800a148 <__retarget_lock_release_recursive>
 800c9e2:	e7f3      	b.n	800c9cc <_vfiprintf_r+0x44>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9e8:	2320      	movs	r3, #32
 800c9ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c9ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9f2:	2330      	movs	r3, #48	@ 0x30
 800c9f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cba4 <_vfiprintf_r+0x21c>
 800c9f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c9fc:	f04f 0901 	mov.w	r9, #1
 800ca00:	4623      	mov	r3, r4
 800ca02:	469a      	mov	sl, r3
 800ca04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca08:	b10a      	cbz	r2, 800ca0e <_vfiprintf_r+0x86>
 800ca0a:	2a25      	cmp	r2, #37	@ 0x25
 800ca0c:	d1f9      	bne.n	800ca02 <_vfiprintf_r+0x7a>
 800ca0e:	ebba 0b04 	subs.w	fp, sl, r4
 800ca12:	d00b      	beq.n	800ca2c <_vfiprintf_r+0xa4>
 800ca14:	465b      	mov	r3, fp
 800ca16:	4622      	mov	r2, r4
 800ca18:	4629      	mov	r1, r5
 800ca1a:	4630      	mov	r0, r6
 800ca1c:	f7ff ffa1 	bl	800c962 <__sfputs_r>
 800ca20:	3001      	adds	r0, #1
 800ca22:	f000 80a7 	beq.w	800cb74 <_vfiprintf_r+0x1ec>
 800ca26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca28:	445a      	add	r2, fp
 800ca2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca2c:	f89a 3000 	ldrb.w	r3, [sl]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f000 809f 	beq.w	800cb74 <_vfiprintf_r+0x1ec>
 800ca36:	2300      	movs	r3, #0
 800ca38:	f04f 32ff 	mov.w	r2, #4294967295
 800ca3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca40:	f10a 0a01 	add.w	sl, sl, #1
 800ca44:	9304      	str	r3, [sp, #16]
 800ca46:	9307      	str	r3, [sp, #28]
 800ca48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca4c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca4e:	4654      	mov	r4, sl
 800ca50:	2205      	movs	r2, #5
 800ca52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca56:	4853      	ldr	r0, [pc, #332]	@ (800cba4 <_vfiprintf_r+0x21c>)
 800ca58:	f7f3 fbba 	bl	80001d0 <memchr>
 800ca5c:	9a04      	ldr	r2, [sp, #16]
 800ca5e:	b9d8      	cbnz	r0, 800ca98 <_vfiprintf_r+0x110>
 800ca60:	06d1      	lsls	r1, r2, #27
 800ca62:	bf44      	itt	mi
 800ca64:	2320      	movmi	r3, #32
 800ca66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca6a:	0713      	lsls	r3, r2, #28
 800ca6c:	bf44      	itt	mi
 800ca6e:	232b      	movmi	r3, #43	@ 0x2b
 800ca70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca74:	f89a 3000 	ldrb.w	r3, [sl]
 800ca78:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca7a:	d015      	beq.n	800caa8 <_vfiprintf_r+0x120>
 800ca7c:	9a07      	ldr	r2, [sp, #28]
 800ca7e:	4654      	mov	r4, sl
 800ca80:	2000      	movs	r0, #0
 800ca82:	f04f 0c0a 	mov.w	ip, #10
 800ca86:	4621      	mov	r1, r4
 800ca88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca8c:	3b30      	subs	r3, #48	@ 0x30
 800ca8e:	2b09      	cmp	r3, #9
 800ca90:	d94b      	bls.n	800cb2a <_vfiprintf_r+0x1a2>
 800ca92:	b1b0      	cbz	r0, 800cac2 <_vfiprintf_r+0x13a>
 800ca94:	9207      	str	r2, [sp, #28]
 800ca96:	e014      	b.n	800cac2 <_vfiprintf_r+0x13a>
 800ca98:	eba0 0308 	sub.w	r3, r0, r8
 800ca9c:	fa09 f303 	lsl.w	r3, r9, r3
 800caa0:	4313      	orrs	r3, r2
 800caa2:	9304      	str	r3, [sp, #16]
 800caa4:	46a2      	mov	sl, r4
 800caa6:	e7d2      	b.n	800ca4e <_vfiprintf_r+0xc6>
 800caa8:	9b03      	ldr	r3, [sp, #12]
 800caaa:	1d19      	adds	r1, r3, #4
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	9103      	str	r1, [sp, #12]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	bfbb      	ittet	lt
 800cab4:	425b      	neglt	r3, r3
 800cab6:	f042 0202 	orrlt.w	r2, r2, #2
 800caba:	9307      	strge	r3, [sp, #28]
 800cabc:	9307      	strlt	r3, [sp, #28]
 800cabe:	bfb8      	it	lt
 800cac0:	9204      	strlt	r2, [sp, #16]
 800cac2:	7823      	ldrb	r3, [r4, #0]
 800cac4:	2b2e      	cmp	r3, #46	@ 0x2e
 800cac6:	d10a      	bne.n	800cade <_vfiprintf_r+0x156>
 800cac8:	7863      	ldrb	r3, [r4, #1]
 800caca:	2b2a      	cmp	r3, #42	@ 0x2a
 800cacc:	d132      	bne.n	800cb34 <_vfiprintf_r+0x1ac>
 800cace:	9b03      	ldr	r3, [sp, #12]
 800cad0:	1d1a      	adds	r2, r3, #4
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	9203      	str	r2, [sp, #12]
 800cad6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cada:	3402      	adds	r4, #2
 800cadc:	9305      	str	r3, [sp, #20]
 800cade:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cbb4 <_vfiprintf_r+0x22c>
 800cae2:	7821      	ldrb	r1, [r4, #0]
 800cae4:	2203      	movs	r2, #3
 800cae6:	4650      	mov	r0, sl
 800cae8:	f7f3 fb72 	bl	80001d0 <memchr>
 800caec:	b138      	cbz	r0, 800cafe <_vfiprintf_r+0x176>
 800caee:	9b04      	ldr	r3, [sp, #16]
 800caf0:	eba0 000a 	sub.w	r0, r0, sl
 800caf4:	2240      	movs	r2, #64	@ 0x40
 800caf6:	4082      	lsls	r2, r0
 800caf8:	4313      	orrs	r3, r2
 800cafa:	3401      	adds	r4, #1
 800cafc:	9304      	str	r3, [sp, #16]
 800cafe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb02:	4829      	ldr	r0, [pc, #164]	@ (800cba8 <_vfiprintf_r+0x220>)
 800cb04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cb08:	2206      	movs	r2, #6
 800cb0a:	f7f3 fb61 	bl	80001d0 <memchr>
 800cb0e:	2800      	cmp	r0, #0
 800cb10:	d03f      	beq.n	800cb92 <_vfiprintf_r+0x20a>
 800cb12:	4b26      	ldr	r3, [pc, #152]	@ (800cbac <_vfiprintf_r+0x224>)
 800cb14:	bb1b      	cbnz	r3, 800cb5e <_vfiprintf_r+0x1d6>
 800cb16:	9b03      	ldr	r3, [sp, #12]
 800cb18:	3307      	adds	r3, #7
 800cb1a:	f023 0307 	bic.w	r3, r3, #7
 800cb1e:	3308      	adds	r3, #8
 800cb20:	9303      	str	r3, [sp, #12]
 800cb22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb24:	443b      	add	r3, r7
 800cb26:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb28:	e76a      	b.n	800ca00 <_vfiprintf_r+0x78>
 800cb2a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb2e:	460c      	mov	r4, r1
 800cb30:	2001      	movs	r0, #1
 800cb32:	e7a8      	b.n	800ca86 <_vfiprintf_r+0xfe>
 800cb34:	2300      	movs	r3, #0
 800cb36:	3401      	adds	r4, #1
 800cb38:	9305      	str	r3, [sp, #20]
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	f04f 0c0a 	mov.w	ip, #10
 800cb40:	4620      	mov	r0, r4
 800cb42:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb46:	3a30      	subs	r2, #48	@ 0x30
 800cb48:	2a09      	cmp	r2, #9
 800cb4a:	d903      	bls.n	800cb54 <_vfiprintf_r+0x1cc>
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d0c6      	beq.n	800cade <_vfiprintf_r+0x156>
 800cb50:	9105      	str	r1, [sp, #20]
 800cb52:	e7c4      	b.n	800cade <_vfiprintf_r+0x156>
 800cb54:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb58:	4604      	mov	r4, r0
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	e7f0      	b.n	800cb40 <_vfiprintf_r+0x1b8>
 800cb5e:	ab03      	add	r3, sp, #12
 800cb60:	9300      	str	r3, [sp, #0]
 800cb62:	462a      	mov	r2, r5
 800cb64:	4b12      	ldr	r3, [pc, #72]	@ (800cbb0 <_vfiprintf_r+0x228>)
 800cb66:	a904      	add	r1, sp, #16
 800cb68:	4630      	mov	r0, r6
 800cb6a:	f7fc fa7f 	bl	800906c <_printf_float>
 800cb6e:	4607      	mov	r7, r0
 800cb70:	1c78      	adds	r0, r7, #1
 800cb72:	d1d6      	bne.n	800cb22 <_vfiprintf_r+0x19a>
 800cb74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb76:	07d9      	lsls	r1, r3, #31
 800cb78:	d405      	bmi.n	800cb86 <_vfiprintf_r+0x1fe>
 800cb7a:	89ab      	ldrh	r3, [r5, #12]
 800cb7c:	059a      	lsls	r2, r3, #22
 800cb7e:	d402      	bmi.n	800cb86 <_vfiprintf_r+0x1fe>
 800cb80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb82:	f7fd fae1 	bl	800a148 <__retarget_lock_release_recursive>
 800cb86:	89ab      	ldrh	r3, [r5, #12]
 800cb88:	065b      	lsls	r3, r3, #25
 800cb8a:	f53f af1f 	bmi.w	800c9cc <_vfiprintf_r+0x44>
 800cb8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb90:	e71e      	b.n	800c9d0 <_vfiprintf_r+0x48>
 800cb92:	ab03      	add	r3, sp, #12
 800cb94:	9300      	str	r3, [sp, #0]
 800cb96:	462a      	mov	r2, r5
 800cb98:	4b05      	ldr	r3, [pc, #20]	@ (800cbb0 <_vfiprintf_r+0x228>)
 800cb9a:	a904      	add	r1, sp, #16
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	f7fc fcfd 	bl	800959c <_printf_i>
 800cba2:	e7e4      	b.n	800cb6e <_vfiprintf_r+0x1e6>
 800cba4:	0800eb1d 	.word	0x0800eb1d
 800cba8:	0800eb27 	.word	0x0800eb27
 800cbac:	0800906d 	.word	0x0800906d
 800cbb0:	0800c963 	.word	0x0800c963
 800cbb4:	0800eb23 	.word	0x0800eb23

0800cbb8 <__sflush_r>:
 800cbb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbc0:	0716      	lsls	r6, r2, #28
 800cbc2:	4605      	mov	r5, r0
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	d454      	bmi.n	800cc72 <__sflush_r+0xba>
 800cbc8:	684b      	ldr	r3, [r1, #4]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	dc02      	bgt.n	800cbd4 <__sflush_r+0x1c>
 800cbce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	dd48      	ble.n	800cc66 <__sflush_r+0xae>
 800cbd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cbd6:	2e00      	cmp	r6, #0
 800cbd8:	d045      	beq.n	800cc66 <__sflush_r+0xae>
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cbe0:	682f      	ldr	r7, [r5, #0]
 800cbe2:	6a21      	ldr	r1, [r4, #32]
 800cbe4:	602b      	str	r3, [r5, #0]
 800cbe6:	d030      	beq.n	800cc4a <__sflush_r+0x92>
 800cbe8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cbea:	89a3      	ldrh	r3, [r4, #12]
 800cbec:	0759      	lsls	r1, r3, #29
 800cbee:	d505      	bpl.n	800cbfc <__sflush_r+0x44>
 800cbf0:	6863      	ldr	r3, [r4, #4]
 800cbf2:	1ad2      	subs	r2, r2, r3
 800cbf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cbf6:	b10b      	cbz	r3, 800cbfc <__sflush_r+0x44>
 800cbf8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cbfa:	1ad2      	subs	r2, r2, r3
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cc00:	6a21      	ldr	r1, [r4, #32]
 800cc02:	4628      	mov	r0, r5
 800cc04:	47b0      	blx	r6
 800cc06:	1c43      	adds	r3, r0, #1
 800cc08:	89a3      	ldrh	r3, [r4, #12]
 800cc0a:	d106      	bne.n	800cc1a <__sflush_r+0x62>
 800cc0c:	6829      	ldr	r1, [r5, #0]
 800cc0e:	291d      	cmp	r1, #29
 800cc10:	d82b      	bhi.n	800cc6a <__sflush_r+0xb2>
 800cc12:	4a2a      	ldr	r2, [pc, #168]	@ (800ccbc <__sflush_r+0x104>)
 800cc14:	40ca      	lsrs	r2, r1
 800cc16:	07d6      	lsls	r6, r2, #31
 800cc18:	d527      	bpl.n	800cc6a <__sflush_r+0xb2>
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	6062      	str	r2, [r4, #4]
 800cc1e:	04d9      	lsls	r1, r3, #19
 800cc20:	6922      	ldr	r2, [r4, #16]
 800cc22:	6022      	str	r2, [r4, #0]
 800cc24:	d504      	bpl.n	800cc30 <__sflush_r+0x78>
 800cc26:	1c42      	adds	r2, r0, #1
 800cc28:	d101      	bne.n	800cc2e <__sflush_r+0x76>
 800cc2a:	682b      	ldr	r3, [r5, #0]
 800cc2c:	b903      	cbnz	r3, 800cc30 <__sflush_r+0x78>
 800cc2e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cc30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc32:	602f      	str	r7, [r5, #0]
 800cc34:	b1b9      	cbz	r1, 800cc66 <__sflush_r+0xae>
 800cc36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc3a:	4299      	cmp	r1, r3
 800cc3c:	d002      	beq.n	800cc44 <__sflush_r+0x8c>
 800cc3e:	4628      	mov	r0, r5
 800cc40:	f7fe f8f2 	bl	800ae28 <_free_r>
 800cc44:	2300      	movs	r3, #0
 800cc46:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc48:	e00d      	b.n	800cc66 <__sflush_r+0xae>
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	4628      	mov	r0, r5
 800cc4e:	47b0      	blx	r6
 800cc50:	4602      	mov	r2, r0
 800cc52:	1c50      	adds	r0, r2, #1
 800cc54:	d1c9      	bne.n	800cbea <__sflush_r+0x32>
 800cc56:	682b      	ldr	r3, [r5, #0]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d0c6      	beq.n	800cbea <__sflush_r+0x32>
 800cc5c:	2b1d      	cmp	r3, #29
 800cc5e:	d001      	beq.n	800cc64 <__sflush_r+0xac>
 800cc60:	2b16      	cmp	r3, #22
 800cc62:	d11e      	bne.n	800cca2 <__sflush_r+0xea>
 800cc64:	602f      	str	r7, [r5, #0]
 800cc66:	2000      	movs	r0, #0
 800cc68:	e022      	b.n	800ccb0 <__sflush_r+0xf8>
 800cc6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc6e:	b21b      	sxth	r3, r3
 800cc70:	e01b      	b.n	800ccaa <__sflush_r+0xf2>
 800cc72:	690f      	ldr	r7, [r1, #16]
 800cc74:	2f00      	cmp	r7, #0
 800cc76:	d0f6      	beq.n	800cc66 <__sflush_r+0xae>
 800cc78:	0793      	lsls	r3, r2, #30
 800cc7a:	680e      	ldr	r6, [r1, #0]
 800cc7c:	bf08      	it	eq
 800cc7e:	694b      	ldreq	r3, [r1, #20]
 800cc80:	600f      	str	r7, [r1, #0]
 800cc82:	bf18      	it	ne
 800cc84:	2300      	movne	r3, #0
 800cc86:	eba6 0807 	sub.w	r8, r6, r7
 800cc8a:	608b      	str	r3, [r1, #8]
 800cc8c:	f1b8 0f00 	cmp.w	r8, #0
 800cc90:	dde9      	ble.n	800cc66 <__sflush_r+0xae>
 800cc92:	6a21      	ldr	r1, [r4, #32]
 800cc94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cc96:	4643      	mov	r3, r8
 800cc98:	463a      	mov	r2, r7
 800cc9a:	4628      	mov	r0, r5
 800cc9c:	47b0      	blx	r6
 800cc9e:	2800      	cmp	r0, #0
 800cca0:	dc08      	bgt.n	800ccb4 <__sflush_r+0xfc>
 800cca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccaa:	81a3      	strh	r3, [r4, #12]
 800ccac:	f04f 30ff 	mov.w	r0, #4294967295
 800ccb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccb4:	4407      	add	r7, r0
 800ccb6:	eba8 0800 	sub.w	r8, r8, r0
 800ccba:	e7e7      	b.n	800cc8c <__sflush_r+0xd4>
 800ccbc:	20400001 	.word	0x20400001

0800ccc0 <_fflush_r>:
 800ccc0:	b538      	push	{r3, r4, r5, lr}
 800ccc2:	690b      	ldr	r3, [r1, #16]
 800ccc4:	4605      	mov	r5, r0
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	b913      	cbnz	r3, 800ccd0 <_fflush_r+0x10>
 800ccca:	2500      	movs	r5, #0
 800cccc:	4628      	mov	r0, r5
 800ccce:	bd38      	pop	{r3, r4, r5, pc}
 800ccd0:	b118      	cbz	r0, 800ccda <_fflush_r+0x1a>
 800ccd2:	6a03      	ldr	r3, [r0, #32]
 800ccd4:	b90b      	cbnz	r3, 800ccda <_fflush_r+0x1a>
 800ccd6:	f7fd f819 	bl	8009d0c <__sinit>
 800ccda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d0f3      	beq.n	800ccca <_fflush_r+0xa>
 800cce2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cce4:	07d0      	lsls	r0, r2, #31
 800cce6:	d404      	bmi.n	800ccf2 <_fflush_r+0x32>
 800cce8:	0599      	lsls	r1, r3, #22
 800ccea:	d402      	bmi.n	800ccf2 <_fflush_r+0x32>
 800ccec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ccee:	f7fd fa2a 	bl	800a146 <__retarget_lock_acquire_recursive>
 800ccf2:	4628      	mov	r0, r5
 800ccf4:	4621      	mov	r1, r4
 800ccf6:	f7ff ff5f 	bl	800cbb8 <__sflush_r>
 800ccfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ccfc:	07da      	lsls	r2, r3, #31
 800ccfe:	4605      	mov	r5, r0
 800cd00:	d4e4      	bmi.n	800cccc <_fflush_r+0xc>
 800cd02:	89a3      	ldrh	r3, [r4, #12]
 800cd04:	059b      	lsls	r3, r3, #22
 800cd06:	d4e1      	bmi.n	800cccc <_fflush_r+0xc>
 800cd08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd0a:	f7fd fa1d 	bl	800a148 <__retarget_lock_release_recursive>
 800cd0e:	e7dd      	b.n	800cccc <_fflush_r+0xc>

0800cd10 <__swhatbuf_r>:
 800cd10:	b570      	push	{r4, r5, r6, lr}
 800cd12:	460c      	mov	r4, r1
 800cd14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd18:	2900      	cmp	r1, #0
 800cd1a:	b096      	sub	sp, #88	@ 0x58
 800cd1c:	4615      	mov	r5, r2
 800cd1e:	461e      	mov	r6, r3
 800cd20:	da0d      	bge.n	800cd3e <__swhatbuf_r+0x2e>
 800cd22:	89a3      	ldrh	r3, [r4, #12]
 800cd24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cd28:	f04f 0100 	mov.w	r1, #0
 800cd2c:	bf14      	ite	ne
 800cd2e:	2340      	movne	r3, #64	@ 0x40
 800cd30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cd34:	2000      	movs	r0, #0
 800cd36:	6031      	str	r1, [r6, #0]
 800cd38:	602b      	str	r3, [r5, #0]
 800cd3a:	b016      	add	sp, #88	@ 0x58
 800cd3c:	bd70      	pop	{r4, r5, r6, pc}
 800cd3e:	466a      	mov	r2, sp
 800cd40:	f000 f874 	bl	800ce2c <_fstat_r>
 800cd44:	2800      	cmp	r0, #0
 800cd46:	dbec      	blt.n	800cd22 <__swhatbuf_r+0x12>
 800cd48:	9901      	ldr	r1, [sp, #4]
 800cd4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cd4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd52:	4259      	negs	r1, r3
 800cd54:	4159      	adcs	r1, r3
 800cd56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd5a:	e7eb      	b.n	800cd34 <__swhatbuf_r+0x24>

0800cd5c <__smakebuf_r>:
 800cd5c:	898b      	ldrh	r3, [r1, #12]
 800cd5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd60:	079d      	lsls	r5, r3, #30
 800cd62:	4606      	mov	r6, r0
 800cd64:	460c      	mov	r4, r1
 800cd66:	d507      	bpl.n	800cd78 <__smakebuf_r+0x1c>
 800cd68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cd6c:	6023      	str	r3, [r4, #0]
 800cd6e:	6123      	str	r3, [r4, #16]
 800cd70:	2301      	movs	r3, #1
 800cd72:	6163      	str	r3, [r4, #20]
 800cd74:	b003      	add	sp, #12
 800cd76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd78:	ab01      	add	r3, sp, #4
 800cd7a:	466a      	mov	r2, sp
 800cd7c:	f7ff ffc8 	bl	800cd10 <__swhatbuf_r>
 800cd80:	9f00      	ldr	r7, [sp, #0]
 800cd82:	4605      	mov	r5, r0
 800cd84:	4639      	mov	r1, r7
 800cd86:	4630      	mov	r0, r6
 800cd88:	f7fe f8c2 	bl	800af10 <_malloc_r>
 800cd8c:	b948      	cbnz	r0, 800cda2 <__smakebuf_r+0x46>
 800cd8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd92:	059a      	lsls	r2, r3, #22
 800cd94:	d4ee      	bmi.n	800cd74 <__smakebuf_r+0x18>
 800cd96:	f023 0303 	bic.w	r3, r3, #3
 800cd9a:	f043 0302 	orr.w	r3, r3, #2
 800cd9e:	81a3      	strh	r3, [r4, #12]
 800cda0:	e7e2      	b.n	800cd68 <__smakebuf_r+0xc>
 800cda2:	89a3      	ldrh	r3, [r4, #12]
 800cda4:	6020      	str	r0, [r4, #0]
 800cda6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdaa:	81a3      	strh	r3, [r4, #12]
 800cdac:	9b01      	ldr	r3, [sp, #4]
 800cdae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cdb2:	b15b      	cbz	r3, 800cdcc <__smakebuf_r+0x70>
 800cdb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdb8:	4630      	mov	r0, r6
 800cdba:	f000 f849 	bl	800ce50 <_isatty_r>
 800cdbe:	b128      	cbz	r0, 800cdcc <__smakebuf_r+0x70>
 800cdc0:	89a3      	ldrh	r3, [r4, #12]
 800cdc2:	f023 0303 	bic.w	r3, r3, #3
 800cdc6:	f043 0301 	orr.w	r3, r3, #1
 800cdca:	81a3      	strh	r3, [r4, #12]
 800cdcc:	89a3      	ldrh	r3, [r4, #12]
 800cdce:	431d      	orrs	r5, r3
 800cdd0:	81a5      	strh	r5, [r4, #12]
 800cdd2:	e7cf      	b.n	800cd74 <__smakebuf_r+0x18>

0800cdd4 <memmove>:
 800cdd4:	4288      	cmp	r0, r1
 800cdd6:	b510      	push	{r4, lr}
 800cdd8:	eb01 0402 	add.w	r4, r1, r2
 800cddc:	d902      	bls.n	800cde4 <memmove+0x10>
 800cdde:	4284      	cmp	r4, r0
 800cde0:	4623      	mov	r3, r4
 800cde2:	d807      	bhi.n	800cdf4 <memmove+0x20>
 800cde4:	1e43      	subs	r3, r0, #1
 800cde6:	42a1      	cmp	r1, r4
 800cde8:	d008      	beq.n	800cdfc <memmove+0x28>
 800cdea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdf2:	e7f8      	b.n	800cde6 <memmove+0x12>
 800cdf4:	4402      	add	r2, r0
 800cdf6:	4601      	mov	r1, r0
 800cdf8:	428a      	cmp	r2, r1
 800cdfa:	d100      	bne.n	800cdfe <memmove+0x2a>
 800cdfc:	bd10      	pop	{r4, pc}
 800cdfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce06:	e7f7      	b.n	800cdf8 <memmove+0x24>

0800ce08 <strncmp>:
 800ce08:	b510      	push	{r4, lr}
 800ce0a:	b16a      	cbz	r2, 800ce28 <strncmp+0x20>
 800ce0c:	3901      	subs	r1, #1
 800ce0e:	1884      	adds	r4, r0, r2
 800ce10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d103      	bne.n	800ce24 <strncmp+0x1c>
 800ce1c:	42a0      	cmp	r0, r4
 800ce1e:	d001      	beq.n	800ce24 <strncmp+0x1c>
 800ce20:	2a00      	cmp	r2, #0
 800ce22:	d1f5      	bne.n	800ce10 <strncmp+0x8>
 800ce24:	1ad0      	subs	r0, r2, r3
 800ce26:	bd10      	pop	{r4, pc}
 800ce28:	4610      	mov	r0, r2
 800ce2a:	e7fc      	b.n	800ce26 <strncmp+0x1e>

0800ce2c <_fstat_r>:
 800ce2c:	b538      	push	{r3, r4, r5, lr}
 800ce2e:	4d07      	ldr	r5, [pc, #28]	@ (800ce4c <_fstat_r+0x20>)
 800ce30:	2300      	movs	r3, #0
 800ce32:	4604      	mov	r4, r0
 800ce34:	4608      	mov	r0, r1
 800ce36:	4611      	mov	r1, r2
 800ce38:	602b      	str	r3, [r5, #0]
 800ce3a:	f7f8 f853 	bl	8004ee4 <_fstat>
 800ce3e:	1c43      	adds	r3, r0, #1
 800ce40:	d102      	bne.n	800ce48 <_fstat_r+0x1c>
 800ce42:	682b      	ldr	r3, [r5, #0]
 800ce44:	b103      	cbz	r3, 800ce48 <_fstat_r+0x1c>
 800ce46:	6023      	str	r3, [r4, #0]
 800ce48:	bd38      	pop	{r3, r4, r5, pc}
 800ce4a:	bf00      	nop
 800ce4c:	20000924 	.word	0x20000924

0800ce50 <_isatty_r>:
 800ce50:	b538      	push	{r3, r4, r5, lr}
 800ce52:	4d06      	ldr	r5, [pc, #24]	@ (800ce6c <_isatty_r+0x1c>)
 800ce54:	2300      	movs	r3, #0
 800ce56:	4604      	mov	r4, r0
 800ce58:	4608      	mov	r0, r1
 800ce5a:	602b      	str	r3, [r5, #0]
 800ce5c:	f7f8 f852 	bl	8004f04 <_isatty>
 800ce60:	1c43      	adds	r3, r0, #1
 800ce62:	d102      	bne.n	800ce6a <_isatty_r+0x1a>
 800ce64:	682b      	ldr	r3, [r5, #0]
 800ce66:	b103      	cbz	r3, 800ce6a <_isatty_r+0x1a>
 800ce68:	6023      	str	r3, [r4, #0]
 800ce6a:	bd38      	pop	{r3, r4, r5, pc}
 800ce6c:	20000924 	.word	0x20000924

0800ce70 <_sbrk_r>:
 800ce70:	b538      	push	{r3, r4, r5, lr}
 800ce72:	4d06      	ldr	r5, [pc, #24]	@ (800ce8c <_sbrk_r+0x1c>)
 800ce74:	2300      	movs	r3, #0
 800ce76:	4604      	mov	r4, r0
 800ce78:	4608      	mov	r0, r1
 800ce7a:	602b      	str	r3, [r5, #0]
 800ce7c:	f7f8 f85a 	bl	8004f34 <_sbrk>
 800ce80:	1c43      	adds	r3, r0, #1
 800ce82:	d102      	bne.n	800ce8a <_sbrk_r+0x1a>
 800ce84:	682b      	ldr	r3, [r5, #0]
 800ce86:	b103      	cbz	r3, 800ce8a <_sbrk_r+0x1a>
 800ce88:	6023      	str	r3, [r4, #0]
 800ce8a:	bd38      	pop	{r3, r4, r5, pc}
 800ce8c:	20000924 	.word	0x20000924

0800ce90 <nan>:
 800ce90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ce98 <nan+0x8>
 800ce94:	4770      	bx	lr
 800ce96:	bf00      	nop
 800ce98:	00000000 	.word	0x00000000
 800ce9c:	7ff80000 	.word	0x7ff80000

0800cea0 <__assert_func>:
 800cea0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cea2:	4614      	mov	r4, r2
 800cea4:	461a      	mov	r2, r3
 800cea6:	4b09      	ldr	r3, [pc, #36]	@ (800cecc <__assert_func+0x2c>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4605      	mov	r5, r0
 800ceac:	68d8      	ldr	r0, [r3, #12]
 800ceae:	b14c      	cbz	r4, 800cec4 <__assert_func+0x24>
 800ceb0:	4b07      	ldr	r3, [pc, #28]	@ (800ced0 <__assert_func+0x30>)
 800ceb2:	9100      	str	r1, [sp, #0]
 800ceb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ceb8:	4906      	ldr	r1, [pc, #24]	@ (800ced4 <__assert_func+0x34>)
 800ceba:	462b      	mov	r3, r5
 800cebc:	f000 fba8 	bl	800d610 <fiprintf>
 800cec0:	f000 fbb8 	bl	800d634 <abort>
 800cec4:	4b04      	ldr	r3, [pc, #16]	@ (800ced8 <__assert_func+0x38>)
 800cec6:	461c      	mov	r4, r3
 800cec8:	e7f3      	b.n	800ceb2 <__assert_func+0x12>
 800ceca:	bf00      	nop
 800cecc:	200000a8 	.word	0x200000a8
 800ced0:	0800eb36 	.word	0x0800eb36
 800ced4:	0800eb43 	.word	0x0800eb43
 800ced8:	0800eb71 	.word	0x0800eb71

0800cedc <_calloc_r>:
 800cedc:	b570      	push	{r4, r5, r6, lr}
 800cede:	fba1 5402 	umull	r5, r4, r1, r2
 800cee2:	b934      	cbnz	r4, 800cef2 <_calloc_r+0x16>
 800cee4:	4629      	mov	r1, r5
 800cee6:	f7fe f813 	bl	800af10 <_malloc_r>
 800ceea:	4606      	mov	r6, r0
 800ceec:	b928      	cbnz	r0, 800cefa <_calloc_r+0x1e>
 800ceee:	4630      	mov	r0, r6
 800cef0:	bd70      	pop	{r4, r5, r6, pc}
 800cef2:	220c      	movs	r2, #12
 800cef4:	6002      	str	r2, [r0, #0]
 800cef6:	2600      	movs	r6, #0
 800cef8:	e7f9      	b.n	800ceee <_calloc_r+0x12>
 800cefa:	462a      	mov	r2, r5
 800cefc:	4621      	mov	r1, r4
 800cefe:	f7fd f8a5 	bl	800a04c <memset>
 800cf02:	e7f4      	b.n	800ceee <_calloc_r+0x12>

0800cf04 <rshift>:
 800cf04:	6903      	ldr	r3, [r0, #16]
 800cf06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cf0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cf0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cf12:	f100 0414 	add.w	r4, r0, #20
 800cf16:	dd45      	ble.n	800cfa4 <rshift+0xa0>
 800cf18:	f011 011f 	ands.w	r1, r1, #31
 800cf1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cf20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cf24:	d10c      	bne.n	800cf40 <rshift+0x3c>
 800cf26:	f100 0710 	add.w	r7, r0, #16
 800cf2a:	4629      	mov	r1, r5
 800cf2c:	42b1      	cmp	r1, r6
 800cf2e:	d334      	bcc.n	800cf9a <rshift+0x96>
 800cf30:	1a9b      	subs	r3, r3, r2
 800cf32:	009b      	lsls	r3, r3, #2
 800cf34:	1eea      	subs	r2, r5, #3
 800cf36:	4296      	cmp	r6, r2
 800cf38:	bf38      	it	cc
 800cf3a:	2300      	movcc	r3, #0
 800cf3c:	4423      	add	r3, r4
 800cf3e:	e015      	b.n	800cf6c <rshift+0x68>
 800cf40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cf44:	f1c1 0820 	rsb	r8, r1, #32
 800cf48:	40cf      	lsrs	r7, r1
 800cf4a:	f105 0e04 	add.w	lr, r5, #4
 800cf4e:	46a1      	mov	r9, r4
 800cf50:	4576      	cmp	r6, lr
 800cf52:	46f4      	mov	ip, lr
 800cf54:	d815      	bhi.n	800cf82 <rshift+0x7e>
 800cf56:	1a9a      	subs	r2, r3, r2
 800cf58:	0092      	lsls	r2, r2, #2
 800cf5a:	3a04      	subs	r2, #4
 800cf5c:	3501      	adds	r5, #1
 800cf5e:	42ae      	cmp	r6, r5
 800cf60:	bf38      	it	cc
 800cf62:	2200      	movcc	r2, #0
 800cf64:	18a3      	adds	r3, r4, r2
 800cf66:	50a7      	str	r7, [r4, r2]
 800cf68:	b107      	cbz	r7, 800cf6c <rshift+0x68>
 800cf6a:	3304      	adds	r3, #4
 800cf6c:	1b1a      	subs	r2, r3, r4
 800cf6e:	42a3      	cmp	r3, r4
 800cf70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cf74:	bf08      	it	eq
 800cf76:	2300      	moveq	r3, #0
 800cf78:	6102      	str	r2, [r0, #16]
 800cf7a:	bf08      	it	eq
 800cf7c:	6143      	streq	r3, [r0, #20]
 800cf7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf82:	f8dc c000 	ldr.w	ip, [ip]
 800cf86:	fa0c fc08 	lsl.w	ip, ip, r8
 800cf8a:	ea4c 0707 	orr.w	r7, ip, r7
 800cf8e:	f849 7b04 	str.w	r7, [r9], #4
 800cf92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf96:	40cf      	lsrs	r7, r1
 800cf98:	e7da      	b.n	800cf50 <rshift+0x4c>
 800cf9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cf9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cfa2:	e7c3      	b.n	800cf2c <rshift+0x28>
 800cfa4:	4623      	mov	r3, r4
 800cfa6:	e7e1      	b.n	800cf6c <rshift+0x68>

0800cfa8 <__hexdig_fun>:
 800cfa8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cfac:	2b09      	cmp	r3, #9
 800cfae:	d802      	bhi.n	800cfb6 <__hexdig_fun+0xe>
 800cfb0:	3820      	subs	r0, #32
 800cfb2:	b2c0      	uxtb	r0, r0
 800cfb4:	4770      	bx	lr
 800cfb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cfba:	2b05      	cmp	r3, #5
 800cfbc:	d801      	bhi.n	800cfc2 <__hexdig_fun+0x1a>
 800cfbe:	3847      	subs	r0, #71	@ 0x47
 800cfc0:	e7f7      	b.n	800cfb2 <__hexdig_fun+0xa>
 800cfc2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cfc6:	2b05      	cmp	r3, #5
 800cfc8:	d801      	bhi.n	800cfce <__hexdig_fun+0x26>
 800cfca:	3827      	subs	r0, #39	@ 0x27
 800cfcc:	e7f1      	b.n	800cfb2 <__hexdig_fun+0xa>
 800cfce:	2000      	movs	r0, #0
 800cfd0:	4770      	bx	lr
	...

0800cfd4 <__gethex>:
 800cfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd8:	b085      	sub	sp, #20
 800cfda:	468a      	mov	sl, r1
 800cfdc:	9302      	str	r3, [sp, #8]
 800cfde:	680b      	ldr	r3, [r1, #0]
 800cfe0:	9001      	str	r0, [sp, #4]
 800cfe2:	4690      	mov	r8, r2
 800cfe4:	1c9c      	adds	r4, r3, #2
 800cfe6:	46a1      	mov	r9, r4
 800cfe8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cfec:	2830      	cmp	r0, #48	@ 0x30
 800cfee:	d0fa      	beq.n	800cfe6 <__gethex+0x12>
 800cff0:	eba9 0303 	sub.w	r3, r9, r3
 800cff4:	f1a3 0b02 	sub.w	fp, r3, #2
 800cff8:	f7ff ffd6 	bl	800cfa8 <__hexdig_fun>
 800cffc:	4605      	mov	r5, r0
 800cffe:	2800      	cmp	r0, #0
 800d000:	d168      	bne.n	800d0d4 <__gethex+0x100>
 800d002:	49a0      	ldr	r1, [pc, #640]	@ (800d284 <__gethex+0x2b0>)
 800d004:	2201      	movs	r2, #1
 800d006:	4648      	mov	r0, r9
 800d008:	f7ff fefe 	bl	800ce08 <strncmp>
 800d00c:	4607      	mov	r7, r0
 800d00e:	2800      	cmp	r0, #0
 800d010:	d167      	bne.n	800d0e2 <__gethex+0x10e>
 800d012:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d016:	4626      	mov	r6, r4
 800d018:	f7ff ffc6 	bl	800cfa8 <__hexdig_fun>
 800d01c:	2800      	cmp	r0, #0
 800d01e:	d062      	beq.n	800d0e6 <__gethex+0x112>
 800d020:	4623      	mov	r3, r4
 800d022:	7818      	ldrb	r0, [r3, #0]
 800d024:	2830      	cmp	r0, #48	@ 0x30
 800d026:	4699      	mov	r9, r3
 800d028:	f103 0301 	add.w	r3, r3, #1
 800d02c:	d0f9      	beq.n	800d022 <__gethex+0x4e>
 800d02e:	f7ff ffbb 	bl	800cfa8 <__hexdig_fun>
 800d032:	fab0 f580 	clz	r5, r0
 800d036:	096d      	lsrs	r5, r5, #5
 800d038:	f04f 0b01 	mov.w	fp, #1
 800d03c:	464a      	mov	r2, r9
 800d03e:	4616      	mov	r6, r2
 800d040:	3201      	adds	r2, #1
 800d042:	7830      	ldrb	r0, [r6, #0]
 800d044:	f7ff ffb0 	bl	800cfa8 <__hexdig_fun>
 800d048:	2800      	cmp	r0, #0
 800d04a:	d1f8      	bne.n	800d03e <__gethex+0x6a>
 800d04c:	498d      	ldr	r1, [pc, #564]	@ (800d284 <__gethex+0x2b0>)
 800d04e:	2201      	movs	r2, #1
 800d050:	4630      	mov	r0, r6
 800d052:	f7ff fed9 	bl	800ce08 <strncmp>
 800d056:	2800      	cmp	r0, #0
 800d058:	d13f      	bne.n	800d0da <__gethex+0x106>
 800d05a:	b944      	cbnz	r4, 800d06e <__gethex+0x9a>
 800d05c:	1c74      	adds	r4, r6, #1
 800d05e:	4622      	mov	r2, r4
 800d060:	4616      	mov	r6, r2
 800d062:	3201      	adds	r2, #1
 800d064:	7830      	ldrb	r0, [r6, #0]
 800d066:	f7ff ff9f 	bl	800cfa8 <__hexdig_fun>
 800d06a:	2800      	cmp	r0, #0
 800d06c:	d1f8      	bne.n	800d060 <__gethex+0x8c>
 800d06e:	1ba4      	subs	r4, r4, r6
 800d070:	00a7      	lsls	r7, r4, #2
 800d072:	7833      	ldrb	r3, [r6, #0]
 800d074:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d078:	2b50      	cmp	r3, #80	@ 0x50
 800d07a:	d13e      	bne.n	800d0fa <__gethex+0x126>
 800d07c:	7873      	ldrb	r3, [r6, #1]
 800d07e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d080:	d033      	beq.n	800d0ea <__gethex+0x116>
 800d082:	2b2d      	cmp	r3, #45	@ 0x2d
 800d084:	d034      	beq.n	800d0f0 <__gethex+0x11c>
 800d086:	1c71      	adds	r1, r6, #1
 800d088:	2400      	movs	r4, #0
 800d08a:	7808      	ldrb	r0, [r1, #0]
 800d08c:	f7ff ff8c 	bl	800cfa8 <__hexdig_fun>
 800d090:	1e43      	subs	r3, r0, #1
 800d092:	b2db      	uxtb	r3, r3
 800d094:	2b18      	cmp	r3, #24
 800d096:	d830      	bhi.n	800d0fa <__gethex+0x126>
 800d098:	f1a0 0210 	sub.w	r2, r0, #16
 800d09c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d0a0:	f7ff ff82 	bl	800cfa8 <__hexdig_fun>
 800d0a4:	f100 3cff 	add.w	ip, r0, #4294967295
 800d0a8:	fa5f fc8c 	uxtb.w	ip, ip
 800d0ac:	f1bc 0f18 	cmp.w	ip, #24
 800d0b0:	f04f 030a 	mov.w	r3, #10
 800d0b4:	d91e      	bls.n	800d0f4 <__gethex+0x120>
 800d0b6:	b104      	cbz	r4, 800d0ba <__gethex+0xe6>
 800d0b8:	4252      	negs	r2, r2
 800d0ba:	4417      	add	r7, r2
 800d0bc:	f8ca 1000 	str.w	r1, [sl]
 800d0c0:	b1ed      	cbz	r5, 800d0fe <__gethex+0x12a>
 800d0c2:	f1bb 0f00 	cmp.w	fp, #0
 800d0c6:	bf0c      	ite	eq
 800d0c8:	2506      	moveq	r5, #6
 800d0ca:	2500      	movne	r5, #0
 800d0cc:	4628      	mov	r0, r5
 800d0ce:	b005      	add	sp, #20
 800d0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0d4:	2500      	movs	r5, #0
 800d0d6:	462c      	mov	r4, r5
 800d0d8:	e7b0      	b.n	800d03c <__gethex+0x68>
 800d0da:	2c00      	cmp	r4, #0
 800d0dc:	d1c7      	bne.n	800d06e <__gethex+0x9a>
 800d0de:	4627      	mov	r7, r4
 800d0e0:	e7c7      	b.n	800d072 <__gethex+0x9e>
 800d0e2:	464e      	mov	r6, r9
 800d0e4:	462f      	mov	r7, r5
 800d0e6:	2501      	movs	r5, #1
 800d0e8:	e7c3      	b.n	800d072 <__gethex+0x9e>
 800d0ea:	2400      	movs	r4, #0
 800d0ec:	1cb1      	adds	r1, r6, #2
 800d0ee:	e7cc      	b.n	800d08a <__gethex+0xb6>
 800d0f0:	2401      	movs	r4, #1
 800d0f2:	e7fb      	b.n	800d0ec <__gethex+0x118>
 800d0f4:	fb03 0002 	mla	r0, r3, r2, r0
 800d0f8:	e7ce      	b.n	800d098 <__gethex+0xc4>
 800d0fa:	4631      	mov	r1, r6
 800d0fc:	e7de      	b.n	800d0bc <__gethex+0xe8>
 800d0fe:	eba6 0309 	sub.w	r3, r6, r9
 800d102:	3b01      	subs	r3, #1
 800d104:	4629      	mov	r1, r5
 800d106:	2b07      	cmp	r3, #7
 800d108:	dc0a      	bgt.n	800d120 <__gethex+0x14c>
 800d10a:	9801      	ldr	r0, [sp, #4]
 800d10c:	f7fd ff8c 	bl	800b028 <_Balloc>
 800d110:	4604      	mov	r4, r0
 800d112:	b940      	cbnz	r0, 800d126 <__gethex+0x152>
 800d114:	4b5c      	ldr	r3, [pc, #368]	@ (800d288 <__gethex+0x2b4>)
 800d116:	4602      	mov	r2, r0
 800d118:	21e4      	movs	r1, #228	@ 0xe4
 800d11a:	485c      	ldr	r0, [pc, #368]	@ (800d28c <__gethex+0x2b8>)
 800d11c:	f7ff fec0 	bl	800cea0 <__assert_func>
 800d120:	3101      	adds	r1, #1
 800d122:	105b      	asrs	r3, r3, #1
 800d124:	e7ef      	b.n	800d106 <__gethex+0x132>
 800d126:	f100 0a14 	add.w	sl, r0, #20
 800d12a:	2300      	movs	r3, #0
 800d12c:	4655      	mov	r5, sl
 800d12e:	469b      	mov	fp, r3
 800d130:	45b1      	cmp	r9, r6
 800d132:	d337      	bcc.n	800d1a4 <__gethex+0x1d0>
 800d134:	f845 bb04 	str.w	fp, [r5], #4
 800d138:	eba5 050a 	sub.w	r5, r5, sl
 800d13c:	10ad      	asrs	r5, r5, #2
 800d13e:	6125      	str	r5, [r4, #16]
 800d140:	4658      	mov	r0, fp
 800d142:	f7fe f863 	bl	800b20c <__hi0bits>
 800d146:	016d      	lsls	r5, r5, #5
 800d148:	f8d8 6000 	ldr.w	r6, [r8]
 800d14c:	1a2d      	subs	r5, r5, r0
 800d14e:	42b5      	cmp	r5, r6
 800d150:	dd54      	ble.n	800d1fc <__gethex+0x228>
 800d152:	1bad      	subs	r5, r5, r6
 800d154:	4629      	mov	r1, r5
 800d156:	4620      	mov	r0, r4
 800d158:	f7fe fbef 	bl	800b93a <__any_on>
 800d15c:	4681      	mov	r9, r0
 800d15e:	b178      	cbz	r0, 800d180 <__gethex+0x1ac>
 800d160:	1e6b      	subs	r3, r5, #1
 800d162:	1159      	asrs	r1, r3, #5
 800d164:	f003 021f 	and.w	r2, r3, #31
 800d168:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d16c:	f04f 0901 	mov.w	r9, #1
 800d170:	fa09 f202 	lsl.w	r2, r9, r2
 800d174:	420a      	tst	r2, r1
 800d176:	d003      	beq.n	800d180 <__gethex+0x1ac>
 800d178:	454b      	cmp	r3, r9
 800d17a:	dc36      	bgt.n	800d1ea <__gethex+0x216>
 800d17c:	f04f 0902 	mov.w	r9, #2
 800d180:	4629      	mov	r1, r5
 800d182:	4620      	mov	r0, r4
 800d184:	f7ff febe 	bl	800cf04 <rshift>
 800d188:	442f      	add	r7, r5
 800d18a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d18e:	42bb      	cmp	r3, r7
 800d190:	da42      	bge.n	800d218 <__gethex+0x244>
 800d192:	9801      	ldr	r0, [sp, #4]
 800d194:	4621      	mov	r1, r4
 800d196:	f7fd ff87 	bl	800b0a8 <_Bfree>
 800d19a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d19c:	2300      	movs	r3, #0
 800d19e:	6013      	str	r3, [r2, #0]
 800d1a0:	25a3      	movs	r5, #163	@ 0xa3
 800d1a2:	e793      	b.n	800d0cc <__gethex+0xf8>
 800d1a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d1a8:	2a2e      	cmp	r2, #46	@ 0x2e
 800d1aa:	d012      	beq.n	800d1d2 <__gethex+0x1fe>
 800d1ac:	2b20      	cmp	r3, #32
 800d1ae:	d104      	bne.n	800d1ba <__gethex+0x1e6>
 800d1b0:	f845 bb04 	str.w	fp, [r5], #4
 800d1b4:	f04f 0b00 	mov.w	fp, #0
 800d1b8:	465b      	mov	r3, fp
 800d1ba:	7830      	ldrb	r0, [r6, #0]
 800d1bc:	9303      	str	r3, [sp, #12]
 800d1be:	f7ff fef3 	bl	800cfa8 <__hexdig_fun>
 800d1c2:	9b03      	ldr	r3, [sp, #12]
 800d1c4:	f000 000f 	and.w	r0, r0, #15
 800d1c8:	4098      	lsls	r0, r3
 800d1ca:	ea4b 0b00 	orr.w	fp, fp, r0
 800d1ce:	3304      	adds	r3, #4
 800d1d0:	e7ae      	b.n	800d130 <__gethex+0x15c>
 800d1d2:	45b1      	cmp	r9, r6
 800d1d4:	d8ea      	bhi.n	800d1ac <__gethex+0x1d8>
 800d1d6:	492b      	ldr	r1, [pc, #172]	@ (800d284 <__gethex+0x2b0>)
 800d1d8:	9303      	str	r3, [sp, #12]
 800d1da:	2201      	movs	r2, #1
 800d1dc:	4630      	mov	r0, r6
 800d1de:	f7ff fe13 	bl	800ce08 <strncmp>
 800d1e2:	9b03      	ldr	r3, [sp, #12]
 800d1e4:	2800      	cmp	r0, #0
 800d1e6:	d1e1      	bne.n	800d1ac <__gethex+0x1d8>
 800d1e8:	e7a2      	b.n	800d130 <__gethex+0x15c>
 800d1ea:	1ea9      	subs	r1, r5, #2
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	f7fe fba4 	bl	800b93a <__any_on>
 800d1f2:	2800      	cmp	r0, #0
 800d1f4:	d0c2      	beq.n	800d17c <__gethex+0x1a8>
 800d1f6:	f04f 0903 	mov.w	r9, #3
 800d1fa:	e7c1      	b.n	800d180 <__gethex+0x1ac>
 800d1fc:	da09      	bge.n	800d212 <__gethex+0x23e>
 800d1fe:	1b75      	subs	r5, r6, r5
 800d200:	4621      	mov	r1, r4
 800d202:	9801      	ldr	r0, [sp, #4]
 800d204:	462a      	mov	r2, r5
 800d206:	f7fe f95f 	bl	800b4c8 <__lshift>
 800d20a:	1b7f      	subs	r7, r7, r5
 800d20c:	4604      	mov	r4, r0
 800d20e:	f100 0a14 	add.w	sl, r0, #20
 800d212:	f04f 0900 	mov.w	r9, #0
 800d216:	e7b8      	b.n	800d18a <__gethex+0x1b6>
 800d218:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d21c:	42bd      	cmp	r5, r7
 800d21e:	dd6f      	ble.n	800d300 <__gethex+0x32c>
 800d220:	1bed      	subs	r5, r5, r7
 800d222:	42ae      	cmp	r6, r5
 800d224:	dc34      	bgt.n	800d290 <__gethex+0x2bc>
 800d226:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d22a:	2b02      	cmp	r3, #2
 800d22c:	d022      	beq.n	800d274 <__gethex+0x2a0>
 800d22e:	2b03      	cmp	r3, #3
 800d230:	d024      	beq.n	800d27c <__gethex+0x2a8>
 800d232:	2b01      	cmp	r3, #1
 800d234:	d115      	bne.n	800d262 <__gethex+0x28e>
 800d236:	42ae      	cmp	r6, r5
 800d238:	d113      	bne.n	800d262 <__gethex+0x28e>
 800d23a:	2e01      	cmp	r6, #1
 800d23c:	d10b      	bne.n	800d256 <__gethex+0x282>
 800d23e:	9a02      	ldr	r2, [sp, #8]
 800d240:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d244:	6013      	str	r3, [r2, #0]
 800d246:	2301      	movs	r3, #1
 800d248:	6123      	str	r3, [r4, #16]
 800d24a:	f8ca 3000 	str.w	r3, [sl]
 800d24e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d250:	2562      	movs	r5, #98	@ 0x62
 800d252:	601c      	str	r4, [r3, #0]
 800d254:	e73a      	b.n	800d0cc <__gethex+0xf8>
 800d256:	1e71      	subs	r1, r6, #1
 800d258:	4620      	mov	r0, r4
 800d25a:	f7fe fb6e 	bl	800b93a <__any_on>
 800d25e:	2800      	cmp	r0, #0
 800d260:	d1ed      	bne.n	800d23e <__gethex+0x26a>
 800d262:	9801      	ldr	r0, [sp, #4]
 800d264:	4621      	mov	r1, r4
 800d266:	f7fd ff1f 	bl	800b0a8 <_Bfree>
 800d26a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d26c:	2300      	movs	r3, #0
 800d26e:	6013      	str	r3, [r2, #0]
 800d270:	2550      	movs	r5, #80	@ 0x50
 800d272:	e72b      	b.n	800d0cc <__gethex+0xf8>
 800d274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d276:	2b00      	cmp	r3, #0
 800d278:	d1f3      	bne.n	800d262 <__gethex+0x28e>
 800d27a:	e7e0      	b.n	800d23e <__gethex+0x26a>
 800d27c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d1dd      	bne.n	800d23e <__gethex+0x26a>
 800d282:	e7ee      	b.n	800d262 <__gethex+0x28e>
 800d284:	0800eb1b 	.word	0x0800eb1b
 800d288:	0800eab1 	.word	0x0800eab1
 800d28c:	0800eb72 	.word	0x0800eb72
 800d290:	1e6f      	subs	r7, r5, #1
 800d292:	f1b9 0f00 	cmp.w	r9, #0
 800d296:	d130      	bne.n	800d2fa <__gethex+0x326>
 800d298:	b127      	cbz	r7, 800d2a4 <__gethex+0x2d0>
 800d29a:	4639      	mov	r1, r7
 800d29c:	4620      	mov	r0, r4
 800d29e:	f7fe fb4c 	bl	800b93a <__any_on>
 800d2a2:	4681      	mov	r9, r0
 800d2a4:	117a      	asrs	r2, r7, #5
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d2ac:	f007 071f 	and.w	r7, r7, #31
 800d2b0:	40bb      	lsls	r3, r7
 800d2b2:	4213      	tst	r3, r2
 800d2b4:	4629      	mov	r1, r5
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	bf18      	it	ne
 800d2ba:	f049 0902 	orrne.w	r9, r9, #2
 800d2be:	f7ff fe21 	bl	800cf04 <rshift>
 800d2c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d2c6:	1b76      	subs	r6, r6, r5
 800d2c8:	2502      	movs	r5, #2
 800d2ca:	f1b9 0f00 	cmp.w	r9, #0
 800d2ce:	d047      	beq.n	800d360 <__gethex+0x38c>
 800d2d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d2d4:	2b02      	cmp	r3, #2
 800d2d6:	d015      	beq.n	800d304 <__gethex+0x330>
 800d2d8:	2b03      	cmp	r3, #3
 800d2da:	d017      	beq.n	800d30c <__gethex+0x338>
 800d2dc:	2b01      	cmp	r3, #1
 800d2de:	d109      	bne.n	800d2f4 <__gethex+0x320>
 800d2e0:	f019 0f02 	tst.w	r9, #2
 800d2e4:	d006      	beq.n	800d2f4 <__gethex+0x320>
 800d2e6:	f8da 3000 	ldr.w	r3, [sl]
 800d2ea:	ea49 0903 	orr.w	r9, r9, r3
 800d2ee:	f019 0f01 	tst.w	r9, #1
 800d2f2:	d10e      	bne.n	800d312 <__gethex+0x33e>
 800d2f4:	f045 0510 	orr.w	r5, r5, #16
 800d2f8:	e032      	b.n	800d360 <__gethex+0x38c>
 800d2fa:	f04f 0901 	mov.w	r9, #1
 800d2fe:	e7d1      	b.n	800d2a4 <__gethex+0x2d0>
 800d300:	2501      	movs	r5, #1
 800d302:	e7e2      	b.n	800d2ca <__gethex+0x2f6>
 800d304:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d306:	f1c3 0301 	rsb	r3, r3, #1
 800d30a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d30c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d0f0      	beq.n	800d2f4 <__gethex+0x320>
 800d312:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d316:	f104 0314 	add.w	r3, r4, #20
 800d31a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d31e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d322:	f04f 0c00 	mov.w	ip, #0
 800d326:	4618      	mov	r0, r3
 800d328:	f853 2b04 	ldr.w	r2, [r3], #4
 800d32c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d330:	d01b      	beq.n	800d36a <__gethex+0x396>
 800d332:	3201      	adds	r2, #1
 800d334:	6002      	str	r2, [r0, #0]
 800d336:	2d02      	cmp	r5, #2
 800d338:	f104 0314 	add.w	r3, r4, #20
 800d33c:	d13c      	bne.n	800d3b8 <__gethex+0x3e4>
 800d33e:	f8d8 2000 	ldr.w	r2, [r8]
 800d342:	3a01      	subs	r2, #1
 800d344:	42b2      	cmp	r2, r6
 800d346:	d109      	bne.n	800d35c <__gethex+0x388>
 800d348:	1171      	asrs	r1, r6, #5
 800d34a:	2201      	movs	r2, #1
 800d34c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d350:	f006 061f 	and.w	r6, r6, #31
 800d354:	fa02 f606 	lsl.w	r6, r2, r6
 800d358:	421e      	tst	r6, r3
 800d35a:	d13a      	bne.n	800d3d2 <__gethex+0x3fe>
 800d35c:	f045 0520 	orr.w	r5, r5, #32
 800d360:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d362:	601c      	str	r4, [r3, #0]
 800d364:	9b02      	ldr	r3, [sp, #8]
 800d366:	601f      	str	r7, [r3, #0]
 800d368:	e6b0      	b.n	800d0cc <__gethex+0xf8>
 800d36a:	4299      	cmp	r1, r3
 800d36c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d370:	d8d9      	bhi.n	800d326 <__gethex+0x352>
 800d372:	68a3      	ldr	r3, [r4, #8]
 800d374:	459b      	cmp	fp, r3
 800d376:	db17      	blt.n	800d3a8 <__gethex+0x3d4>
 800d378:	6861      	ldr	r1, [r4, #4]
 800d37a:	9801      	ldr	r0, [sp, #4]
 800d37c:	3101      	adds	r1, #1
 800d37e:	f7fd fe53 	bl	800b028 <_Balloc>
 800d382:	4681      	mov	r9, r0
 800d384:	b918      	cbnz	r0, 800d38e <__gethex+0x3ba>
 800d386:	4b1a      	ldr	r3, [pc, #104]	@ (800d3f0 <__gethex+0x41c>)
 800d388:	4602      	mov	r2, r0
 800d38a:	2184      	movs	r1, #132	@ 0x84
 800d38c:	e6c5      	b.n	800d11a <__gethex+0x146>
 800d38e:	6922      	ldr	r2, [r4, #16]
 800d390:	3202      	adds	r2, #2
 800d392:	f104 010c 	add.w	r1, r4, #12
 800d396:	0092      	lsls	r2, r2, #2
 800d398:	300c      	adds	r0, #12
 800d39a:	f7fc fed6 	bl	800a14a <memcpy>
 800d39e:	4621      	mov	r1, r4
 800d3a0:	9801      	ldr	r0, [sp, #4]
 800d3a2:	f7fd fe81 	bl	800b0a8 <_Bfree>
 800d3a6:	464c      	mov	r4, r9
 800d3a8:	6923      	ldr	r3, [r4, #16]
 800d3aa:	1c5a      	adds	r2, r3, #1
 800d3ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d3b0:	6122      	str	r2, [r4, #16]
 800d3b2:	2201      	movs	r2, #1
 800d3b4:	615a      	str	r2, [r3, #20]
 800d3b6:	e7be      	b.n	800d336 <__gethex+0x362>
 800d3b8:	6922      	ldr	r2, [r4, #16]
 800d3ba:	455a      	cmp	r2, fp
 800d3bc:	dd0b      	ble.n	800d3d6 <__gethex+0x402>
 800d3be:	2101      	movs	r1, #1
 800d3c0:	4620      	mov	r0, r4
 800d3c2:	f7ff fd9f 	bl	800cf04 <rshift>
 800d3c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d3ca:	3701      	adds	r7, #1
 800d3cc:	42bb      	cmp	r3, r7
 800d3ce:	f6ff aee0 	blt.w	800d192 <__gethex+0x1be>
 800d3d2:	2501      	movs	r5, #1
 800d3d4:	e7c2      	b.n	800d35c <__gethex+0x388>
 800d3d6:	f016 061f 	ands.w	r6, r6, #31
 800d3da:	d0fa      	beq.n	800d3d2 <__gethex+0x3fe>
 800d3dc:	4453      	add	r3, sl
 800d3de:	f1c6 0620 	rsb	r6, r6, #32
 800d3e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d3e6:	f7fd ff11 	bl	800b20c <__hi0bits>
 800d3ea:	42b0      	cmp	r0, r6
 800d3ec:	dbe7      	blt.n	800d3be <__gethex+0x3ea>
 800d3ee:	e7f0      	b.n	800d3d2 <__gethex+0x3fe>
 800d3f0:	0800eab1 	.word	0x0800eab1

0800d3f4 <L_shift>:
 800d3f4:	f1c2 0208 	rsb	r2, r2, #8
 800d3f8:	0092      	lsls	r2, r2, #2
 800d3fa:	b570      	push	{r4, r5, r6, lr}
 800d3fc:	f1c2 0620 	rsb	r6, r2, #32
 800d400:	6843      	ldr	r3, [r0, #4]
 800d402:	6804      	ldr	r4, [r0, #0]
 800d404:	fa03 f506 	lsl.w	r5, r3, r6
 800d408:	432c      	orrs	r4, r5
 800d40a:	40d3      	lsrs	r3, r2
 800d40c:	6004      	str	r4, [r0, #0]
 800d40e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d412:	4288      	cmp	r0, r1
 800d414:	d3f4      	bcc.n	800d400 <L_shift+0xc>
 800d416:	bd70      	pop	{r4, r5, r6, pc}

0800d418 <__match>:
 800d418:	b530      	push	{r4, r5, lr}
 800d41a:	6803      	ldr	r3, [r0, #0]
 800d41c:	3301      	adds	r3, #1
 800d41e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d422:	b914      	cbnz	r4, 800d42a <__match+0x12>
 800d424:	6003      	str	r3, [r0, #0]
 800d426:	2001      	movs	r0, #1
 800d428:	bd30      	pop	{r4, r5, pc}
 800d42a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d42e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d432:	2d19      	cmp	r5, #25
 800d434:	bf98      	it	ls
 800d436:	3220      	addls	r2, #32
 800d438:	42a2      	cmp	r2, r4
 800d43a:	d0f0      	beq.n	800d41e <__match+0x6>
 800d43c:	2000      	movs	r0, #0
 800d43e:	e7f3      	b.n	800d428 <__match+0x10>

0800d440 <__hexnan>:
 800d440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d444:	680b      	ldr	r3, [r1, #0]
 800d446:	6801      	ldr	r1, [r0, #0]
 800d448:	115e      	asrs	r6, r3, #5
 800d44a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d44e:	f013 031f 	ands.w	r3, r3, #31
 800d452:	b087      	sub	sp, #28
 800d454:	bf18      	it	ne
 800d456:	3604      	addne	r6, #4
 800d458:	2500      	movs	r5, #0
 800d45a:	1f37      	subs	r7, r6, #4
 800d45c:	4682      	mov	sl, r0
 800d45e:	4690      	mov	r8, r2
 800d460:	9301      	str	r3, [sp, #4]
 800d462:	f846 5c04 	str.w	r5, [r6, #-4]
 800d466:	46b9      	mov	r9, r7
 800d468:	463c      	mov	r4, r7
 800d46a:	9502      	str	r5, [sp, #8]
 800d46c:	46ab      	mov	fp, r5
 800d46e:	784a      	ldrb	r2, [r1, #1]
 800d470:	1c4b      	adds	r3, r1, #1
 800d472:	9303      	str	r3, [sp, #12]
 800d474:	b342      	cbz	r2, 800d4c8 <__hexnan+0x88>
 800d476:	4610      	mov	r0, r2
 800d478:	9105      	str	r1, [sp, #20]
 800d47a:	9204      	str	r2, [sp, #16]
 800d47c:	f7ff fd94 	bl	800cfa8 <__hexdig_fun>
 800d480:	2800      	cmp	r0, #0
 800d482:	d151      	bne.n	800d528 <__hexnan+0xe8>
 800d484:	9a04      	ldr	r2, [sp, #16]
 800d486:	9905      	ldr	r1, [sp, #20]
 800d488:	2a20      	cmp	r2, #32
 800d48a:	d818      	bhi.n	800d4be <__hexnan+0x7e>
 800d48c:	9b02      	ldr	r3, [sp, #8]
 800d48e:	459b      	cmp	fp, r3
 800d490:	dd13      	ble.n	800d4ba <__hexnan+0x7a>
 800d492:	454c      	cmp	r4, r9
 800d494:	d206      	bcs.n	800d4a4 <__hexnan+0x64>
 800d496:	2d07      	cmp	r5, #7
 800d498:	dc04      	bgt.n	800d4a4 <__hexnan+0x64>
 800d49a:	462a      	mov	r2, r5
 800d49c:	4649      	mov	r1, r9
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f7ff ffa8 	bl	800d3f4 <L_shift>
 800d4a4:	4544      	cmp	r4, r8
 800d4a6:	d952      	bls.n	800d54e <__hexnan+0x10e>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	f1a4 0904 	sub.w	r9, r4, #4
 800d4ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4b2:	f8cd b008 	str.w	fp, [sp, #8]
 800d4b6:	464c      	mov	r4, r9
 800d4b8:	461d      	mov	r5, r3
 800d4ba:	9903      	ldr	r1, [sp, #12]
 800d4bc:	e7d7      	b.n	800d46e <__hexnan+0x2e>
 800d4be:	2a29      	cmp	r2, #41	@ 0x29
 800d4c0:	d157      	bne.n	800d572 <__hexnan+0x132>
 800d4c2:	3102      	adds	r1, #2
 800d4c4:	f8ca 1000 	str.w	r1, [sl]
 800d4c8:	f1bb 0f00 	cmp.w	fp, #0
 800d4cc:	d051      	beq.n	800d572 <__hexnan+0x132>
 800d4ce:	454c      	cmp	r4, r9
 800d4d0:	d206      	bcs.n	800d4e0 <__hexnan+0xa0>
 800d4d2:	2d07      	cmp	r5, #7
 800d4d4:	dc04      	bgt.n	800d4e0 <__hexnan+0xa0>
 800d4d6:	462a      	mov	r2, r5
 800d4d8:	4649      	mov	r1, r9
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f7ff ff8a 	bl	800d3f4 <L_shift>
 800d4e0:	4544      	cmp	r4, r8
 800d4e2:	d936      	bls.n	800d552 <__hexnan+0x112>
 800d4e4:	f1a8 0204 	sub.w	r2, r8, #4
 800d4e8:	4623      	mov	r3, r4
 800d4ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800d4ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800d4f2:	429f      	cmp	r7, r3
 800d4f4:	d2f9      	bcs.n	800d4ea <__hexnan+0xaa>
 800d4f6:	1b3b      	subs	r3, r7, r4
 800d4f8:	f023 0303 	bic.w	r3, r3, #3
 800d4fc:	3304      	adds	r3, #4
 800d4fe:	3401      	adds	r4, #1
 800d500:	3e03      	subs	r6, #3
 800d502:	42b4      	cmp	r4, r6
 800d504:	bf88      	it	hi
 800d506:	2304      	movhi	r3, #4
 800d508:	4443      	add	r3, r8
 800d50a:	2200      	movs	r2, #0
 800d50c:	f843 2b04 	str.w	r2, [r3], #4
 800d510:	429f      	cmp	r7, r3
 800d512:	d2fb      	bcs.n	800d50c <__hexnan+0xcc>
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	b91b      	cbnz	r3, 800d520 <__hexnan+0xe0>
 800d518:	4547      	cmp	r7, r8
 800d51a:	d128      	bne.n	800d56e <__hexnan+0x12e>
 800d51c:	2301      	movs	r3, #1
 800d51e:	603b      	str	r3, [r7, #0]
 800d520:	2005      	movs	r0, #5
 800d522:	b007      	add	sp, #28
 800d524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d528:	3501      	adds	r5, #1
 800d52a:	2d08      	cmp	r5, #8
 800d52c:	f10b 0b01 	add.w	fp, fp, #1
 800d530:	dd06      	ble.n	800d540 <__hexnan+0x100>
 800d532:	4544      	cmp	r4, r8
 800d534:	d9c1      	bls.n	800d4ba <__hexnan+0x7a>
 800d536:	2300      	movs	r3, #0
 800d538:	f844 3c04 	str.w	r3, [r4, #-4]
 800d53c:	2501      	movs	r5, #1
 800d53e:	3c04      	subs	r4, #4
 800d540:	6822      	ldr	r2, [r4, #0]
 800d542:	f000 000f 	and.w	r0, r0, #15
 800d546:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d54a:	6020      	str	r0, [r4, #0]
 800d54c:	e7b5      	b.n	800d4ba <__hexnan+0x7a>
 800d54e:	2508      	movs	r5, #8
 800d550:	e7b3      	b.n	800d4ba <__hexnan+0x7a>
 800d552:	9b01      	ldr	r3, [sp, #4]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d0dd      	beq.n	800d514 <__hexnan+0xd4>
 800d558:	f1c3 0320 	rsb	r3, r3, #32
 800d55c:	f04f 32ff 	mov.w	r2, #4294967295
 800d560:	40da      	lsrs	r2, r3
 800d562:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d566:	4013      	ands	r3, r2
 800d568:	f846 3c04 	str.w	r3, [r6, #-4]
 800d56c:	e7d2      	b.n	800d514 <__hexnan+0xd4>
 800d56e:	3f04      	subs	r7, #4
 800d570:	e7d0      	b.n	800d514 <__hexnan+0xd4>
 800d572:	2004      	movs	r0, #4
 800d574:	e7d5      	b.n	800d522 <__hexnan+0xe2>

0800d576 <__ascii_mbtowc>:
 800d576:	b082      	sub	sp, #8
 800d578:	b901      	cbnz	r1, 800d57c <__ascii_mbtowc+0x6>
 800d57a:	a901      	add	r1, sp, #4
 800d57c:	b142      	cbz	r2, 800d590 <__ascii_mbtowc+0x1a>
 800d57e:	b14b      	cbz	r3, 800d594 <__ascii_mbtowc+0x1e>
 800d580:	7813      	ldrb	r3, [r2, #0]
 800d582:	600b      	str	r3, [r1, #0]
 800d584:	7812      	ldrb	r2, [r2, #0]
 800d586:	1e10      	subs	r0, r2, #0
 800d588:	bf18      	it	ne
 800d58a:	2001      	movne	r0, #1
 800d58c:	b002      	add	sp, #8
 800d58e:	4770      	bx	lr
 800d590:	4610      	mov	r0, r2
 800d592:	e7fb      	b.n	800d58c <__ascii_mbtowc+0x16>
 800d594:	f06f 0001 	mvn.w	r0, #1
 800d598:	e7f8      	b.n	800d58c <__ascii_mbtowc+0x16>

0800d59a <_realloc_r>:
 800d59a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d59e:	4607      	mov	r7, r0
 800d5a0:	4614      	mov	r4, r2
 800d5a2:	460d      	mov	r5, r1
 800d5a4:	b921      	cbnz	r1, 800d5b0 <_realloc_r+0x16>
 800d5a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5aa:	4611      	mov	r1, r2
 800d5ac:	f7fd bcb0 	b.w	800af10 <_malloc_r>
 800d5b0:	b92a      	cbnz	r2, 800d5be <_realloc_r+0x24>
 800d5b2:	f7fd fc39 	bl	800ae28 <_free_r>
 800d5b6:	4625      	mov	r5, r4
 800d5b8:	4628      	mov	r0, r5
 800d5ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5be:	f000 f840 	bl	800d642 <_malloc_usable_size_r>
 800d5c2:	4284      	cmp	r4, r0
 800d5c4:	4606      	mov	r6, r0
 800d5c6:	d802      	bhi.n	800d5ce <_realloc_r+0x34>
 800d5c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5cc:	d8f4      	bhi.n	800d5b8 <_realloc_r+0x1e>
 800d5ce:	4621      	mov	r1, r4
 800d5d0:	4638      	mov	r0, r7
 800d5d2:	f7fd fc9d 	bl	800af10 <_malloc_r>
 800d5d6:	4680      	mov	r8, r0
 800d5d8:	b908      	cbnz	r0, 800d5de <_realloc_r+0x44>
 800d5da:	4645      	mov	r5, r8
 800d5dc:	e7ec      	b.n	800d5b8 <_realloc_r+0x1e>
 800d5de:	42b4      	cmp	r4, r6
 800d5e0:	4622      	mov	r2, r4
 800d5e2:	4629      	mov	r1, r5
 800d5e4:	bf28      	it	cs
 800d5e6:	4632      	movcs	r2, r6
 800d5e8:	f7fc fdaf 	bl	800a14a <memcpy>
 800d5ec:	4629      	mov	r1, r5
 800d5ee:	4638      	mov	r0, r7
 800d5f0:	f7fd fc1a 	bl	800ae28 <_free_r>
 800d5f4:	e7f1      	b.n	800d5da <_realloc_r+0x40>

0800d5f6 <__ascii_wctomb>:
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	4608      	mov	r0, r1
 800d5fa:	b141      	cbz	r1, 800d60e <__ascii_wctomb+0x18>
 800d5fc:	2aff      	cmp	r2, #255	@ 0xff
 800d5fe:	d904      	bls.n	800d60a <__ascii_wctomb+0x14>
 800d600:	228a      	movs	r2, #138	@ 0x8a
 800d602:	601a      	str	r2, [r3, #0]
 800d604:	f04f 30ff 	mov.w	r0, #4294967295
 800d608:	4770      	bx	lr
 800d60a:	700a      	strb	r2, [r1, #0]
 800d60c:	2001      	movs	r0, #1
 800d60e:	4770      	bx	lr

0800d610 <fiprintf>:
 800d610:	b40e      	push	{r1, r2, r3}
 800d612:	b503      	push	{r0, r1, lr}
 800d614:	4601      	mov	r1, r0
 800d616:	ab03      	add	r3, sp, #12
 800d618:	4805      	ldr	r0, [pc, #20]	@ (800d630 <fiprintf+0x20>)
 800d61a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d61e:	6800      	ldr	r0, [r0, #0]
 800d620:	9301      	str	r3, [sp, #4]
 800d622:	f7ff f9b1 	bl	800c988 <_vfiprintf_r>
 800d626:	b002      	add	sp, #8
 800d628:	f85d eb04 	ldr.w	lr, [sp], #4
 800d62c:	b003      	add	sp, #12
 800d62e:	4770      	bx	lr
 800d630:	200000a8 	.word	0x200000a8

0800d634 <abort>:
 800d634:	b508      	push	{r3, lr}
 800d636:	2006      	movs	r0, #6
 800d638:	f000 f834 	bl	800d6a4 <raise>
 800d63c:	2001      	movs	r0, #1
 800d63e:	f7f7 fc1d 	bl	8004e7c <_exit>

0800d642 <_malloc_usable_size_r>:
 800d642:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d646:	1f18      	subs	r0, r3, #4
 800d648:	2b00      	cmp	r3, #0
 800d64a:	bfbc      	itt	lt
 800d64c:	580b      	ldrlt	r3, [r1, r0]
 800d64e:	18c0      	addlt	r0, r0, r3
 800d650:	4770      	bx	lr

0800d652 <_raise_r>:
 800d652:	291f      	cmp	r1, #31
 800d654:	b538      	push	{r3, r4, r5, lr}
 800d656:	4605      	mov	r5, r0
 800d658:	460c      	mov	r4, r1
 800d65a:	d904      	bls.n	800d666 <_raise_r+0x14>
 800d65c:	2316      	movs	r3, #22
 800d65e:	6003      	str	r3, [r0, #0]
 800d660:	f04f 30ff 	mov.w	r0, #4294967295
 800d664:	bd38      	pop	{r3, r4, r5, pc}
 800d666:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d668:	b112      	cbz	r2, 800d670 <_raise_r+0x1e>
 800d66a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d66e:	b94b      	cbnz	r3, 800d684 <_raise_r+0x32>
 800d670:	4628      	mov	r0, r5
 800d672:	f000 f831 	bl	800d6d8 <_getpid_r>
 800d676:	4622      	mov	r2, r4
 800d678:	4601      	mov	r1, r0
 800d67a:	4628      	mov	r0, r5
 800d67c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d680:	f000 b818 	b.w	800d6b4 <_kill_r>
 800d684:	2b01      	cmp	r3, #1
 800d686:	d00a      	beq.n	800d69e <_raise_r+0x4c>
 800d688:	1c59      	adds	r1, r3, #1
 800d68a:	d103      	bne.n	800d694 <_raise_r+0x42>
 800d68c:	2316      	movs	r3, #22
 800d68e:	6003      	str	r3, [r0, #0]
 800d690:	2001      	movs	r0, #1
 800d692:	e7e7      	b.n	800d664 <_raise_r+0x12>
 800d694:	2100      	movs	r1, #0
 800d696:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d69a:	4620      	mov	r0, r4
 800d69c:	4798      	blx	r3
 800d69e:	2000      	movs	r0, #0
 800d6a0:	e7e0      	b.n	800d664 <_raise_r+0x12>
	...

0800d6a4 <raise>:
 800d6a4:	4b02      	ldr	r3, [pc, #8]	@ (800d6b0 <raise+0xc>)
 800d6a6:	4601      	mov	r1, r0
 800d6a8:	6818      	ldr	r0, [r3, #0]
 800d6aa:	f7ff bfd2 	b.w	800d652 <_raise_r>
 800d6ae:	bf00      	nop
 800d6b0:	200000a8 	.word	0x200000a8

0800d6b4 <_kill_r>:
 800d6b4:	b538      	push	{r3, r4, r5, lr}
 800d6b6:	4d07      	ldr	r5, [pc, #28]	@ (800d6d4 <_kill_r+0x20>)
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4604      	mov	r4, r0
 800d6bc:	4608      	mov	r0, r1
 800d6be:	4611      	mov	r1, r2
 800d6c0:	602b      	str	r3, [r5, #0]
 800d6c2:	f7f7 fbcb 	bl	8004e5c <_kill>
 800d6c6:	1c43      	adds	r3, r0, #1
 800d6c8:	d102      	bne.n	800d6d0 <_kill_r+0x1c>
 800d6ca:	682b      	ldr	r3, [r5, #0]
 800d6cc:	b103      	cbz	r3, 800d6d0 <_kill_r+0x1c>
 800d6ce:	6023      	str	r3, [r4, #0]
 800d6d0:	bd38      	pop	{r3, r4, r5, pc}
 800d6d2:	bf00      	nop
 800d6d4:	20000924 	.word	0x20000924

0800d6d8 <_getpid_r>:
 800d6d8:	f7f7 bbb8 	b.w	8004e4c <_getpid>

0800d6dc <atan2>:
 800d6dc:	f000 baa4 	b.w	800dc28 <__ieee754_atan2>

0800d6e0 <sqrt>:
 800d6e0:	b538      	push	{r3, r4, r5, lr}
 800d6e2:	ed2d 8b02 	vpush	{d8}
 800d6e6:	ec55 4b10 	vmov	r4, r5, d0
 800d6ea:	f000 f9c5 	bl	800da78 <__ieee754_sqrt>
 800d6ee:	4622      	mov	r2, r4
 800d6f0:	462b      	mov	r3, r5
 800d6f2:	4620      	mov	r0, r4
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	eeb0 8a40 	vmov.f32	s16, s0
 800d6fa:	eef0 8a60 	vmov.f32	s17, s1
 800d6fe:	f7f3 fa15 	bl	8000b2c <__aeabi_dcmpun>
 800d702:	b990      	cbnz	r0, 800d72a <sqrt+0x4a>
 800d704:	2200      	movs	r2, #0
 800d706:	2300      	movs	r3, #0
 800d708:	4620      	mov	r0, r4
 800d70a:	4629      	mov	r1, r5
 800d70c:	f7f3 f9e6 	bl	8000adc <__aeabi_dcmplt>
 800d710:	b158      	cbz	r0, 800d72a <sqrt+0x4a>
 800d712:	f7fc fced 	bl	800a0f0 <__errno>
 800d716:	2321      	movs	r3, #33	@ 0x21
 800d718:	6003      	str	r3, [r0, #0]
 800d71a:	2200      	movs	r2, #0
 800d71c:	2300      	movs	r3, #0
 800d71e:	4610      	mov	r0, r2
 800d720:	4619      	mov	r1, r3
 800d722:	f7f3 f893 	bl	800084c <__aeabi_ddiv>
 800d726:	ec41 0b18 	vmov	d8, r0, r1
 800d72a:	eeb0 0a48 	vmov.f32	s0, s16
 800d72e:	eef0 0a68 	vmov.f32	s1, s17
 800d732:	ecbd 8b02 	vpop	{d8}
 800d736:	bd38      	pop	{r3, r4, r5, pc}

0800d738 <atan>:
 800d738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d73c:	ec55 4b10 	vmov	r4, r5, d0
 800d740:	4bbf      	ldr	r3, [pc, #764]	@ (800da40 <atan+0x308>)
 800d742:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d746:	429e      	cmp	r6, r3
 800d748:	46ab      	mov	fp, r5
 800d74a:	d918      	bls.n	800d77e <atan+0x46>
 800d74c:	4bbd      	ldr	r3, [pc, #756]	@ (800da44 <atan+0x30c>)
 800d74e:	429e      	cmp	r6, r3
 800d750:	d801      	bhi.n	800d756 <atan+0x1e>
 800d752:	d109      	bne.n	800d768 <atan+0x30>
 800d754:	b144      	cbz	r4, 800d768 <atan+0x30>
 800d756:	4622      	mov	r2, r4
 800d758:	462b      	mov	r3, r5
 800d75a:	4620      	mov	r0, r4
 800d75c:	4629      	mov	r1, r5
 800d75e:	f7f2 fd95 	bl	800028c <__adddf3>
 800d762:	4604      	mov	r4, r0
 800d764:	460d      	mov	r5, r1
 800d766:	e006      	b.n	800d776 <atan+0x3e>
 800d768:	f1bb 0f00 	cmp.w	fp, #0
 800d76c:	f340 812b 	ble.w	800d9c6 <atan+0x28e>
 800d770:	a597      	add	r5, pc, #604	@ (adr r5, 800d9d0 <atan+0x298>)
 800d772:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d776:	ec45 4b10 	vmov	d0, r4, r5
 800d77a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d77e:	4bb2      	ldr	r3, [pc, #712]	@ (800da48 <atan+0x310>)
 800d780:	429e      	cmp	r6, r3
 800d782:	d813      	bhi.n	800d7ac <atan+0x74>
 800d784:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d788:	429e      	cmp	r6, r3
 800d78a:	d80c      	bhi.n	800d7a6 <atan+0x6e>
 800d78c:	a392      	add	r3, pc, #584	@ (adr r3, 800d9d8 <atan+0x2a0>)
 800d78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d792:	4620      	mov	r0, r4
 800d794:	4629      	mov	r1, r5
 800d796:	f7f2 fd79 	bl	800028c <__adddf3>
 800d79a:	4bac      	ldr	r3, [pc, #688]	@ (800da4c <atan+0x314>)
 800d79c:	2200      	movs	r2, #0
 800d79e:	f7f3 f9bb 	bl	8000b18 <__aeabi_dcmpgt>
 800d7a2:	2800      	cmp	r0, #0
 800d7a4:	d1e7      	bne.n	800d776 <atan+0x3e>
 800d7a6:	f04f 3aff 	mov.w	sl, #4294967295
 800d7aa:	e029      	b.n	800d800 <atan+0xc8>
 800d7ac:	f000 f95c 	bl	800da68 <fabs>
 800d7b0:	4ba7      	ldr	r3, [pc, #668]	@ (800da50 <atan+0x318>)
 800d7b2:	429e      	cmp	r6, r3
 800d7b4:	ec55 4b10 	vmov	r4, r5, d0
 800d7b8:	f200 80bc 	bhi.w	800d934 <atan+0x1fc>
 800d7bc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d7c0:	429e      	cmp	r6, r3
 800d7c2:	f200 809e 	bhi.w	800d902 <atan+0x1ca>
 800d7c6:	4622      	mov	r2, r4
 800d7c8:	462b      	mov	r3, r5
 800d7ca:	4620      	mov	r0, r4
 800d7cc:	4629      	mov	r1, r5
 800d7ce:	f7f2 fd5d 	bl	800028c <__adddf3>
 800d7d2:	4b9e      	ldr	r3, [pc, #632]	@ (800da4c <atan+0x314>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	f7f2 fd57 	bl	8000288 <__aeabi_dsub>
 800d7da:	2200      	movs	r2, #0
 800d7dc:	4606      	mov	r6, r0
 800d7de:	460f      	mov	r7, r1
 800d7e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	4629      	mov	r1, r5
 800d7e8:	f7f2 fd50 	bl	800028c <__adddf3>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	460b      	mov	r3, r1
 800d7f0:	4630      	mov	r0, r6
 800d7f2:	4639      	mov	r1, r7
 800d7f4:	f7f3 f82a 	bl	800084c <__aeabi_ddiv>
 800d7f8:	f04f 0a00 	mov.w	sl, #0
 800d7fc:	4604      	mov	r4, r0
 800d7fe:	460d      	mov	r5, r1
 800d800:	4622      	mov	r2, r4
 800d802:	462b      	mov	r3, r5
 800d804:	4620      	mov	r0, r4
 800d806:	4629      	mov	r1, r5
 800d808:	f7f2 fef6 	bl	80005f8 <__aeabi_dmul>
 800d80c:	4602      	mov	r2, r0
 800d80e:	460b      	mov	r3, r1
 800d810:	4680      	mov	r8, r0
 800d812:	4689      	mov	r9, r1
 800d814:	f7f2 fef0 	bl	80005f8 <__aeabi_dmul>
 800d818:	a371      	add	r3, pc, #452	@ (adr r3, 800d9e0 <atan+0x2a8>)
 800d81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d81e:	4606      	mov	r6, r0
 800d820:	460f      	mov	r7, r1
 800d822:	f7f2 fee9 	bl	80005f8 <__aeabi_dmul>
 800d826:	a370      	add	r3, pc, #448	@ (adr r3, 800d9e8 <atan+0x2b0>)
 800d828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d82c:	f7f2 fd2e 	bl	800028c <__adddf3>
 800d830:	4632      	mov	r2, r6
 800d832:	463b      	mov	r3, r7
 800d834:	f7f2 fee0 	bl	80005f8 <__aeabi_dmul>
 800d838:	a36d      	add	r3, pc, #436	@ (adr r3, 800d9f0 <atan+0x2b8>)
 800d83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d83e:	f7f2 fd25 	bl	800028c <__adddf3>
 800d842:	4632      	mov	r2, r6
 800d844:	463b      	mov	r3, r7
 800d846:	f7f2 fed7 	bl	80005f8 <__aeabi_dmul>
 800d84a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d9f8 <atan+0x2c0>)
 800d84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d850:	f7f2 fd1c 	bl	800028c <__adddf3>
 800d854:	4632      	mov	r2, r6
 800d856:	463b      	mov	r3, r7
 800d858:	f7f2 fece 	bl	80005f8 <__aeabi_dmul>
 800d85c:	a368      	add	r3, pc, #416	@ (adr r3, 800da00 <atan+0x2c8>)
 800d85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d862:	f7f2 fd13 	bl	800028c <__adddf3>
 800d866:	4632      	mov	r2, r6
 800d868:	463b      	mov	r3, r7
 800d86a:	f7f2 fec5 	bl	80005f8 <__aeabi_dmul>
 800d86e:	a366      	add	r3, pc, #408	@ (adr r3, 800da08 <atan+0x2d0>)
 800d870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d874:	f7f2 fd0a 	bl	800028c <__adddf3>
 800d878:	4642      	mov	r2, r8
 800d87a:	464b      	mov	r3, r9
 800d87c:	f7f2 febc 	bl	80005f8 <__aeabi_dmul>
 800d880:	a363      	add	r3, pc, #396	@ (adr r3, 800da10 <atan+0x2d8>)
 800d882:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d886:	4680      	mov	r8, r0
 800d888:	4689      	mov	r9, r1
 800d88a:	4630      	mov	r0, r6
 800d88c:	4639      	mov	r1, r7
 800d88e:	f7f2 feb3 	bl	80005f8 <__aeabi_dmul>
 800d892:	a361      	add	r3, pc, #388	@ (adr r3, 800da18 <atan+0x2e0>)
 800d894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d898:	f7f2 fcf6 	bl	8000288 <__aeabi_dsub>
 800d89c:	4632      	mov	r2, r6
 800d89e:	463b      	mov	r3, r7
 800d8a0:	f7f2 feaa 	bl	80005f8 <__aeabi_dmul>
 800d8a4:	a35e      	add	r3, pc, #376	@ (adr r3, 800da20 <atan+0x2e8>)
 800d8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8aa:	f7f2 fced 	bl	8000288 <__aeabi_dsub>
 800d8ae:	4632      	mov	r2, r6
 800d8b0:	463b      	mov	r3, r7
 800d8b2:	f7f2 fea1 	bl	80005f8 <__aeabi_dmul>
 800d8b6:	a35c      	add	r3, pc, #368	@ (adr r3, 800da28 <atan+0x2f0>)
 800d8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8bc:	f7f2 fce4 	bl	8000288 <__aeabi_dsub>
 800d8c0:	4632      	mov	r2, r6
 800d8c2:	463b      	mov	r3, r7
 800d8c4:	f7f2 fe98 	bl	80005f8 <__aeabi_dmul>
 800d8c8:	a359      	add	r3, pc, #356	@ (adr r3, 800da30 <atan+0x2f8>)
 800d8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ce:	f7f2 fcdb 	bl	8000288 <__aeabi_dsub>
 800d8d2:	4632      	mov	r2, r6
 800d8d4:	463b      	mov	r3, r7
 800d8d6:	f7f2 fe8f 	bl	80005f8 <__aeabi_dmul>
 800d8da:	4602      	mov	r2, r0
 800d8dc:	460b      	mov	r3, r1
 800d8de:	4640      	mov	r0, r8
 800d8e0:	4649      	mov	r1, r9
 800d8e2:	f7f2 fcd3 	bl	800028c <__adddf3>
 800d8e6:	4622      	mov	r2, r4
 800d8e8:	462b      	mov	r3, r5
 800d8ea:	f7f2 fe85 	bl	80005f8 <__aeabi_dmul>
 800d8ee:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	d148      	bne.n	800d98a <atan+0x252>
 800d8f8:	4620      	mov	r0, r4
 800d8fa:	4629      	mov	r1, r5
 800d8fc:	f7f2 fcc4 	bl	8000288 <__aeabi_dsub>
 800d900:	e72f      	b.n	800d762 <atan+0x2a>
 800d902:	4b52      	ldr	r3, [pc, #328]	@ (800da4c <atan+0x314>)
 800d904:	2200      	movs	r2, #0
 800d906:	4620      	mov	r0, r4
 800d908:	4629      	mov	r1, r5
 800d90a:	f7f2 fcbd 	bl	8000288 <__aeabi_dsub>
 800d90e:	4b4f      	ldr	r3, [pc, #316]	@ (800da4c <atan+0x314>)
 800d910:	4606      	mov	r6, r0
 800d912:	460f      	mov	r7, r1
 800d914:	2200      	movs	r2, #0
 800d916:	4620      	mov	r0, r4
 800d918:	4629      	mov	r1, r5
 800d91a:	f7f2 fcb7 	bl	800028c <__adddf3>
 800d91e:	4602      	mov	r2, r0
 800d920:	460b      	mov	r3, r1
 800d922:	4630      	mov	r0, r6
 800d924:	4639      	mov	r1, r7
 800d926:	f7f2 ff91 	bl	800084c <__aeabi_ddiv>
 800d92a:	f04f 0a01 	mov.w	sl, #1
 800d92e:	4604      	mov	r4, r0
 800d930:	460d      	mov	r5, r1
 800d932:	e765      	b.n	800d800 <atan+0xc8>
 800d934:	4b47      	ldr	r3, [pc, #284]	@ (800da54 <atan+0x31c>)
 800d936:	429e      	cmp	r6, r3
 800d938:	d21c      	bcs.n	800d974 <atan+0x23c>
 800d93a:	4b47      	ldr	r3, [pc, #284]	@ (800da58 <atan+0x320>)
 800d93c:	2200      	movs	r2, #0
 800d93e:	4620      	mov	r0, r4
 800d940:	4629      	mov	r1, r5
 800d942:	f7f2 fca1 	bl	8000288 <__aeabi_dsub>
 800d946:	4b44      	ldr	r3, [pc, #272]	@ (800da58 <atan+0x320>)
 800d948:	4606      	mov	r6, r0
 800d94a:	460f      	mov	r7, r1
 800d94c:	2200      	movs	r2, #0
 800d94e:	4620      	mov	r0, r4
 800d950:	4629      	mov	r1, r5
 800d952:	f7f2 fe51 	bl	80005f8 <__aeabi_dmul>
 800d956:	4b3d      	ldr	r3, [pc, #244]	@ (800da4c <atan+0x314>)
 800d958:	2200      	movs	r2, #0
 800d95a:	f7f2 fc97 	bl	800028c <__adddf3>
 800d95e:	4602      	mov	r2, r0
 800d960:	460b      	mov	r3, r1
 800d962:	4630      	mov	r0, r6
 800d964:	4639      	mov	r1, r7
 800d966:	f7f2 ff71 	bl	800084c <__aeabi_ddiv>
 800d96a:	f04f 0a02 	mov.w	sl, #2
 800d96e:	4604      	mov	r4, r0
 800d970:	460d      	mov	r5, r1
 800d972:	e745      	b.n	800d800 <atan+0xc8>
 800d974:	4622      	mov	r2, r4
 800d976:	462b      	mov	r3, r5
 800d978:	4938      	ldr	r1, [pc, #224]	@ (800da5c <atan+0x324>)
 800d97a:	2000      	movs	r0, #0
 800d97c:	f7f2 ff66 	bl	800084c <__aeabi_ddiv>
 800d980:	f04f 0a03 	mov.w	sl, #3
 800d984:	4604      	mov	r4, r0
 800d986:	460d      	mov	r5, r1
 800d988:	e73a      	b.n	800d800 <atan+0xc8>
 800d98a:	4b35      	ldr	r3, [pc, #212]	@ (800da60 <atan+0x328>)
 800d98c:	4e35      	ldr	r6, [pc, #212]	@ (800da64 <atan+0x32c>)
 800d98e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d996:	f7f2 fc77 	bl	8000288 <__aeabi_dsub>
 800d99a:	4622      	mov	r2, r4
 800d99c:	462b      	mov	r3, r5
 800d99e:	f7f2 fc73 	bl	8000288 <__aeabi_dsub>
 800d9a2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	460b      	mov	r3, r1
 800d9aa:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d9ae:	f7f2 fc6b 	bl	8000288 <__aeabi_dsub>
 800d9b2:	f1bb 0f00 	cmp.w	fp, #0
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	460d      	mov	r5, r1
 800d9ba:	f6bf aedc 	bge.w	800d776 <atan+0x3e>
 800d9be:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d9c2:	461d      	mov	r5, r3
 800d9c4:	e6d7      	b.n	800d776 <atan+0x3e>
 800d9c6:	a51c      	add	r5, pc, #112	@ (adr r5, 800da38 <atan+0x300>)
 800d9c8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d9cc:	e6d3      	b.n	800d776 <atan+0x3e>
 800d9ce:	bf00      	nop
 800d9d0:	54442d18 	.word	0x54442d18
 800d9d4:	3ff921fb 	.word	0x3ff921fb
 800d9d8:	8800759c 	.word	0x8800759c
 800d9dc:	7e37e43c 	.word	0x7e37e43c
 800d9e0:	e322da11 	.word	0xe322da11
 800d9e4:	3f90ad3a 	.word	0x3f90ad3a
 800d9e8:	24760deb 	.word	0x24760deb
 800d9ec:	3fa97b4b 	.word	0x3fa97b4b
 800d9f0:	a0d03d51 	.word	0xa0d03d51
 800d9f4:	3fb10d66 	.word	0x3fb10d66
 800d9f8:	c54c206e 	.word	0xc54c206e
 800d9fc:	3fb745cd 	.word	0x3fb745cd
 800da00:	920083ff 	.word	0x920083ff
 800da04:	3fc24924 	.word	0x3fc24924
 800da08:	5555550d 	.word	0x5555550d
 800da0c:	3fd55555 	.word	0x3fd55555
 800da10:	2c6a6c2f 	.word	0x2c6a6c2f
 800da14:	bfa2b444 	.word	0xbfa2b444
 800da18:	52defd9a 	.word	0x52defd9a
 800da1c:	3fadde2d 	.word	0x3fadde2d
 800da20:	af749a6d 	.word	0xaf749a6d
 800da24:	3fb3b0f2 	.word	0x3fb3b0f2
 800da28:	fe231671 	.word	0xfe231671
 800da2c:	3fbc71c6 	.word	0x3fbc71c6
 800da30:	9998ebc4 	.word	0x9998ebc4
 800da34:	3fc99999 	.word	0x3fc99999
 800da38:	54442d18 	.word	0x54442d18
 800da3c:	bff921fb 	.word	0xbff921fb
 800da40:	440fffff 	.word	0x440fffff
 800da44:	7ff00000 	.word	0x7ff00000
 800da48:	3fdbffff 	.word	0x3fdbffff
 800da4c:	3ff00000 	.word	0x3ff00000
 800da50:	3ff2ffff 	.word	0x3ff2ffff
 800da54:	40038000 	.word	0x40038000
 800da58:	3ff80000 	.word	0x3ff80000
 800da5c:	bff00000 	.word	0xbff00000
 800da60:	0800ee28 	.word	0x0800ee28
 800da64:	0800ee48 	.word	0x0800ee48

0800da68 <fabs>:
 800da68:	ec51 0b10 	vmov	r0, r1, d0
 800da6c:	4602      	mov	r2, r0
 800da6e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800da72:	ec43 2b10 	vmov	d0, r2, r3
 800da76:	4770      	bx	lr

0800da78 <__ieee754_sqrt>:
 800da78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da7c:	4a66      	ldr	r2, [pc, #408]	@ (800dc18 <__ieee754_sqrt+0x1a0>)
 800da7e:	ec55 4b10 	vmov	r4, r5, d0
 800da82:	43aa      	bics	r2, r5
 800da84:	462b      	mov	r3, r5
 800da86:	4621      	mov	r1, r4
 800da88:	d110      	bne.n	800daac <__ieee754_sqrt+0x34>
 800da8a:	4622      	mov	r2, r4
 800da8c:	4620      	mov	r0, r4
 800da8e:	4629      	mov	r1, r5
 800da90:	f7f2 fdb2 	bl	80005f8 <__aeabi_dmul>
 800da94:	4602      	mov	r2, r0
 800da96:	460b      	mov	r3, r1
 800da98:	4620      	mov	r0, r4
 800da9a:	4629      	mov	r1, r5
 800da9c:	f7f2 fbf6 	bl	800028c <__adddf3>
 800daa0:	4604      	mov	r4, r0
 800daa2:	460d      	mov	r5, r1
 800daa4:	ec45 4b10 	vmov	d0, r4, r5
 800daa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daac:	2d00      	cmp	r5, #0
 800daae:	dc0e      	bgt.n	800dace <__ieee754_sqrt+0x56>
 800dab0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800dab4:	4322      	orrs	r2, r4
 800dab6:	d0f5      	beq.n	800daa4 <__ieee754_sqrt+0x2c>
 800dab8:	b19d      	cbz	r5, 800dae2 <__ieee754_sqrt+0x6a>
 800daba:	4622      	mov	r2, r4
 800dabc:	4620      	mov	r0, r4
 800dabe:	4629      	mov	r1, r5
 800dac0:	f7f2 fbe2 	bl	8000288 <__aeabi_dsub>
 800dac4:	4602      	mov	r2, r0
 800dac6:	460b      	mov	r3, r1
 800dac8:	f7f2 fec0 	bl	800084c <__aeabi_ddiv>
 800dacc:	e7e8      	b.n	800daa0 <__ieee754_sqrt+0x28>
 800dace:	152a      	asrs	r2, r5, #20
 800dad0:	d115      	bne.n	800dafe <__ieee754_sqrt+0x86>
 800dad2:	2000      	movs	r0, #0
 800dad4:	e009      	b.n	800daea <__ieee754_sqrt+0x72>
 800dad6:	0acb      	lsrs	r3, r1, #11
 800dad8:	3a15      	subs	r2, #21
 800dada:	0549      	lsls	r1, r1, #21
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d0fa      	beq.n	800dad6 <__ieee754_sqrt+0x5e>
 800dae0:	e7f7      	b.n	800dad2 <__ieee754_sqrt+0x5a>
 800dae2:	462a      	mov	r2, r5
 800dae4:	e7fa      	b.n	800dadc <__ieee754_sqrt+0x64>
 800dae6:	005b      	lsls	r3, r3, #1
 800dae8:	3001      	adds	r0, #1
 800daea:	02dc      	lsls	r4, r3, #11
 800daec:	d5fb      	bpl.n	800dae6 <__ieee754_sqrt+0x6e>
 800daee:	1e44      	subs	r4, r0, #1
 800daf0:	1b12      	subs	r2, r2, r4
 800daf2:	f1c0 0420 	rsb	r4, r0, #32
 800daf6:	fa21 f404 	lsr.w	r4, r1, r4
 800dafa:	4323      	orrs	r3, r4
 800dafc:	4081      	lsls	r1, r0
 800dafe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db02:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800db06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800db0a:	07d2      	lsls	r2, r2, #31
 800db0c:	bf5c      	itt	pl
 800db0e:	005b      	lslpl	r3, r3, #1
 800db10:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800db14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800db18:	bf58      	it	pl
 800db1a:	0049      	lslpl	r1, r1, #1
 800db1c:	2600      	movs	r6, #0
 800db1e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800db22:	107f      	asrs	r7, r7, #1
 800db24:	0049      	lsls	r1, r1, #1
 800db26:	2016      	movs	r0, #22
 800db28:	4632      	mov	r2, r6
 800db2a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800db2e:	1915      	adds	r5, r2, r4
 800db30:	429d      	cmp	r5, r3
 800db32:	bfde      	ittt	le
 800db34:	192a      	addle	r2, r5, r4
 800db36:	1b5b      	suble	r3, r3, r5
 800db38:	1936      	addle	r6, r6, r4
 800db3a:	0fcd      	lsrs	r5, r1, #31
 800db3c:	3801      	subs	r0, #1
 800db3e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800db42:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800db46:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800db4a:	d1f0      	bne.n	800db2e <__ieee754_sqrt+0xb6>
 800db4c:	4605      	mov	r5, r0
 800db4e:	2420      	movs	r4, #32
 800db50:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800db54:	4293      	cmp	r3, r2
 800db56:	eb0c 0e00 	add.w	lr, ip, r0
 800db5a:	dc02      	bgt.n	800db62 <__ieee754_sqrt+0xea>
 800db5c:	d113      	bne.n	800db86 <__ieee754_sqrt+0x10e>
 800db5e:	458e      	cmp	lr, r1
 800db60:	d811      	bhi.n	800db86 <__ieee754_sqrt+0x10e>
 800db62:	f1be 0f00 	cmp.w	lr, #0
 800db66:	eb0e 000c 	add.w	r0, lr, ip
 800db6a:	da3f      	bge.n	800dbec <__ieee754_sqrt+0x174>
 800db6c:	2800      	cmp	r0, #0
 800db6e:	db3d      	blt.n	800dbec <__ieee754_sqrt+0x174>
 800db70:	f102 0801 	add.w	r8, r2, #1
 800db74:	1a9b      	subs	r3, r3, r2
 800db76:	458e      	cmp	lr, r1
 800db78:	bf88      	it	hi
 800db7a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800db7e:	eba1 010e 	sub.w	r1, r1, lr
 800db82:	4465      	add	r5, ip
 800db84:	4642      	mov	r2, r8
 800db86:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800db8a:	3c01      	subs	r4, #1
 800db8c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800db90:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800db94:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800db98:	d1dc      	bne.n	800db54 <__ieee754_sqrt+0xdc>
 800db9a:	4319      	orrs	r1, r3
 800db9c:	d01b      	beq.n	800dbd6 <__ieee754_sqrt+0x15e>
 800db9e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800dc1c <__ieee754_sqrt+0x1a4>
 800dba2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800dc20 <__ieee754_sqrt+0x1a8>
 800dba6:	e9da 0100 	ldrd	r0, r1, [sl]
 800dbaa:	e9db 2300 	ldrd	r2, r3, [fp]
 800dbae:	f7f2 fb6b 	bl	8000288 <__aeabi_dsub>
 800dbb2:	e9da 8900 	ldrd	r8, r9, [sl]
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	460b      	mov	r3, r1
 800dbba:	4640      	mov	r0, r8
 800dbbc:	4649      	mov	r1, r9
 800dbbe:	f7f2 ff97 	bl	8000af0 <__aeabi_dcmple>
 800dbc2:	b140      	cbz	r0, 800dbd6 <__ieee754_sqrt+0x15e>
 800dbc4:	f1b5 3fff 	cmp.w	r5, #4294967295
 800dbc8:	e9da 0100 	ldrd	r0, r1, [sl]
 800dbcc:	e9db 2300 	ldrd	r2, r3, [fp]
 800dbd0:	d10e      	bne.n	800dbf0 <__ieee754_sqrt+0x178>
 800dbd2:	3601      	adds	r6, #1
 800dbd4:	4625      	mov	r5, r4
 800dbd6:	1073      	asrs	r3, r6, #1
 800dbd8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800dbdc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800dbe0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800dbe4:	086b      	lsrs	r3, r5, #1
 800dbe6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800dbea:	e759      	b.n	800daa0 <__ieee754_sqrt+0x28>
 800dbec:	4690      	mov	r8, r2
 800dbee:	e7c1      	b.n	800db74 <__ieee754_sqrt+0xfc>
 800dbf0:	f7f2 fb4c 	bl	800028c <__adddf3>
 800dbf4:	e9da 8900 	ldrd	r8, r9, [sl]
 800dbf8:	4602      	mov	r2, r0
 800dbfa:	460b      	mov	r3, r1
 800dbfc:	4640      	mov	r0, r8
 800dbfe:	4649      	mov	r1, r9
 800dc00:	f7f2 ff6c 	bl	8000adc <__aeabi_dcmplt>
 800dc04:	b120      	cbz	r0, 800dc10 <__ieee754_sqrt+0x198>
 800dc06:	1cab      	adds	r3, r5, #2
 800dc08:	bf08      	it	eq
 800dc0a:	3601      	addeq	r6, #1
 800dc0c:	3502      	adds	r5, #2
 800dc0e:	e7e2      	b.n	800dbd6 <__ieee754_sqrt+0x15e>
 800dc10:	1c6b      	adds	r3, r5, #1
 800dc12:	f023 0501 	bic.w	r5, r3, #1
 800dc16:	e7de      	b.n	800dbd6 <__ieee754_sqrt+0x15e>
 800dc18:	7ff00000 	.word	0x7ff00000
 800dc1c:	0800ee70 	.word	0x0800ee70
 800dc20:	0800ee68 	.word	0x0800ee68
 800dc24:	00000000 	.word	0x00000000

0800dc28 <__ieee754_atan2>:
 800dc28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc2c:	ec57 6b11 	vmov	r6, r7, d1
 800dc30:	4273      	negs	r3, r6
 800dc32:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800ddb0 <__ieee754_atan2+0x188>
 800dc36:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800dc3a:	4333      	orrs	r3, r6
 800dc3c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800dc40:	4543      	cmp	r3, r8
 800dc42:	ec51 0b10 	vmov	r0, r1, d0
 800dc46:	4635      	mov	r5, r6
 800dc48:	d809      	bhi.n	800dc5e <__ieee754_atan2+0x36>
 800dc4a:	4244      	negs	r4, r0
 800dc4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dc50:	4304      	orrs	r4, r0
 800dc52:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800dc56:	4544      	cmp	r4, r8
 800dc58:	468e      	mov	lr, r1
 800dc5a:	4681      	mov	r9, r0
 800dc5c:	d907      	bls.n	800dc6e <__ieee754_atan2+0x46>
 800dc5e:	4632      	mov	r2, r6
 800dc60:	463b      	mov	r3, r7
 800dc62:	f7f2 fb13 	bl	800028c <__adddf3>
 800dc66:	ec41 0b10 	vmov	d0, r0, r1
 800dc6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc6e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800dc72:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800dc76:	4334      	orrs	r4, r6
 800dc78:	d103      	bne.n	800dc82 <__ieee754_atan2+0x5a>
 800dc7a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc7e:	f7ff bd5b 	b.w	800d738 <atan>
 800dc82:	17bc      	asrs	r4, r7, #30
 800dc84:	f004 0402 	and.w	r4, r4, #2
 800dc88:	ea53 0909 	orrs.w	r9, r3, r9
 800dc8c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800dc90:	d107      	bne.n	800dca2 <__ieee754_atan2+0x7a>
 800dc92:	2c02      	cmp	r4, #2
 800dc94:	d05f      	beq.n	800dd56 <__ieee754_atan2+0x12e>
 800dc96:	2c03      	cmp	r4, #3
 800dc98:	d1e5      	bne.n	800dc66 <__ieee754_atan2+0x3e>
 800dc9a:	a143      	add	r1, pc, #268	@ (adr r1, 800dda8 <__ieee754_atan2+0x180>)
 800dc9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dca0:	e7e1      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dca2:	4315      	orrs	r5, r2
 800dca4:	d106      	bne.n	800dcb4 <__ieee754_atan2+0x8c>
 800dca6:	f1be 0f00 	cmp.w	lr, #0
 800dcaa:	db5f      	blt.n	800dd6c <__ieee754_atan2+0x144>
 800dcac:	a136      	add	r1, pc, #216	@ (adr r1, 800dd88 <__ieee754_atan2+0x160>)
 800dcae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcb2:	e7d8      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dcb4:	4542      	cmp	r2, r8
 800dcb6:	d10f      	bne.n	800dcd8 <__ieee754_atan2+0xb0>
 800dcb8:	4293      	cmp	r3, r2
 800dcba:	f104 34ff 	add.w	r4, r4, #4294967295
 800dcbe:	d107      	bne.n	800dcd0 <__ieee754_atan2+0xa8>
 800dcc0:	2c02      	cmp	r4, #2
 800dcc2:	d84c      	bhi.n	800dd5e <__ieee754_atan2+0x136>
 800dcc4:	4b36      	ldr	r3, [pc, #216]	@ (800dda0 <__ieee754_atan2+0x178>)
 800dcc6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dcca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dcce:	e7ca      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dcd0:	2c02      	cmp	r4, #2
 800dcd2:	d848      	bhi.n	800dd66 <__ieee754_atan2+0x13e>
 800dcd4:	4b33      	ldr	r3, [pc, #204]	@ (800dda4 <__ieee754_atan2+0x17c>)
 800dcd6:	e7f6      	b.n	800dcc6 <__ieee754_atan2+0x9e>
 800dcd8:	4543      	cmp	r3, r8
 800dcda:	d0e4      	beq.n	800dca6 <__ieee754_atan2+0x7e>
 800dcdc:	1a9b      	subs	r3, r3, r2
 800dcde:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800dce2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dce6:	da1e      	bge.n	800dd26 <__ieee754_atan2+0xfe>
 800dce8:	2f00      	cmp	r7, #0
 800dcea:	da01      	bge.n	800dcf0 <__ieee754_atan2+0xc8>
 800dcec:	323c      	adds	r2, #60	@ 0x3c
 800dcee:	db1e      	blt.n	800dd2e <__ieee754_atan2+0x106>
 800dcf0:	4632      	mov	r2, r6
 800dcf2:	463b      	mov	r3, r7
 800dcf4:	f7f2 fdaa 	bl	800084c <__aeabi_ddiv>
 800dcf8:	ec41 0b10 	vmov	d0, r0, r1
 800dcfc:	f7ff feb4 	bl	800da68 <fabs>
 800dd00:	f7ff fd1a 	bl	800d738 <atan>
 800dd04:	ec51 0b10 	vmov	r0, r1, d0
 800dd08:	2c01      	cmp	r4, #1
 800dd0a:	d013      	beq.n	800dd34 <__ieee754_atan2+0x10c>
 800dd0c:	2c02      	cmp	r4, #2
 800dd0e:	d015      	beq.n	800dd3c <__ieee754_atan2+0x114>
 800dd10:	2c00      	cmp	r4, #0
 800dd12:	d0a8      	beq.n	800dc66 <__ieee754_atan2+0x3e>
 800dd14:	a318      	add	r3, pc, #96	@ (adr r3, 800dd78 <__ieee754_atan2+0x150>)
 800dd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd1a:	f7f2 fab5 	bl	8000288 <__aeabi_dsub>
 800dd1e:	a318      	add	r3, pc, #96	@ (adr r3, 800dd80 <__ieee754_atan2+0x158>)
 800dd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd24:	e014      	b.n	800dd50 <__ieee754_atan2+0x128>
 800dd26:	a118      	add	r1, pc, #96	@ (adr r1, 800dd88 <__ieee754_atan2+0x160>)
 800dd28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd2c:	e7ec      	b.n	800dd08 <__ieee754_atan2+0xe0>
 800dd2e:	2000      	movs	r0, #0
 800dd30:	2100      	movs	r1, #0
 800dd32:	e7e9      	b.n	800dd08 <__ieee754_atan2+0xe0>
 800dd34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dd38:	4619      	mov	r1, r3
 800dd3a:	e794      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dd3c:	a30e      	add	r3, pc, #56	@ (adr r3, 800dd78 <__ieee754_atan2+0x150>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	f7f2 faa1 	bl	8000288 <__aeabi_dsub>
 800dd46:	4602      	mov	r2, r0
 800dd48:	460b      	mov	r3, r1
 800dd4a:	a10d      	add	r1, pc, #52	@ (adr r1, 800dd80 <__ieee754_atan2+0x158>)
 800dd4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd50:	f7f2 fa9a 	bl	8000288 <__aeabi_dsub>
 800dd54:	e787      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dd56:	a10a      	add	r1, pc, #40	@ (adr r1, 800dd80 <__ieee754_atan2+0x158>)
 800dd58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd5c:	e783      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dd5e:	a10c      	add	r1, pc, #48	@ (adr r1, 800dd90 <__ieee754_atan2+0x168>)
 800dd60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd64:	e77f      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dd66:	2000      	movs	r0, #0
 800dd68:	2100      	movs	r1, #0
 800dd6a:	e77c      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dd6c:	a10a      	add	r1, pc, #40	@ (adr r1, 800dd98 <__ieee754_atan2+0x170>)
 800dd6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd72:	e778      	b.n	800dc66 <__ieee754_atan2+0x3e>
 800dd74:	f3af 8000 	nop.w
 800dd78:	33145c07 	.word	0x33145c07
 800dd7c:	3ca1a626 	.word	0x3ca1a626
 800dd80:	54442d18 	.word	0x54442d18
 800dd84:	400921fb 	.word	0x400921fb
 800dd88:	54442d18 	.word	0x54442d18
 800dd8c:	3ff921fb 	.word	0x3ff921fb
 800dd90:	54442d18 	.word	0x54442d18
 800dd94:	3fe921fb 	.word	0x3fe921fb
 800dd98:	54442d18 	.word	0x54442d18
 800dd9c:	bff921fb 	.word	0xbff921fb
 800dda0:	0800ee90 	.word	0x0800ee90
 800dda4:	0800ee78 	.word	0x0800ee78
 800dda8:	54442d18 	.word	0x54442d18
 800ddac:	c00921fb 	.word	0xc00921fb
 800ddb0:	7ff00000 	.word	0x7ff00000

0800ddb4 <_init>:
 800ddb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddb6:	bf00      	nop
 800ddb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddba:	bc08      	pop	{r3}
 800ddbc:	469e      	mov	lr, r3
 800ddbe:	4770      	bx	lr

0800ddc0 <_fini>:
 800ddc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddc2:	bf00      	nop
 800ddc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddc6:	bc08      	pop	{r3}
 800ddc8:	469e      	mov	lr, r3
 800ddca:	4770      	bx	lr
