{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624428224265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624428224265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 14:03:44 2021 " "Processing started: Wed Jun 23 14:03:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624428224265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428224265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stud21_1_top -c stud21_1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off stud21_1_top -c stud21_1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428224265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624428224645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624428224646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stud21_1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file stud21_1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 stud21_1_top " "Found entity 1: stud21_1_top" {  } { { "stud21_1_top.v" "" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/stud21_1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624428231904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428231904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kr_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file kr_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 kr_scan " "Found entity 1: kr_scan" {  } { { "kr_scan.v" "" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/kr_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624428231906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428231906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file key_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_buffer " "Found entity 1: key_buffer" {  } { { "key_buffer.v" "" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/key_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624428231907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428231907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624428231909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428231909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stud21_1_top " "Elaborating entity \"stud21_1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624428231936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kr_scan kr_scan:m1 " "Elaborating entity \"kr_scan\" for hierarchy \"kr_scan:m1\"" {  } { { "stud21_1_top.v" "m1" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/stud21_1_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624428231937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:m2 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:m2\"" {  } { { "stud21_1_top.v" "m2" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/stud21_1_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624428231938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_buffer key_buffer:m3 " "Elaborating entity \"key_buffer\" for hierarchy \"key_buffer:m3\"" {  } { { "stud21_1_top.v" "m3" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/stud21_1_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624428231939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "kr_scan.v" "" { Text "C:/Users/AAA/Documents/GitHub/NCUE_V/NCUE_v/0623/stud21_1_top/kr_scan.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624428232239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624428232239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624428232304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624428232652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624428232652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624428232675 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624428232675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624428232675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624428232675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624428232685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 14:03:52 2021 " "Processing ended: Wed Jun 23 14:03:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624428232685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624428232685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624428232685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624428232685 ""}
