0.6
2017.4
Dec 15 2017
21:07:18
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v,1550313014,verilog,,,,glbl,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd,1551379328,vhdl,,,,display_test,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd,1551128920,vhdl,,,,main_tb,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_fft_module.vhd,1551728034,vhdl,,,,tb_fft_ip,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/window_tb.vhd,1552838886,vhdl,,,,window_tb,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd,1551903749,vhdl,,,,istft_window_rom,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd,1551903749,vhdl,,,,stft_window_rom,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl,1550591562,vhdl,,,,clk_generator;clk_generator_clk_generator_clk_wiz,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl,1551641321,vhdl,,,,\ram_memory_blk_mem_gen_prim_width__parameterized0\;\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\;ram_memory;ram_memory_blk_mem_gen_generic_cstr;ram_memory_blk_mem_gen_prim_width;ram_memory_blk_mem_gen_prim_wrapper;ram_memory_blk_mem_gen_top;ram_memory_blk_mem_gen_v8_4_1;ram_memory_blk_mem_gen_v8_4_1_synth,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd,1552329187,vhdl,,,,display_counter,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd,1551893540,vhdl,,,,display_interface,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,1552849098,vhdl,,,,master_controller,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd,1552329600,vhdl,,,,memo_controller,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd,1551893232,vhdl,D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,,,project_trunk,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd,1552325455,vhdl,,,,sampling,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd,1552162428,vhdl,,,,shift_register,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd,1552848108,vhdl,,,,window_controller,,,,,,,,
