// Seed: 2383086783
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output wor   id_3
);
  id_5 :
  assert property (@(posedge (1)) id_1)
  else $display(1);
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    input wor id_7
);
  assign id_0 = 1;
  module_0(
      id_7, id_5, id_5, id_0
  );
  supply0 id_9;
  assign id_4 = 1 <= 1;
  tri id_10 = 1 - id_9 && id_1;
endmodule
