{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645512071925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645512071932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 22:41:11 2022 " "Processing started: Mon Feb 21 22:41:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645512071932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512071932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integer_multiplier -c integer_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off integer_multiplier -c integer_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512071932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645512072214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645512072214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/fulladder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645512077810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512077810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/carry_lookahead_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645512077811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512077811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_multiplier_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file integer_multiplier_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integer_multiplier_testbench " "Found entity 1: integer_multiplier_testbench" {  } { { "integer_multiplier_testbench.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645512077812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512077812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE integer_multiplier.sv(11) " "Verilog HDL Declaration information at integer_multiplier.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "integer_multiplier.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645512077813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file integer_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integer_multiplier " "Found entity 1: integer_multiplier" {  } { { "integer_multiplier.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645512077814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512077814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integer_multiplier " "Elaborating entity \"integer_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645512077832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_reg integer_multiplier.sv(17) " "Verilog HDL or VHDL warning at integer_multiplier.sv(17): object \"load_reg\" assigned a value but never read" {  } { { "integer_multiplier.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645512077833 "|integer_multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 integer_multiplier.sv(114) " "Verilog HDL assignment warning at integer_multiplier.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "integer_multiplier.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645512077833 "|integer_multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 integer_multiplier.sv(133) " "Verilog HDL assignment warning at integer_multiplier.sv(133): truncated value with size 32 to match size of target (1)" {  } { { "integer_multiplier.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645512077833 "|integer_multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 integer_multiplier.sv(136) " "Verilog HDL assignment warning at integer_multiplier.sv(136): truncated value with size 32 to match size of target (9)" {  } { { "integer_multiplier.sv" "" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645512077833 "|integer_multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder carry_lookahead_adder:adder_inst " "Elaborating entity \"carry_lookahead_adder\" for hierarchy \"carry_lookahead_adder:adder_inst\"" {  } { { "integer_multiplier.sv" "adder_inst" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645512077834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder carry_lookahead_adder:adder_inst\|fulladder:fa_loop\[0\].fa_inst " "Elaborating entity \"fulladder\" for hierarchy \"carry_lookahead_adder:adder_inst\|fulladder:fa_loop\[0\].fa_inst\"" {  } { { "carry_lookahead_adder.sv" "fa_loop\[0\].fa_inst" { Text "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/carry_lookahead_adder.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645512077834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645512078206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645512078329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/output_files/integer_multiplier.map.smsg " "Generated suppressed messages file C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/output_files/integer_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512078345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645512078409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645512078409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645512078430 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645512078430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645512078430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645512078430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645512078440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 22:41:18 2022 " "Processing ended: Mon Feb 21 22:41:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645512078440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645512078440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645512078440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645512078440 ""}
