// Seed: 3702192009
module module_0 (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri1 id_5
);
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9,
    output tri1 id_10,
    output tri1 id_11,
    output wand id_12,
    input tri id_13,
    input wand id_14,
    output uwire id_15,
    input wor id_16,
    input supply0 id_17,
    output supply0 id_18,
    input uwire id_19,
    input uwire id_20
);
  module_0(
      id_20, id_15, id_7, id_5, id_19, id_3
  );
endmodule
