
ProjectProof.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cf4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08006e84  08006e84  00007e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f28  08006f28  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  08006f28  08006f28  00007f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f30  08006f30  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f30  08006f30  00007f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f34  08006f34  00007f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006f38  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  2000006c  08006fa4  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000304  08006fa4  00008304  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c08  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023f7  00000000  00000000  00018ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  0001b0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a98  00000000  00000000  0001be60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027bd5  00000000  00000000  0001c8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010546  00000000  00000000  000444cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb099  00000000  00000000  00054a13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014faac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000412c  00000000  00000000  0014faf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00153c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e6c 	.word	0x08006e6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006e6c 	.word	0x08006e6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef0:	f000 fc2e 	bl	8001750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef4:	f000 f908 	bl	8001108 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef8:	f000 fa00 	bl	80012fc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000efc:	f000 f956 	bl	80011ac <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000f00:	f000 f9cc 	bl	800129c <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

// ...
	   HAL_ADC_Start(&hadc1);
 8000f04:	4870      	ldr	r0, [pc, #448]	@ (80010c8 <main+0x1e0>)
 8000f06:	f001 f809 	bl	8001f1c <HAL_ADC_Start>
	   HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f0a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0e:	486e      	ldr	r0, [pc, #440]	@ (80010c8 <main+0x1e0>)
 8000f10:	f001 f8be 	bl	8002090 <HAL_ADC_PollForConversion>
	   raw_value  = HAL_ADC_GetValue(&hadc1);
 8000f14:	486c      	ldr	r0, [pc, #432]	@ (80010c8 <main+0x1e0>)
 8000f16:	f001 f993 	bl	8002240 <HAL_ADC_GetValue>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	4b6b      	ldr	r3, [pc, #428]	@ (80010cc <main+0x1e4>)
 8000f20:	801a      	strh	r2, [r3, #0]

	   //
	   float Vout = (raw_value * 3.3) / 4095;
 8000f22:	4b6a      	ldr	r3, [pc, #424]	@ (80010cc <main+0x1e4>)
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff fafc 	bl	8000524 <__aeabi_i2d>
 8000f2c:	a362      	add	r3, pc, #392	@ (adr r3, 80010b8 <main+0x1d0>)
 8000f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f32:	f7ff fb61 	bl	80005f8 <__aeabi_dmul>
 8000f36:	4602      	mov	r2, r0
 8000f38:	460b      	mov	r3, r1
 8000f3a:	4610      	mov	r0, r2
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	a360      	add	r3, pc, #384	@ (adr r3, 80010c0 <main+0x1d8>)
 8000f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f44:	f7ff fc82 	bl	800084c <__aeabi_ddiv>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	4619      	mov	r1, r3
 8000f50:	f7ff fe02 	bl	8000b58 <__aeabi_d2f>
 8000f54:	4603      	mov	r3, r0
 8000f56:	607b      	str	r3, [r7, #4]

	   if (Vout > 0) {
 8000f58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f64:	dd78      	ble.n	8001058 <main+0x170>
	              RNTC = (R_div * Vout) / (3.3 - Vout);
 8000f66:	4b5a      	ldr	r3, [pc, #360]	@ (80010d0 <main+0x1e8>)
 8000f68:	ed93 7a00 	vldr	s14, [r3]
 8000f6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f74:	ee17 0a90 	vmov	r0, s15
 8000f78:	f7ff fae6 	bl	8000548 <__aeabi_f2d>
 8000f7c:	4604      	mov	r4, r0
 8000f7e:	460d      	mov	r5, r1
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff fae1 	bl	8000548 <__aeabi_f2d>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	a14b      	add	r1, pc, #300	@ (adr r1, 80010b8 <main+0x1d0>)
 8000f8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f90:	f7ff f97a 	bl	8000288 <__aeabi_dsub>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4620      	mov	r0, r4
 8000f9a:	4629      	mov	r1, r5
 8000f9c:	f7ff fc56 	bl	800084c <__aeabi_ddiv>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	f7ff fdd6 	bl	8000b58 <__aeabi_d2f>
 8000fac:	4603      	mov	r3, r0
 8000fae:	4a49      	ldr	r2, [pc, #292]	@ (80010d4 <main+0x1ec>)
 8000fb0:	6013      	str	r3, [r2, #0]

	             T_kelvin = 1 / ((1 / T0) + (1 / B) * log(RNTC / R0));
 8000fb2:	4b49      	ldr	r3, [pc, #292]	@ (80010d8 <main+0x1f0>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fbc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fc0:	ee16 0a90 	vmov	r0, s13
 8000fc4:	f7ff fac0 	bl	8000548 <__aeabi_f2d>
 8000fc8:	4604      	mov	r4, r0
 8000fca:	460d      	mov	r5, r1
 8000fcc:	4b43      	ldr	r3, [pc, #268]	@ (80010dc <main+0x1f4>)
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fd6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fda:	ee16 0a90 	vmov	r0, s13
 8000fde:	f7ff fab3 	bl	8000548 <__aeabi_f2d>
 8000fe2:	4680      	mov	r8, r0
 8000fe4:	4689      	mov	r9, r1
 8000fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80010d4 <main+0x1ec>)
 8000fe8:	ed93 7a00 	vldr	s14, [r3]
 8000fec:	4b3c      	ldr	r3, [pc, #240]	@ (80010e0 <main+0x1f8>)
 8000fee:	edd3 7a00 	vldr	s15, [r3]
 8000ff2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000ff6:	ee16 0a90 	vmov	r0, s13
 8000ffa:	f7ff faa5 	bl	8000548 <__aeabi_f2d>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	ec43 2b10 	vmov	d0, r2, r3
 8001006:	f005 fd33 	bl	8006a70 <log>
 800100a:	ec53 2b10 	vmov	r2, r3, d0
 800100e:	4640      	mov	r0, r8
 8001010:	4649      	mov	r1, r9
 8001012:	f7ff faf1 	bl	80005f8 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4620      	mov	r0, r4
 800101c:	4629      	mov	r1, r5
 800101e:	f7ff f935 	bl	800028c <__adddf3>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	f04f 0000 	mov.w	r0, #0
 800102a:	492e      	ldr	r1, [pc, #184]	@ (80010e4 <main+0x1fc>)
 800102c:	f7ff fc0e 	bl	800084c <__aeabi_ddiv>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	4610      	mov	r0, r2
 8001036:	4619      	mov	r1, r3
 8001038:	f7ff fd8e 	bl	8000b58 <__aeabi_d2f>
 800103c:	4603      	mov	r3, r0
 800103e:	4a2a      	ldr	r2, [pc, #168]	@ (80010e8 <main+0x200>)
 8001040:	6013      	str	r3, [r2, #0]
	              //temperature = ((T_high - T_low) / (R_low - R_high)) * (RNTC - R_high) + T_high; }
	             temperature = T_kelvin - 290;
 8001042:	4b29      	ldr	r3, [pc, #164]	@ (80010e8 <main+0x200>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80010ec <main+0x204>
 800104c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001050:	4b27      	ldr	r3, [pc, #156]	@ (80010f0 <main+0x208>)
 8001052:	edc3 7a00 	vstr	s15, [r3]
 8001056:	e002      	b.n	800105e <main+0x176>
	          } else {
	              temperature = -999;
 8001058:	4b25      	ldr	r3, [pc, #148]	@ (80010f0 <main+0x208>)
 800105a:	4a26      	ldr	r2, [pc, #152]	@ (80010f4 <main+0x20c>)
 800105c:	601a      	str	r2, [r3, #0]
	          }

	   // send DATA via uart

	   sprintf (uart_buf, "analog value : %hu \r\n", raw_value);
 800105e:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <main+0x1e4>)
 8001060:	881b      	ldrh	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	4924      	ldr	r1, [pc, #144]	@ (80010f8 <main+0x210>)
 8001066:	4825      	ldr	r0, [pc, #148]	@ (80010fc <main+0x214>)
 8001068:	f005 f862 	bl	8006130 <siprintf>
	   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 800106c:	4823      	ldr	r0, [pc, #140]	@ (80010fc <main+0x214>)
 800106e:	f7ff f8af 	bl	80001d0 <strlen>
 8001072:	4603      	mov	r3, r0
 8001074:	b29a      	uxth	r2, r3
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
 800107a:	4920      	ldr	r1, [pc, #128]	@ (80010fc <main+0x214>)
 800107c:	4820      	ldr	r0, [pc, #128]	@ (8001100 <main+0x218>)
 800107e:	f003 ff89 	bl	8004f94 <HAL_UART_Transmit>
	   sprintf (uart_buf, "temp : %hu \r\n", temperature);
 8001082:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <main+0x208>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fa5e 	bl	8000548 <__aeabi_f2d>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	491c      	ldr	r1, [pc, #112]	@ (8001104 <main+0x21c>)
 8001092:	481a      	ldr	r0, [pc, #104]	@ (80010fc <main+0x214>)
 8001094:	f005 f84c 	bl	8006130 <siprintf>
	   HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8001098:	4818      	ldr	r0, [pc, #96]	@ (80010fc <main+0x214>)
 800109a:	f7ff f899 	bl	80001d0 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	4915      	ldr	r1, [pc, #84]	@ (80010fc <main+0x214>)
 80010a8:	4815      	ldr	r0, [pc, #84]	@ (8001100 <main+0x218>)
 80010aa:	f003 ff73 	bl	8004f94 <HAL_UART_Transmit>
	   HAL_Delay(1000);
 80010ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010b2:	f000 fbc9 	bl	8001848 <HAL_Delay>
  {
 80010b6:	e725      	b.n	8000f04 <main+0x1c>
 80010b8:	66666666 	.word	0x66666666
 80010bc:	400a6666 	.word	0x400a6666
 80010c0:	00000000 	.word	0x00000000
 80010c4:	40affe00 	.word	0x40affe00
 80010c8:	20000088 	.word	0x20000088
 80010cc:	200001a6 	.word	0x200001a6
 80010d0:	2000000c 	.word	0x2000000c
 80010d4:	200001ac 	.word	0x200001ac
 80010d8:	20000008 	.word	0x20000008
 80010dc:	20000000 	.word	0x20000000
 80010e0:	20000004 	.word	0x20000004
 80010e4:	3ff00000 	.word	0x3ff00000
 80010e8:	200001b0 	.word	0x200001b0
 80010ec:	43910000 	.word	0x43910000
 80010f0:	200001a8 	.word	0x200001a8
 80010f4:	c479c000 	.word	0xc479c000
 80010f8:	08006e84 	.word	0x08006e84
 80010fc:	20000174 	.word	0x20000174
 8001100:	200000ec 	.word	0x200000ec
 8001104:	08006e9c 	.word	0x08006e9c

08001108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b096      	sub	sp, #88	@ 0x58
 800110c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	2244      	movs	r2, #68	@ 0x44
 8001114:	2100      	movs	r1, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f005 f82a 	bl	8006170 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800111c:	463b      	mov	r3, r7
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
 8001128:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800112a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800112e:	f002 fbd1 	bl	80038d4 <HAL_PWREx_ControlVoltageScaling>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001138:	f000 f94e 	bl	80013d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800113c:	2302      	movs	r3, #2
 800113e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001140:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001144:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001146:	2310      	movs	r3, #16
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114a:	2302      	movs	r3, #2
 800114c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800114e:	2302      	movs	r3, #2
 8001150:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001152:	2301      	movs	r3, #1
 8001154:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001156:	230a      	movs	r3, #10
 8001158:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800115a:	2307      	movs	r3, #7
 800115c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800115e:	2302      	movs	r3, #2
 8001160:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001162:	2302      	movs	r3, #2
 8001164:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4618      	mov	r0, r3
 800116c:	f002 fc08 	bl	8003980 <HAL_RCC_OscConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001176:	f000 f92f 	bl	80013d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117a:	230f      	movs	r3, #15
 800117c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117e:	2303      	movs	r3, #3
 8001180:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800118e:	463b      	mov	r3, r7
 8001190:	2104      	movs	r1, #4
 8001192:	4618      	mov	r0, r3
 8001194:	f002 ffd0 	bl	8004138 <HAL_RCC_ClockConfig>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800119e:	f000 f91b 	bl	80013d8 <Error_Handler>
  }
}
 80011a2:	bf00      	nop
 80011a4:	3758      	adds	r7, #88	@ 0x58
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08a      	sub	sp, #40	@ 0x28
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
 80011cc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ce:	4b30      	ldr	r3, [pc, #192]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011d0:	4a30      	ldr	r2, [pc, #192]	@ (8001294 <MX_ADC1_Init+0xe8>)
 80011d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80011d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011d6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80011da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e8:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b28      	ldr	r3, [pc, #160]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011f0:	2204      	movs	r2, #4
 80011f2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011f4:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011fa:	4b25      	ldr	r3, [pc, #148]	@ (8001290 <MX_ADC1_Init+0xe4>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001200:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001202:	2201      	movs	r2, #1
 8001204:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120e:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001210:	2200      	movs	r2, #0
 8001212:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001214:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001216:	2200      	movs	r2, #0
 8001218:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800121a:	4b1d      	ldr	r3, [pc, #116]	@ (8001290 <MX_ADC1_Init+0xe4>)
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001222:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001224:	2200      	movs	r2, #0
 8001226:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001228:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <MX_ADC1_Init+0xe4>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001230:	4817      	ldr	r0, [pc, #92]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001232:	f000 fd23 	bl	8001c7c <HAL_ADC_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800123c:	f000 f8cc 	bl	80013d8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	4811      	ldr	r0, [pc, #68]	@ (8001290 <MX_ADC1_Init+0xe4>)
 800124c:	f001 ff0e 	bl	800306c <HAL_ADCEx_MultiModeConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001256:	f000 f8bf 	bl	80013d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800125a:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <MX_ADC1_Init+0xec>)
 800125c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800125e:	2306      	movs	r3, #6
 8001260:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8001262:	2302      	movs	r3, #2
 8001264:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001266:	237f      	movs	r3, #127	@ 0x7f
 8001268:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800126a:	2304      	movs	r3, #4
 800126c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4619      	mov	r1, r3
 8001276:	4806      	ldr	r0, [pc, #24]	@ (8001290 <MX_ADC1_Init+0xe4>)
 8001278:	f001 fa28 	bl	80026cc <HAL_ADC_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001282:	f000 f8a9 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000088 	.word	0x20000088
 8001294:	50040000 	.word	0x50040000
 8001298:	14f00020 	.word	0x14f00020

0800129c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012a0:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012a2:	4a15      	ldr	r2, [pc, #84]	@ (80012f8 <MX_USART2_UART_Init+0x5c>)
 80012a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012a6:	4b13      	ldr	r3, [pc, #76]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ae:	4b11      	ldr	r3, [pc, #68]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ba:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012c0:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012c2:	220c      	movs	r2, #12
 80012c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c6:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012cc:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012d2:	4b08      	ldr	r3, [pc, #32]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012da:	2200      	movs	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012de:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <MX_USART2_UART_Init+0x58>)
 80012e0:	f003 fe0a 	bl	8004ef8 <HAL_UART_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012ea:	f000 f875 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200000ec 	.word	0x200000ec
 80012f8:	40004400 	.word	0x40004400

080012fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	@ 0x28
 8001300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	4b2f      	ldr	r3, [pc, #188]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	4a2e      	ldr	r2, [pc, #184]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131e:	4b2c      	ldr	r3, [pc, #176]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800132a:	4b29      	ldr	r3, [pc, #164]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	4a28      	ldr	r2, [pc, #160]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001336:	4b26      	ldr	r3, [pc, #152]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001342:	4b23      	ldr	r3, [pc, #140]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	4a22      	ldr	r2, [pc, #136]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800134e:	4b20      	ldr	r3, [pc, #128]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135a:	4b1d      	ldr	r3, [pc, #116]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	4a1c      	ldr	r2, [pc, #112]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001366:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <MX_GPIO_Init+0xd4>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001372:	2200      	movs	r2, #0
 8001374:	2120      	movs	r1, #32
 8001376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800137a:	f002 fa61 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800137e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001384:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	4619      	mov	r1, r3
 8001394:	480f      	ldr	r0, [pc, #60]	@ (80013d4 <MX_GPIO_Init+0xd8>)
 8001396:	f002 f8a9 	bl	80034ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800139a:	2320      	movs	r3, #32
 800139c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139e:	2301      	movs	r3, #1
 80013a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4619      	mov	r1, r3
 80013b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013b4:	f002 f89a 	bl	80034ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2100      	movs	r1, #0
 80013bc:	2028      	movs	r0, #40	@ 0x28
 80013be:	f001 ffe0 	bl	8003382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013c2:	2028      	movs	r0, #40	@ 0x28
 80013c4:	f001 fff9 	bl	80033ba <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	@ 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40021000 	.word	0x40021000
 80013d4:	48000800 	.word	0x48000800

080013d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013dc:	b672      	cpsid	i
}
 80013de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <Error_Handler+0x8>

080013e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <HAL_MspInit+0x44>)
 80013ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <HAL_MspInit+0x44>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80013f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <HAL_MspInit+0x44>)
 80013f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001402:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <HAL_MspInit+0x44>)
 8001404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001406:	4a08      	ldr	r2, [pc, #32]	@ (8001428 <HAL_MspInit+0x44>)
 8001408:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800140c:	6593      	str	r3, [r2, #88]	@ 0x58
 800140e:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_MspInit+0x44>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000

0800142c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b0ac      	sub	sp, #176	@ 0xb0
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2288      	movs	r2, #136	@ 0x88
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f004 fe8f 	bl	8006170 <memset>
  if(hadc->Instance==ADC1)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a2b      	ldr	r2, [pc, #172]	@ (8001504 <HAL_ADC_MspInit+0xd8>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d14f      	bne.n	80014fc <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800145c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001460:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001462:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001466:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800146a:	2302      	movs	r3, #2
 800146c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800146e:	2301      	movs	r3, #1
 8001470:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001472:	2308      	movs	r3, #8
 8001474:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001476:	2307      	movs	r3, #7
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800147a:	2302      	movs	r3, #2
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800147e:	2302      	movs	r3, #2
 8001480:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001482:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001486:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4618      	mov	r0, r3
 800148e:	f003 f877 	bl	8004580 <HAL_RCCEx_PeriphCLKConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001498:	f7ff ff9e 	bl	80013d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <HAL_ADC_MspInit+0xdc>)
 800149e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a0:	4a19      	ldr	r2, [pc, #100]	@ (8001508 <HAL_ADC_MspInit+0xdc>)
 80014a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a8:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <HAL_ADC_MspInit+0xdc>)
 80014aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014b0:	613b      	str	r3, [r7, #16]
 80014b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b4:	4b14      	ldr	r3, [pc, #80]	@ (8001508 <HAL_ADC_MspInit+0xdc>)
 80014b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b8:	4a13      	ldr	r2, [pc, #76]	@ (8001508 <HAL_ADC_MspInit+0xdc>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <HAL_ADC_MspInit+0xdc>)
 80014c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c4:	f003 0301 	and.w	r3, r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014cc:	2301      	movs	r3, #1
 80014ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80014d2:	230b      	movs	r3, #11
 80014d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014e2:	4619      	mov	r1, r3
 80014e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e8:	f002 f800 	bl	80034ec <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80014ec:	2200      	movs	r2, #0
 80014ee:	2100      	movs	r1, #0
 80014f0:	2012      	movs	r0, #18
 80014f2:	f001 ff46 	bl	8003382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80014f6:	2012      	movs	r0, #18
 80014f8:	f001 ff5f 	bl	80033ba <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80014fc:	bf00      	nop
 80014fe:	37b0      	adds	r7, #176	@ 0xb0
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	50040000 	.word	0x50040000
 8001508:	40021000 	.word	0x40021000

0800150c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b0ac      	sub	sp, #176	@ 0xb0
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	2288      	movs	r2, #136	@ 0x88
 800152a:	2100      	movs	r1, #0
 800152c:	4618      	mov	r0, r3
 800152e:	f004 fe1f 	bl	8006170 <memset>
  if(huart->Instance==USART2)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a25      	ldr	r2, [pc, #148]	@ (80015cc <HAL_UART_MspInit+0xc0>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d143      	bne.n	80015c4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800153c:	2302      	movs	r3, #2
 800153e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001540:	2300      	movs	r3, #0
 8001542:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4618      	mov	r0, r3
 800154a:	f003 f819 	bl	8004580 <HAL_RCCEx_PeriphCLKConfig>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001554:	f7ff ff40 	bl	80013d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001558:	4b1d      	ldr	r3, [pc, #116]	@ (80015d0 <HAL_UART_MspInit+0xc4>)
 800155a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800155c:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <HAL_UART_MspInit+0xc4>)
 800155e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001562:	6593      	str	r3, [r2, #88]	@ 0x58
 8001564:	4b1a      	ldr	r3, [pc, #104]	@ (80015d0 <HAL_UART_MspInit+0xc4>)
 8001566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001570:	4b17      	ldr	r3, [pc, #92]	@ (80015d0 <HAL_UART_MspInit+0xc4>)
 8001572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001574:	4a16      	ldr	r2, [pc, #88]	@ (80015d0 <HAL_UART_MspInit+0xc4>)
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <HAL_UART_MspInit+0xc4>)
 800157e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001588:	230c      	movs	r3, #12
 800158a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	2303      	movs	r3, #3
 800159c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a0:	2307      	movs	r3, #7
 80015a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015aa:	4619      	mov	r1, r3
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b0:	f001 ff9c 	bl	80034ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	2026      	movs	r0, #38	@ 0x26
 80015ba:	f001 fee2 	bl	8003382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015be:	2026      	movs	r0, #38	@ 0x26
 80015c0:	f001 fefb 	bl	80033ba <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015c4:	bf00      	nop
 80015c6:	37b0      	adds	r7, #176	@ 0xb0
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40004400 	.word	0x40004400
 80015d0:	40021000 	.word	0x40021000

080015d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <NMI_Handler+0x4>

080015dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <HardFault_Handler+0x4>

080015e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <MemManage_Handler+0x4>

080015ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <BusFault_Handler+0x4>

080015f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <UsageFault_Handler+0x4>

080015fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162a:	f000 f8ed 	bl	8001808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001638:	4802      	ldr	r0, [pc, #8]	@ (8001644 <ADC1_2_IRQHandler+0x10>)
 800163a:	f000 fe0f 	bl	800225c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000088 	.word	0x20000088

08001648 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800164c:	4802      	ldr	r0, [pc, #8]	@ (8001658 <USART2_IRQHandler+0x10>)
 800164e:	f003 fd2b 	bl	80050a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200000ec 	.word	0x200000ec

0800165c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001660:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001664:	f002 f904 	bl	8003870 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}

0800166c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <_sbrk+0x5c>)
 8001676:	4b15      	ldr	r3, [pc, #84]	@ (80016cc <_sbrk+0x60>)
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001680:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d102      	bne.n	800168e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001688:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <_sbrk+0x64>)
 800168a:	4a12      	ldr	r2, [pc, #72]	@ (80016d4 <_sbrk+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800168e:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <_sbrk+0x64>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	429a      	cmp	r2, r3
 800169a:	d207      	bcs.n	80016ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800169c:	f004 fd70 	bl	8006180 <__errno>
 80016a0:	4603      	mov	r3, r0
 80016a2:	220c      	movs	r2, #12
 80016a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016a6:	f04f 33ff 	mov.w	r3, #4294967295
 80016aa:	e009      	b.n	80016c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <_sbrk+0x64>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016b2:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <_sbrk+0x64>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	4a05      	ldr	r2, [pc, #20]	@ (80016d0 <_sbrk+0x64>)
 80016bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016be:	68fb      	ldr	r3, [r7, #12]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20018000 	.word	0x20018000
 80016cc:	00000400 	.word	0x00000400
 80016d0:	200001b4 	.word	0x200001b4
 80016d4:	20000308 	.word	0x20000308

080016d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <SystemInit+0x20>)
 80016de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <SystemInit+0x20>)
 80016e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001734 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001700:	f7ff ffea 	bl	80016d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001704:	480c      	ldr	r0, [pc, #48]	@ (8001738 <LoopForever+0x6>)
  ldr r1, =_edata
 8001706:	490d      	ldr	r1, [pc, #52]	@ (800173c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001708:	4a0d      	ldr	r2, [pc, #52]	@ (8001740 <LoopForever+0xe>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800170c:	e002      	b.n	8001714 <LoopCopyDataInit>

0800170e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800170e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001712:	3304      	adds	r3, #4

08001714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001718:	d3f9      	bcc.n	800170e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171a:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <LoopForever+0x12>)
  ldr r4, =_ebss
 800171c:	4c0a      	ldr	r4, [pc, #40]	@ (8001748 <LoopForever+0x16>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001720:	e001      	b.n	8001726 <LoopFillZerobss>

08001722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001724:	3204      	adds	r2, #4

08001726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001728:	d3fb      	bcc.n	8001722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800172a:	f004 fd2f 	bl	800618c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800172e:	f7ff fbdb 	bl	8000ee8 <main>

08001732 <LoopForever>:

LoopForever:
    b LoopForever
 8001732:	e7fe      	b.n	8001732 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001734:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800173c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001740:	08006f38 	.word	0x08006f38
  ldr r2, =_sbss
 8001744:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001748:	20000304 	.word	0x20000304

0800174c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800174c:	e7fe      	b.n	800174c <ADC3_IRQHandler>
	...

08001750 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800175a:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <HAL_Init+0x3c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a0b      	ldr	r2, [pc, #44]	@ (800178c <HAL_Init+0x3c>)
 8001760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001764:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001766:	2003      	movs	r0, #3
 8001768:	f001 fe00 	bl	800336c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800176c:	2000      	movs	r0, #0
 800176e:	f000 f80f 	bl	8001790 <HAL_InitTick>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d002      	beq.n	800177e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	71fb      	strb	r3, [r7, #7]
 800177c:	e001      	b.n	8001782 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800177e:	f7ff fe31 	bl	80013e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001782:	79fb      	ldrb	r3, [r7, #7]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40022000 	.word	0x40022000

08001790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800179c:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <HAL_InitTick+0x6c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d023      	beq.n	80017ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <HAL_InitTick+0x70>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <HAL_InitTick+0x6c>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f001 fe0b 	bl	80033d6 <HAL_SYSTICK_Config>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d10f      	bne.n	80017e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b0f      	cmp	r3, #15
 80017ca:	d809      	bhi.n	80017e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017cc:	2200      	movs	r2, #0
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f001 fdd5 	bl	8003382 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <HAL_InitTick+0x74>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e007      	b.n	80017f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
 80017e4:	e004      	b.n	80017f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	e001      	b.n	80017f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000018 	.word	0x20000018
 8001800:	20000010 	.word	0x20000010
 8001804:	20000014 	.word	0x20000014

08001808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <HAL_IncTick+0x20>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <HAL_IncTick+0x24>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4a04      	ldr	r2, [pc, #16]	@ (800182c <HAL_IncTick+0x24>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	20000018 	.word	0x20000018
 800182c:	200001b8 	.word	0x200001b8

08001830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return uwTick;
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <HAL_GetTick+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	200001b8 	.word	0x200001b8

08001848 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001850:	f7ff ffee 	bl	8001830 <HAL_GetTick>
 8001854:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001860:	d005      	beq.n	800186e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001862:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <HAL_Delay+0x44>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	4413      	add	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800186e:	bf00      	nop
 8001870:	f7ff ffde 	bl	8001830 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	429a      	cmp	r2, r3
 800187e:	d8f7      	bhi.n	8001870 <HAL_Delay+0x28>
  {
  }
}
 8001880:	bf00      	nop
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000018 	.word	0x20000018

08001890 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	431a      	orrs	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	609a      	str	r2, [r3, #8]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	609a      	str	r2, [r3, #8]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
 8001904:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	3360      	adds	r3, #96	@ 0x60
 800190a:	461a      	mov	r2, r3
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <LL_ADC_SetOffset+0x44>)
 800191a:	4013      	ands	r3, r2
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	4313      	orrs	r3, r2
 8001928:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001930:	bf00      	nop
 8001932:	371c      	adds	r7, #28
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	03fff000 	.word	0x03fff000

08001940 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3360      	adds	r3, #96	@ 0x60
 800194e:	461a      	mov	r2, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001960:	4618      	mov	r0, r3
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	3360      	adds	r3, #96	@ 0x60
 800197c:	461a      	mov	r2, r3
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	431a      	orrs	r2, r3
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001996:	bf00      	nop
 8001998:	371c      	adds	r7, #28
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3330      	adds	r3, #48	@ 0x30
 80019d8:	461a      	mov	r2, r3
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	f003 030c 	and.w	r3, r3, #12
 80019e4:	4413      	add	r3, r2
 80019e6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	211f      	movs	r1, #31
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	401a      	ands	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	0e9b      	lsrs	r3, r3, #26
 8001a00:	f003 011f 	and.w	r1, r3, #31
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	f003 031f 	and.w	r3, r3, #31
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a14:	bf00      	nop
 8001a16:	371c      	adds	r7, #28
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d101      	bne.n	8001a38 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001a34:	2301      	movs	r3, #1
 8001a36:	e000      	b.n	8001a3a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b087      	sub	sp, #28
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	3314      	adds	r3, #20
 8001a56:	461a      	mov	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	0e5b      	lsrs	r3, r3, #25
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	4413      	add	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	0d1b      	lsrs	r3, r3, #20
 8001a6e:	f003 031f 	and.w	r3, r3, #31
 8001a72:	2107      	movs	r1, #7
 8001a74:	fa01 f303 	lsl.w	r3, r1, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	401a      	ands	r2, r3
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	0d1b      	lsrs	r3, r3, #20
 8001a80:	f003 031f 	and.w	r3, r3, #31
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a90:	bf00      	nop
 8001a92:	371c      	adds	r7, #28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0318 	and.w	r3, r3, #24
 8001abe:	4908      	ldr	r1, [pc, #32]	@ (8001ae0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ac0:	40d9      	lsrs	r1, r3
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	400b      	ands	r3, r1
 8001ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aca:	431a      	orrs	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	0007ffff 	.word	0x0007ffff

08001ae4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f003 031f 	and.w	r3, r3, #31
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6093      	str	r3, [r2, #8]
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b54:	d101      	bne.n	8001b5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b56:	2301      	movs	r3, #1
 8001b58:	e000      	b.n	8001b5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b7c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ba4:	d101      	bne.n	8001baa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bcc:	f043 0201 	orr.w	r2, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d101      	bne.n	8001bf8 <LL_ADC_IsEnabled+0x18>
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e000      	b.n	8001bfa <LL_ADC_IsEnabled+0x1a>
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr

08001c06 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c16:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c1a:	f043 0204 	orr.w	r2, r3, #4
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 0304 	and.w	r3, r3, #4
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d101      	bne.n	8001c46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 0308 	and.w	r3, r3, #8
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d101      	bne.n	8001c6c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b089      	sub	sp, #36	@ 0x24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e130      	b.n	8001ef8 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d109      	bne.n	8001cb8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff fbc1 	bl	800142c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff3f 	bl	8001b40 <LL_ADC_IsDeepPowerDownEnabled>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d004      	beq.n	8001cd2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff25 	bl	8001b1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ff5a 	bl	8001b90 <LL_ADC_IsInternalRegulatorEnabled>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d115      	bne.n	8001d0e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff ff3e 	bl	8001b68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cec:	4b84      	ldr	r3, [pc, #528]	@ (8001f00 <HAL_ADC_Init+0x284>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	099b      	lsrs	r3, r3, #6
 8001cf2:	4a84      	ldr	r2, [pc, #528]	@ (8001f04 <HAL_ADC_Init+0x288>)
 8001cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf8:	099b      	lsrs	r3, r3, #6
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d00:	e002      	b.n	8001d08 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	3b01      	subs	r3, #1
 8001d06:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f9      	bne.n	8001d02 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff ff3c 	bl	8001b90 <LL_ADC_IsInternalRegulatorEnabled>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10d      	bne.n	8001d3a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ff75 	bl	8001c2e <LL_ADC_REG_IsConversionOngoing>
 8001d44:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d4a:	f003 0310 	and.w	r3, r3, #16
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f040 80c9 	bne.w	8001ee6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f040 80c5 	bne.w	8001ee6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d60:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d64:	f043 0202 	orr.w	r2, r3, #2
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff35 	bl	8001be0 <LL_ADC_IsEnabled>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d115      	bne.n	8001da8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d7c:	4862      	ldr	r0, [pc, #392]	@ (8001f08 <HAL_ADC_Init+0x28c>)
 8001d7e:	f7ff ff2f 	bl	8001be0 <LL_ADC_IsEnabled>
 8001d82:	4604      	mov	r4, r0
 8001d84:	4861      	ldr	r0, [pc, #388]	@ (8001f0c <HAL_ADC_Init+0x290>)
 8001d86:	f7ff ff2b 	bl	8001be0 <LL_ADC_IsEnabled>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	431c      	orrs	r4, r3
 8001d8e:	4860      	ldr	r0, [pc, #384]	@ (8001f10 <HAL_ADC_Init+0x294>)
 8001d90:	f7ff ff26 	bl	8001be0 <LL_ADC_IsEnabled>
 8001d94:	4603      	mov	r3, r0
 8001d96:	4323      	orrs	r3, r4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d105      	bne.n	8001da8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	4619      	mov	r1, r3
 8001da2:	485c      	ldr	r0, [pc, #368]	@ (8001f14 <HAL_ADC_Init+0x298>)
 8001da4:	f7ff fd74 	bl	8001890 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	7e5b      	ldrb	r3, [r3, #25]
 8001dac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001db2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001db8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001dbe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dc6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d106      	bne.n	8001de4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	045b      	lsls	r3, r3, #17
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d009      	beq.n	8001e00 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68da      	ldr	r2, [r3, #12]
 8001e06:	4b44      	ldr	r3, [pc, #272]	@ (8001f18 <HAL_ADC_Init+0x29c>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6812      	ldr	r2, [r2, #0]
 8001e0e:	69b9      	ldr	r1, [r7, #24]
 8001e10:	430b      	orrs	r3, r1
 8001e12:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff1b 	bl	8001c54 <LL_ADC_INJ_IsConversionOngoing>
 8001e1e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d13d      	bne.n	8001ea2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d13a      	bne.n	8001ea2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e30:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e38:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e48:	f023 0302 	bic.w	r3, r3, #2
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6812      	ldr	r2, [r2, #0]
 8001e50:	69b9      	ldr	r1, [r7, #24]
 8001e52:	430b      	orrs	r3, r1
 8001e54:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d118      	bne.n	8001e92 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001e76:	4311      	orrs	r1, r2
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001e7c:	4311      	orrs	r1, r2
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e82:	430a      	orrs	r2, r1
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f042 0201 	orr.w	r2, r2, #1
 8001e8e:	611a      	str	r2, [r3, #16]
 8001e90:	e007      	b.n	8001ea2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	691a      	ldr	r2, [r3, #16]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0201 	bic.w	r2, r2, #1
 8001ea0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d10c      	bne.n	8001ec4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb0:	f023 010f 	bic.w	r1, r3, #15
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	1e5a      	subs	r2, r3, #1
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ec2:	e007      	b.n	8001ed4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f022 020f 	bic.w	r2, r2, #15
 8001ed2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed8:	f023 0303 	bic.w	r3, r3, #3
 8001edc:	f043 0201 	orr.w	r2, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ee4:	e007      	b.n	8001ef6 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eea:	f043 0210 	orr.w	r2, r3, #16
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ef6:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3724      	adds	r7, #36	@ 0x24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd90      	pop	{r4, r7, pc}
 8001f00:	20000010 	.word	0x20000010
 8001f04:	053e2d63 	.word	0x053e2d63
 8001f08:	50040000 	.word	0x50040000
 8001f0c:	50040100 	.word	0x50040100
 8001f10:	50040200 	.word	0x50040200
 8001f14:	50040300 	.word	0x50040300
 8001f18:	fff0c007 	.word	0xfff0c007

08001f1c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f24:	4857      	ldr	r0, [pc, #348]	@ (8002084 <HAL_ADC_Start+0x168>)
 8001f26:	f7ff fddd 	bl	8001ae4 <LL_ADC_GetMultimode>
 8001f2a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fe7c 	bl	8001c2e <LL_ADC_REG_IsConversionOngoing>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f040 809c 	bne.w	8002076 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d101      	bne.n	8001f4c <HAL_ADC_Start+0x30>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e097      	b.n	800207c <HAL_ADC_Start+0x160>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f000 ffab 	bl	8002eb0 <ADC_Enable>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f5e:	7dfb      	ldrb	r3, [r7, #23]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f040 8083 	bne.w	800206c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f6e:	f023 0301 	bic.w	r3, r3, #1
 8001f72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a42      	ldr	r2, [pc, #264]	@ (8002088 <HAL_ADC_Start+0x16c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d002      	beq.n	8001f8a <HAL_ADC_Start+0x6e>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	e000      	b.n	8001f8c <HAL_ADC_Start+0x70>
 8001f8a:	4b40      	ldr	r3, [pc, #256]	@ (800208c <HAL_ADC_Start+0x170>)
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	6812      	ldr	r2, [r2, #0]
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d002      	beq.n	8001f9a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d105      	bne.n	8001fa6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f9e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001faa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fb2:	d106      	bne.n	8001fc2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb8:	f023 0206 	bic.w	r2, r3, #6
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	659a      	str	r2, [r3, #88]	@ 0x58
 8001fc0:	e002      	b.n	8001fc8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	221c      	movs	r2, #28
 8001fce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a2a      	ldr	r2, [pc, #168]	@ (8002088 <HAL_ADC_Start+0x16c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d002      	beq.n	8001fe8 <HAL_ADC_Start+0xcc>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	e000      	b.n	8001fea <HAL_ADC_Start+0xce>
 8001fe8:	4b28      	ldr	r3, [pc, #160]	@ (800208c <HAL_ADC_Start+0x170>)
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6812      	ldr	r2, [r2, #0]
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d008      	beq.n	8002004 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d005      	beq.n	8002004 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	2b05      	cmp	r3, #5
 8001ffc:	d002      	beq.n	8002004 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	2b09      	cmp	r3, #9
 8002002:	d114      	bne.n	800202e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d007      	beq.n	8002022 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002016:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800201a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fded 	bl	8001c06 <LL_ADC_REG_StartConversion>
 800202c:	e025      	b.n	800207a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002032:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <HAL_ADC_Start+0x16c>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d002      	beq.n	800204a <HAL_ADC_Start+0x12e>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	e000      	b.n	800204c <HAL_ADC_Start+0x130>
 800204a:	4b10      	ldr	r3, [pc, #64]	@ (800208c <HAL_ADC_Start+0x170>)
 800204c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00f      	beq.n	800207a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002062:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	655a      	str	r2, [r3, #84]	@ 0x54
 800206a:	e006      	b.n	800207a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002074:	e001      	b.n	800207a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002076:	2302      	movs	r3, #2
 8002078:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800207a:	7dfb      	ldrb	r3, [r7, #23]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3718      	adds	r7, #24
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	50040300 	.word	0x50040300
 8002088:	50040100 	.word	0x50040100
 800208c:	50040000 	.word	0x50040000

08002090 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800209a:	4866      	ldr	r0, [pc, #408]	@ (8002234 <HAL_ADC_PollForConversion+0x1a4>)
 800209c:	f7ff fd22 	bl	8001ae4 <LL_ADC_GetMultimode>
 80020a0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	2b08      	cmp	r3, #8
 80020a8:	d102      	bne.n	80020b0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80020aa:	2308      	movs	r3, #8
 80020ac:	61fb      	str	r3, [r7, #28]
 80020ae:	e02a      	b.n	8002106 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d005      	beq.n	80020c2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2b05      	cmp	r3, #5
 80020ba:	d002      	beq.n	80020c2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	2b09      	cmp	r3, #9
 80020c0:	d111      	bne.n	80020e6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d4:	f043 0220 	orr.w	r2, r3, #32
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0a4      	b.n	800222a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80020e0:	2304      	movs	r3, #4
 80020e2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80020e4:	e00f      	b.n	8002106 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80020e6:	4853      	ldr	r0, [pc, #332]	@ (8002234 <HAL_ADC_PollForConversion+0x1a4>)
 80020e8:	f7ff fd0a 	bl	8001b00 <LL_ADC_GetMultiDMATransfer>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d007      	beq.n	8002102 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f6:	f043 0220 	orr.w	r2, r3, #32
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e093      	b.n	800222a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002102:	2304      	movs	r3, #4
 8002104:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002106:	f7ff fb93 	bl	8001830 <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800210c:	e021      	b.n	8002152 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002114:	d01d      	beq.n	8002152 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002116:	f7ff fb8b 	bl	8001830 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	d302      	bcc.n	800212c <HAL_ADC_PollForConversion+0x9c>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d112      	bne.n	8002152 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10b      	bne.n	8002152 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213e:	f043 0204 	orr.w	r2, r3, #4
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e06b      	b.n	800222a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	4013      	ands	r3, r2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0d6      	beq.n	800210e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002164:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fc16 	bl	80019a2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01c      	beq.n	80021b6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	7e5b      	ldrb	r3, [r3, #25]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d118      	bne.n	80021b6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0308 	and.w	r3, r3, #8
 800218e:	2b08      	cmp	r3, #8
 8002190:	d111      	bne.n	80021b6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002196:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d105      	bne.n	80021b6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ae:	f043 0201 	orr.w	r2, r3, #1
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002238 <HAL_ADC_PollForConversion+0x1a8>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d002      	beq.n	80021c6 <HAL_ADC_PollForConversion+0x136>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	e000      	b.n	80021c8 <HAL_ADC_PollForConversion+0x138>
 80021c6:	4b1d      	ldr	r3, [pc, #116]	@ (800223c <HAL_ADC_PollForConversion+0x1ac>)
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	6812      	ldr	r2, [r2, #0]
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d008      	beq.n	80021e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d005      	beq.n	80021e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	2b05      	cmp	r3, #5
 80021da:	d002      	beq.n	80021e2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	2b09      	cmp	r3, #9
 80021e0:	d104      	bne.n	80021ec <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	61bb      	str	r3, [r7, #24]
 80021ea:	e00c      	b.n	8002206 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a11      	ldr	r2, [pc, #68]	@ (8002238 <HAL_ADC_PollForConversion+0x1a8>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d002      	beq.n	80021fc <HAL_ADC_PollForConversion+0x16c>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	e000      	b.n	80021fe <HAL_ADC_PollForConversion+0x16e>
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <HAL_ADC_PollForConversion+0x1ac>)
 80021fe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	2b08      	cmp	r3, #8
 800220a:	d104      	bne.n	8002216 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2208      	movs	r2, #8
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	e008      	b.n	8002228 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d103      	bne.n	8002228 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	220c      	movs	r2, #12
 8002226:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3720      	adds	r7, #32
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	50040300 	.word	0x50040300
 8002238:	50040100 	.word	0x50040100
 800223c:	50040000 	.word	0x50040000

08002240 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800224e:	4618      	mov	r0, r3
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
	...

0800225c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002264:	2300      	movs	r3, #0
 8002266:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002278:	4882      	ldr	r0, [pc, #520]	@ (8002484 <HAL_ADC_IRQHandler+0x228>)
 800227a:	f7ff fc33 	bl	8001ae4 <LL_ADC_GetMultimode>
 800227e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d017      	beq.n	80022ba <HAL_ADC_IRQHandler+0x5e>
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d012      	beq.n	80022ba <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002298:	f003 0310 	and.w	r3, r3, #16
 800229c:	2b00      	cmp	r3, #0
 800229e:	d105      	bne.n	80022ac <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 fed3 	bl	8003058 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2202      	movs	r2, #2
 80022b8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d004      	beq.n	80022ce <HAL_ADC_IRQHandler+0x72>
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10a      	bne.n	80022e4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 8083 	beq.w	80023e0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	f003 0308 	and.w	r3, r3, #8
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d07d      	beq.n	80023e0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e8:	f003 0310 	and.w	r3, r3, #16
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d105      	bne.n	80022fc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fb4e 	bl	80019a2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d062      	beq.n	80023d2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a5d      	ldr	r2, [pc, #372]	@ (8002488 <HAL_ADC_IRQHandler+0x22c>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d002      	beq.n	800231c <HAL_ADC_IRQHandler+0xc0>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	e000      	b.n	800231e <HAL_ADC_IRQHandler+0xc2>
 800231c:	4b5b      	ldr	r3, [pc, #364]	@ (800248c <HAL_ADC_IRQHandler+0x230>)
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6812      	ldr	r2, [r2, #0]
 8002322:	4293      	cmp	r3, r2
 8002324:	d008      	beq.n	8002338 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	2b05      	cmp	r3, #5
 8002330:	d002      	beq.n	8002338 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2b09      	cmp	r3, #9
 8002336:	d104      	bne.n	8002342 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	623b      	str	r3, [r7, #32]
 8002340:	e00c      	b.n	800235c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a50      	ldr	r2, [pc, #320]	@ (8002488 <HAL_ADC_IRQHandler+0x22c>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d002      	beq.n	8002352 <HAL_ADC_IRQHandler+0xf6>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	e000      	b.n	8002354 <HAL_ADC_IRQHandler+0xf8>
 8002352:	4b4e      	ldr	r3, [pc, #312]	@ (800248c <HAL_ADC_IRQHandler+0x230>)
 8002354:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d135      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b08      	cmp	r3, #8
 8002372:	d12e      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff fc58 	bl	8001c2e <LL_ADC_REG_IsConversionOngoing>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d11a      	bne.n	80023ba <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 020c 	bic.w	r2, r2, #12
 8002392:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002398:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d112      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b0:	f043 0201 	orr.w	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	655a      	str	r2, [r3, #84]	@ 0x54
 80023b8:	e00b      	b.n	80023d2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023be:	f043 0210 	orr.w	r2, r3, #16
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f95c 	bl	8002690 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	220c      	movs	r2, #12
 80023de:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d004      	beq.n	80023f4 <HAL_ADC_IRQHandler+0x198>
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10b      	bne.n	800240c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f000 809f 	beq.w	800253e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8099 	beq.w	800253e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002410:	f003 0310 	and.w	r3, r3, #16
 8002414:	2b00      	cmp	r3, #0
 8002416:	d105      	bne.n	8002424 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff faf9 	bl	8001a20 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800242e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff fab4 	bl	80019a2 <LL_ADC_REG_IsTriggerSourceSWStart>
 800243a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a11      	ldr	r2, [pc, #68]	@ (8002488 <HAL_ADC_IRQHandler+0x22c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d002      	beq.n	800244c <HAL_ADC_IRQHandler+0x1f0>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	e000      	b.n	800244e <HAL_ADC_IRQHandler+0x1f2>
 800244c:	4b0f      	ldr	r3, [pc, #60]	@ (800248c <HAL_ADC_IRQHandler+0x230>)
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6812      	ldr	r2, [r2, #0]
 8002452:	4293      	cmp	r3, r2
 8002454:	d008      	beq.n	8002468 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	2b06      	cmp	r3, #6
 8002460:	d002      	beq.n	8002468 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	2b07      	cmp	r3, #7
 8002466:	d104      	bne.n	8002472 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	623b      	str	r3, [r7, #32]
 8002470:	e013      	b.n	800249a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a04      	ldr	r2, [pc, #16]	@ (8002488 <HAL_ADC_IRQHandler+0x22c>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d009      	beq.n	8002490 <HAL_ADC_IRQHandler+0x234>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	e007      	b.n	8002492 <HAL_ADC_IRQHandler+0x236>
 8002482:	bf00      	nop
 8002484:	50040300 	.word	0x50040300
 8002488:	50040100 	.word	0x50040100
 800248c:	50040000 	.word	0x50040000
 8002490:	4b7d      	ldr	r3, [pc, #500]	@ (8002688 <HAL_ADC_IRQHandler+0x42c>)
 8002492:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d047      	beq.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d007      	beq.n	80024ba <HAL_ADC_IRQHandler+0x25e>
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d03f      	beq.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80024b0:	6a3b      	ldr	r3, [r7, #32]
 80024b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d13a      	bne.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c4:	2b40      	cmp	r3, #64	@ 0x40
 80024c6:	d133      	bne.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d12e      	bne.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fbbc 	bl	8001c54 <LL_ADC_INJ_IsConversionOngoing>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d11a      	bne.n	8002518 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80024f0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002506:	2b00      	cmp	r3, #0
 8002508:	d112      	bne.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250e:	f043 0201 	orr.w	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	655a      	str	r2, [r3, #84]	@ 0x54
 8002516:	e00b      	b.n	8002530 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251c:	f043 0210 	orr.w	r2, r3, #16
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002528:	f043 0201 	orr.w	r2, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 fd69 	bl	8003008 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2260      	movs	r2, #96	@ 0x60
 800253c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002544:	2b00      	cmp	r3, #0
 8002546:	d011      	beq.n	800256c <HAL_ADC_IRQHandler+0x310>
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00c      	beq.n	800256c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002556:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f8a0 	bl	80026a4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2280      	movs	r2, #128	@ 0x80
 800256a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002572:	2b00      	cmp	r3, #0
 8002574:	d012      	beq.n	800259c <HAL_ADC_IRQHandler+0x340>
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00d      	beq.n	800259c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002584:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f000 fd4f 	bl	8003030 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800259a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d012      	beq.n	80025cc <HAL_ADC_IRQHandler+0x370>
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00d      	beq.n	80025cc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 fd41 	bl	8003044 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f003 0310 	and.w	r3, r3, #16
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d036      	beq.n	8002644 <HAL_ADC_IRQHandler+0x3e8>
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	f003 0310 	and.w	r3, r3, #16
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d031      	beq.n	8002644 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d102      	bne.n	80025ee <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80025e8:	2301      	movs	r3, #1
 80025ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80025ec:	e014      	b.n	8002618 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80025f4:	4825      	ldr	r0, [pc, #148]	@ (800268c <HAL_ADC_IRQHandler+0x430>)
 80025f6:	f7ff fa83 	bl	8001b00 <LL_ADC_GetMultiDMATransfer>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00b      	beq.n	8002618 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002600:	2301      	movs	r3, #1
 8002602:	627b      	str	r3, [r7, #36]	@ 0x24
 8002604:	e008      	b.n	8002618 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002614:	2301      	movs	r3, #1
 8002616:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261a:	2b01      	cmp	r3, #1
 800261c:	d10e      	bne.n	800263c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002622:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262e:	f043 0202 	orr.w	r2, r3, #2
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 f83e 	bl	80026b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2210      	movs	r2, #16
 8002642:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800264a:	2b00      	cmp	r3, #0
 800264c:	d018      	beq.n	8002680 <HAL_ADC_IRQHandler+0x424>
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002654:	2b00      	cmp	r3, #0
 8002656:	d013      	beq.n	8002680 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800265c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002668:	f043 0208 	orr.w	r2, r3, #8
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002678:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fcce 	bl	800301c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002680:	bf00      	nop
 8002682:	3728      	adds	r7, #40	@ 0x28
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	50040000 	.word	0x50040000
 800268c:	50040300 	.word	0x50040300

08002690 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b0b6      	sub	sp, #216	@ 0xd8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80026dc:	2300      	movs	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x22>
 80026ea:	2302      	movs	r3, #2
 80026ec:	e3c9      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x7b6>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff fa97 	bl	8001c2e <LL_ADC_REG_IsConversionOngoing>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	f040 83aa 	bne.w	8002e5c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b05      	cmp	r3, #5
 8002716:	d824      	bhi.n	8002762 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	3b02      	subs	r3, #2
 800271e:	2b03      	cmp	r3, #3
 8002720:	d81b      	bhi.n	800275a <HAL_ADC_ConfigChannel+0x8e>
 8002722:	a201      	add	r2, pc, #4	@ (adr r2, 8002728 <HAL_ADC_ConfigChannel+0x5c>)
 8002724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002728:	08002739 	.word	0x08002739
 800272c:	08002741 	.word	0x08002741
 8002730:	08002749 	.word	0x08002749
 8002734:	08002751 	.word	0x08002751
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002738:	230c      	movs	r3, #12
 800273a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800273e:	e010      	b.n	8002762 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002740:	2312      	movs	r3, #18
 8002742:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002746:	e00c      	b.n	8002762 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002748:	2318      	movs	r3, #24
 800274a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800274e:	e008      	b.n	8002762 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002750:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002754:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002758:	e003      	b.n	8002762 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800275a:	2306      	movs	r3, #6
 800275c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002760:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	461a      	mov	r2, r3
 800276c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002770:	f7ff f92a 	bl	80019c8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fa58 	bl	8001c2e <LL_ADC_REG_IsConversionOngoing>
 800277e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff fa64 	bl	8001c54 <LL_ADC_INJ_IsConversionOngoing>
 800278c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002790:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002794:	2b00      	cmp	r3, #0
 8002796:	f040 81a4 	bne.w	8002ae2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800279a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f040 819f 	bne.w	8002ae2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6818      	ldr	r0, [r3, #0]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	6819      	ldr	r1, [r3, #0]
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	461a      	mov	r2, r3
 80027b2:	f7ff f948 	bl	8001a46 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	08db      	lsrs	r3, r3, #3
 80027c2:	f003 0303 	and.w	r3, r3, #3
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	2b04      	cmp	r3, #4
 80027d6:	d00a      	beq.n	80027ee <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	6919      	ldr	r1, [r3, #16]
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027e8:	f7ff f886 	bl	80018f8 <LL_ADC_SetOffset>
 80027ec:	e179      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2100      	movs	r1, #0
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff f8a3 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10a      	bne.n	800281a <HAL_ADC_ConfigChannel+0x14e>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2100      	movs	r1, #0
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff f898 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002810:	4603      	mov	r3, r0
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	f003 021f 	and.w	r2, r3, #31
 8002818:	e01e      	b.n	8002858 <HAL_ADC_ConfigChannel+0x18c>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2100      	movs	r1, #0
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff f88d 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002826:	4603      	mov	r3, r0
 8002828:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002830:	fa93 f3a3 	rbit	r3, r3
 8002834:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002838:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800283c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002840:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002848:	2320      	movs	r3, #32
 800284a:	e004      	b.n	8002856 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800284c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002850:	fab3 f383 	clz	r3, r3
 8002854:	b2db      	uxtb	r3, r3
 8002856:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002860:	2b00      	cmp	r3, #0
 8002862:	d105      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x1a4>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	0e9b      	lsrs	r3, r3, #26
 800286a:	f003 031f 	and.w	r3, r3, #31
 800286e:	e018      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x1d6>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800287c:	fa93 f3a3 	rbit	r3, r3
 8002880:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800288c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002894:	2320      	movs	r3, #32
 8002896:	e004      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002898:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800289c:	fab3 f383 	clz	r3, r3
 80028a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d106      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff f85c 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2101      	movs	r1, #1
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff f840 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80028c0:	4603      	mov	r3, r0
 80028c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10a      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x214>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2101      	movs	r1, #1
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff f835 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80028d6:	4603      	mov	r3, r0
 80028d8:	0e9b      	lsrs	r3, r3, #26
 80028da:	f003 021f 	and.w	r2, r3, #31
 80028de:	e01e      	b.n	800291e <HAL_ADC_ConfigChannel+0x252>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2101      	movs	r1, #1
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff f82a 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80028ec:	4603      	mov	r3, r0
 80028ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028f6:	fa93 f3a3 	rbit	r3, r3
 80028fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80028fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002902:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002906:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800290e:	2320      	movs	r3, #32
 8002910:	e004      	b.n	800291c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002912:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002916:	fab3 f383 	clz	r3, r3
 800291a:	b2db      	uxtb	r3, r3
 800291c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002926:	2b00      	cmp	r3, #0
 8002928:	d105      	bne.n	8002936 <HAL_ADC_ConfigChannel+0x26a>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	0e9b      	lsrs	r3, r3, #26
 8002930:	f003 031f 	and.w	r3, r3, #31
 8002934:	e018      	b.n	8002968 <HAL_ADC_ConfigChannel+0x29c>
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002942:	fa93 f3a3 	rbit	r3, r3
 8002946:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800294a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800294e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002952:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800295a:	2320      	movs	r3, #32
 800295c:	e004      	b.n	8002968 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800295e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002962:	fab3 f383 	clz	r3, r3
 8002966:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002968:	429a      	cmp	r2, r3
 800296a:	d106      	bne.n	800297a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2200      	movs	r2, #0
 8002972:	2101      	movs	r1, #1
 8002974:	4618      	mov	r0, r3
 8002976:	f7fe fff9 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2102      	movs	r1, #2
 8002980:	4618      	mov	r0, r3
 8002982:	f7fe ffdd 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002986:	4603      	mov	r3, r0
 8002988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10a      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x2da>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2102      	movs	r1, #2
 8002996:	4618      	mov	r0, r3
 8002998:	f7fe ffd2 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800299c:	4603      	mov	r3, r0
 800299e:	0e9b      	lsrs	r3, r3, #26
 80029a0:	f003 021f 	and.w	r2, r3, #31
 80029a4:	e01e      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x318>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2102      	movs	r1, #2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fe ffc7 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80029b2:	4603      	mov	r3, r0
 80029b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80029c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80029cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d101      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80029d4:	2320      	movs	r3, #32
 80029d6:	e004      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80029d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d105      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x330>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0e9b      	lsrs	r3, r3, #26
 80029f6:	f003 031f 	and.w	r3, r3, #31
 80029fa:	e014      	b.n	8002a26 <HAL_ADC_ConfigChannel+0x35a>
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a04:	fa93 f3a3 	rbit	r3, r3
 8002a08:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002a0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002a10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002a18:	2320      	movs	r3, #32
 8002a1a:	e004      	b.n	8002a26 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002a1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a20:	fab3 f383 	clz	r3, r3
 8002a24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d106      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2102      	movs	r1, #2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe ff9a 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2103      	movs	r1, #3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fe ff7e 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002a44:	4603      	mov	r3, r0
 8002a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d10a      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x398>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2103      	movs	r1, #3
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fe ff73 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	0e9b      	lsrs	r3, r3, #26
 8002a5e:	f003 021f 	and.w	r2, r3, #31
 8002a62:	e017      	b.n	8002a94 <HAL_ADC_ConfigChannel+0x3c8>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2103      	movs	r1, #3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fe ff68 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002a70:	4603      	mov	r3, r0
 8002a72:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a76:	fa93 f3a3 	rbit	r3, r3
 8002a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a7e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002a80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002a86:	2320      	movs	r3, #32
 8002a88:	e003      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002a8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a8c:	fab3 f383 	clz	r3, r3
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d105      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x3e0>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	0e9b      	lsrs	r3, r3, #26
 8002aa6:	f003 031f 	and.w	r3, r3, #31
 8002aaa:	e011      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x404>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ab4:	fa93 f3a3 	rbit	r3, r3
 8002ab8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002aba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002abc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002abe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002ac4:	2320      	movs	r3, #32
 8002ac6:	e003      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002ac8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002aca:	fab3 f383 	clz	r3, r3
 8002ace:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d106      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2103      	movs	r1, #3
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe ff45 	bl	800196c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff f87a 	bl	8001be0 <LL_ADC_IsEnabled>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f040 8140 	bne.w	8002d74 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6818      	ldr	r0, [r3, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	6819      	ldr	r1, [r3, #0]
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	461a      	mov	r2, r3
 8002b02:	f7fe ffcb 	bl	8001a9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	4a8f      	ldr	r2, [pc, #572]	@ (8002d48 <HAL_ADC_ConfigChannel+0x67c>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	f040 8131 	bne.w	8002d74 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10b      	bne.n	8002b3a <HAL_ADC_ConfigChannel+0x46e>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	0e9b      	lsrs	r3, r3, #26
 8002b28:	3301      	adds	r3, #1
 8002b2a:	f003 031f 	and.w	r3, r3, #31
 8002b2e:	2b09      	cmp	r3, #9
 8002b30:	bf94      	ite	ls
 8002b32:	2301      	movls	r3, #1
 8002b34:	2300      	movhi	r3, #0
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	e019      	b.n	8002b6e <HAL_ADC_ConfigChannel+0x4a2>
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b42:	fa93 f3a3 	rbit	r3, r3
 8002b46:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002b48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002b4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002b52:	2320      	movs	r3, #32
 8002b54:	e003      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002b56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b58:	fab3 f383 	clz	r3, r3
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	3301      	adds	r3, #1
 8002b60:	f003 031f 	and.w	r3, r3, #31
 8002b64:	2b09      	cmp	r3, #9
 8002b66:	bf94      	ite	ls
 8002b68:	2301      	movls	r3, #1
 8002b6a:	2300      	movhi	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d079      	beq.n	8002c66 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d107      	bne.n	8002b8e <HAL_ADC_ConfigChannel+0x4c2>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	0e9b      	lsrs	r3, r3, #26
 8002b84:	3301      	adds	r3, #1
 8002b86:	069b      	lsls	r3, r3, #26
 8002b88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b8c:	e015      	b.n	8002bba <HAL_ADC_ConfigChannel+0x4ee>
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b96:	fa93 f3a3 	rbit	r3, r3
 8002b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b9e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002ba0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002ba6:	2320      	movs	r3, #32
 8002ba8:	e003      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002baa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	069b      	lsls	r3, r3, #26
 8002bb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d109      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x50e>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	0e9b      	lsrs	r3, r3, #26
 8002bcc:	3301      	adds	r3, #1
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd8:	e017      	b.n	8002c0a <HAL_ADC_ConfigChannel+0x53e>
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002be2:	fa93 f3a3 	rbit	r3, r3
 8002be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002bf2:	2320      	movs	r3, #32
 8002bf4:	e003      	b.n	8002bfe <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bf8:	fab3 f383 	clz	r3, r3
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2101      	movs	r1, #1
 8002c06:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0a:	ea42 0103 	orr.w	r1, r2, r3
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10a      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x564>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	0e9b      	lsrs	r3, r3, #26
 8002c20:	3301      	adds	r3, #1
 8002c22:	f003 021f 	and.w	r2, r3, #31
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	051b      	lsls	r3, r3, #20
 8002c2e:	e018      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x596>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c38:	fa93 f3a3 	rbit	r3, r3
 8002c3c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c40:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002c48:	2320      	movs	r3, #32
 8002c4a:	e003      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c4e:	fab3 f383 	clz	r3, r3
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	3301      	adds	r3, #1
 8002c56:	f003 021f 	and.w	r2, r3, #31
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4413      	add	r3, r2
 8002c60:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c62:	430b      	orrs	r3, r1
 8002c64:	e081      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d107      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x5b6>
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	0e9b      	lsrs	r3, r3, #26
 8002c78:	3301      	adds	r3, #1
 8002c7a:	069b      	lsls	r3, r3, #26
 8002c7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c80:	e015      	b.n	8002cae <HAL_ADC_ConfigChannel+0x5e2>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c8a:	fa93 f3a3 	rbit	r3, r3
 8002c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002c9a:	2320      	movs	r3, #32
 8002c9c:	e003      	b.n	8002ca6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca0:	fab3 f383 	clz	r3, r3
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	069b      	lsls	r3, r3, #26
 8002caa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d109      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x602>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0e9b      	lsrs	r3, r3, #26
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	f003 031f 	and.w	r3, r3, #31
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ccc:	e017      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x632>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	fa93 f3a3 	rbit	r3, r3
 8002cda:	61bb      	str	r3, [r7, #24]
  return result;
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	e003      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	fab3 f383 	clz	r3, r3
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfe:	ea42 0103 	orr.w	r1, r2, r3
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10d      	bne.n	8002d2a <HAL_ADC_ConfigChannel+0x65e>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	0e9b      	lsrs	r3, r3, #26
 8002d14:	3301      	adds	r3, #1
 8002d16:	f003 021f 	and.w	r2, r3, #31
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	3b1e      	subs	r3, #30
 8002d22:	051b      	lsls	r3, r3, #20
 8002d24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d28:	e01e      	b.n	8002d68 <HAL_ADC_ConfigChannel+0x69c>
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	fa93 f3a3 	rbit	r3, r3
 8002d36:	60fb      	str	r3, [r7, #12]
  return result;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d104      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002d42:	2320      	movs	r3, #32
 8002d44:	e006      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x688>
 8002d46:	bf00      	nop
 8002d48:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3301      	adds	r3, #1
 8002d56:	f003 021f 	and.w	r2, r3, #31
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	4413      	add	r3, r2
 8002d60:	3b1e      	subs	r3, #30
 8002d62:	051b      	lsls	r3, r3, #20
 8002d64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d68:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d6e:	4619      	mov	r1, r3
 8002d70:	f7fe fe69 	bl	8001a46 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4b44      	ldr	r3, [pc, #272]	@ (8002e8c <HAL_ADC_ConfigChannel+0x7c0>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d07a      	beq.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d80:	4843      	ldr	r0, [pc, #268]	@ (8002e90 <HAL_ADC_ConfigChannel+0x7c4>)
 8002d82:	f7fe fdab 	bl	80018dc <LL_ADC_GetCommonPathInternalCh>
 8002d86:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a41      	ldr	r2, [pc, #260]	@ (8002e94 <HAL_ADC_ConfigChannel+0x7c8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d12c      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d126      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a3c      	ldr	r2, [pc, #240]	@ (8002e98 <HAL_ADC_ConfigChannel+0x7cc>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d004      	beq.n	8002db4 <HAL_ADC_ConfigChannel+0x6e8>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a3b      	ldr	r2, [pc, #236]	@ (8002e9c <HAL_ADC_ConfigChannel+0x7d0>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d15d      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002db4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002db8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4834      	ldr	r0, [pc, #208]	@ (8002e90 <HAL_ADC_ConfigChannel+0x7c4>)
 8002dc0:	f7fe fd79 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dc4:	4b36      	ldr	r3, [pc, #216]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	099b      	lsrs	r3, r3, #6
 8002dca:	4a36      	ldr	r2, [pc, #216]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd0:	099b      	lsrs	r3, r3, #6
 8002dd2:	1c5a      	adds	r2, r3, #1
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	4413      	add	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002dde:	e002      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1f9      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dec:	e040      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a2d      	ldr	r2, [pc, #180]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d118      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002df8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dfc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d112      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a23      	ldr	r2, [pc, #140]	@ (8002e98 <HAL_ADC_ConfigChannel+0x7cc>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d004      	beq.n	8002e18 <HAL_ADC_ConfigChannel+0x74c>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a22      	ldr	r2, [pc, #136]	@ (8002e9c <HAL_ADC_ConfigChannel+0x7d0>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d12d      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e20:	4619      	mov	r1, r3
 8002e22:	481b      	ldr	r0, [pc, #108]	@ (8002e90 <HAL_ADC_ConfigChannel+0x7c4>)
 8002e24:	f7fe fd47 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e28:	e024      	b.n	8002e74 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8002eac <HAL_ADC_ConfigChannel+0x7e0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d120      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d11a      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a14      	ldr	r2, [pc, #80]	@ (8002e98 <HAL_ADC_ConfigChannel+0x7cc>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d115      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e4e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e52:	4619      	mov	r1, r3
 8002e54:	480e      	ldr	r0, [pc, #56]	@ (8002e90 <HAL_ADC_ConfigChannel+0x7c4>)
 8002e56:	f7fe fd2e 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
 8002e5a:	e00c      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e60:	f043 0220 	orr.w	r2, r3, #32
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002e6e:	e002      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e70:	bf00      	nop
 8002e72:	e000      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e74:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e7e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	37d8      	adds	r7, #216	@ 0xd8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	80080000 	.word	0x80080000
 8002e90:	50040300 	.word	0x50040300
 8002e94:	c7520000 	.word	0xc7520000
 8002e98:	50040000 	.word	0x50040000
 8002e9c:	50040200 	.word	0x50040200
 8002ea0:	20000010 	.word	0x20000010
 8002ea4:	053e2d63 	.word	0x053e2d63
 8002ea8:	cb840000 	.word	0xcb840000
 8002eac:	80000001 	.word	0x80000001

08002eb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7fe fe8d 	bl	8001be0 <LL_ADC_IsEnabled>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d169      	bne.n	8002fa0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689a      	ldr	r2, [r3, #8]
 8002ed2:	4b36      	ldr	r3, [pc, #216]	@ (8002fac <ADC_Enable+0xfc>)
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00d      	beq.n	8002ef6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ede:	f043 0210 	orr.w	r2, r3, #16
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	f043 0201 	orr.w	r2, r3, #1
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e055      	b.n	8002fa2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe fe5c 	bl	8001bb8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002f00:	482b      	ldr	r0, [pc, #172]	@ (8002fb0 <ADC_Enable+0x100>)
 8002f02:	f7fe fceb 	bl	80018dc <LL_ADC_GetCommonPathInternalCh>
 8002f06:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002f08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d013      	beq.n	8002f38 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f10:	4b28      	ldr	r3, [pc, #160]	@ (8002fb4 <ADC_Enable+0x104>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	099b      	lsrs	r3, r3, #6
 8002f16:	4a28      	ldr	r2, [pc, #160]	@ (8002fb8 <ADC_Enable+0x108>)
 8002f18:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1c:	099b      	lsrs	r3, r3, #6
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	4613      	mov	r3, r2
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	4413      	add	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002f2a:	e002      	b.n	8002f32 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1f9      	bne.n	8002f2c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002f38:	f7fe fc7a 	bl	8001830 <HAL_GetTick>
 8002f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f3e:	e028      	b.n	8002f92 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fe fe4b 	bl	8001be0 <LL_ADC_IsEnabled>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d104      	bne.n	8002f5a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fe fe2f 	bl	8001bb8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f5a:	f7fe fc69 	bl	8001830 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d914      	bls.n	8002f92 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d00d      	beq.n	8002f92 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7a:	f043 0210 	orr.w	r2, r3, #16
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f86:	f043 0201 	orr.w	r2, r3, #1
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e007      	b.n	8002fa2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d1cf      	bne.n	8002f40 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	8000003f 	.word	0x8000003f
 8002fb0:	50040300 	.word	0x50040300
 8002fb4:	20000010 	.word	0x20000010
 8002fb8:	053e2d63 	.word	0x053e2d63

08002fbc <LL_ADC_IsEnabled>:
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <LL_ADC_IsEnabled+0x18>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <LL_ADC_IsEnabled+0x1a>
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <LL_ADC_REG_IsConversionOngoing>:
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b083      	sub	sp, #12
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d101      	bne.n	8002ffa <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800306c:	b590      	push	{r4, r7, lr}
 800306e:	b09f      	sub	sp, #124	@ 0x7c
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003082:	2b01      	cmp	r3, #1
 8003084:	d101      	bne.n	800308a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003086:	2302      	movs	r3, #2
 8003088:	e093      	b.n	80031b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003092:	2300      	movs	r3, #0
 8003094:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003096:	2300      	movs	r3, #0
 8003098:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a47      	ldr	r2, [pc, #284]	@ (80031bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d102      	bne.n	80030aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030a4:	4b46      	ldr	r3, [pc, #280]	@ (80031c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030a6:	60bb      	str	r3, [r7, #8]
 80030a8:	e001      	b.n	80030ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80030aa:	2300      	movs	r3, #0
 80030ac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10b      	bne.n	80030cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	f043 0220 	orr.w	r2, r3, #32
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e072      	b.n	80031b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff ff87 	bl	8002fe2 <LL_ADC_REG_IsConversionOngoing>
 80030d4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff ff81 	bl	8002fe2 <LL_ADC_REG_IsConversionOngoing>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d154      	bne.n	8003190 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80030e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d151      	bne.n	8003190 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030ec:	4b35      	ldr	r3, [pc, #212]	@ (80031c4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80030ee:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d02c      	beq.n	8003152 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80030f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800310a:	035b      	lsls	r3, r3, #13
 800310c:	430b      	orrs	r3, r1
 800310e:	431a      	orrs	r2, r3
 8003110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003112:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003114:	4829      	ldr	r0, [pc, #164]	@ (80031bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003116:	f7ff ff51 	bl	8002fbc <LL_ADC_IsEnabled>
 800311a:	4604      	mov	r4, r0
 800311c:	4828      	ldr	r0, [pc, #160]	@ (80031c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800311e:	f7ff ff4d 	bl	8002fbc <LL_ADC_IsEnabled>
 8003122:	4603      	mov	r3, r0
 8003124:	431c      	orrs	r4, r3
 8003126:	4828      	ldr	r0, [pc, #160]	@ (80031c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003128:	f7ff ff48 	bl	8002fbc <LL_ADC_IsEnabled>
 800312c:	4603      	mov	r3, r0
 800312e:	4323      	orrs	r3, r4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d137      	bne.n	80031a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003134:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800313c:	f023 030f 	bic.w	r3, r3, #15
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	6811      	ldr	r1, [r2, #0]
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	6892      	ldr	r2, [r2, #8]
 8003148:	430a      	orrs	r2, r1
 800314a:	431a      	orrs	r2, r3
 800314c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003150:	e028      	b.n	80031a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003152:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800315a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800315c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800315e:	4817      	ldr	r0, [pc, #92]	@ (80031bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003160:	f7ff ff2c 	bl	8002fbc <LL_ADC_IsEnabled>
 8003164:	4604      	mov	r4, r0
 8003166:	4816      	ldr	r0, [pc, #88]	@ (80031c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003168:	f7ff ff28 	bl	8002fbc <LL_ADC_IsEnabled>
 800316c:	4603      	mov	r3, r0
 800316e:	431c      	orrs	r4, r3
 8003170:	4815      	ldr	r0, [pc, #84]	@ (80031c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003172:	f7ff ff23 	bl	8002fbc <LL_ADC_IsEnabled>
 8003176:	4603      	mov	r3, r0
 8003178:	4323      	orrs	r3, r4
 800317a:	2b00      	cmp	r3, #0
 800317c:	d112      	bne.n	80031a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800317e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003186:	f023 030f 	bic.w	r3, r3, #15
 800318a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800318c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800318e:	e009      	b.n	80031a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003194:	f043 0220 	orr.w	r2, r3, #32
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80031a2:	e000      	b.n	80031a6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80031a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80031ae:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	377c      	adds	r7, #124	@ 0x7c
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd90      	pop	{r4, r7, pc}
 80031ba:	bf00      	nop
 80031bc:	50040000 	.word	0x50040000
 80031c0:	50040100 	.word	0x50040100
 80031c4:	50040300 	.word	0x50040300
 80031c8:	50040200 	.word	0x50040200

080031cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003210 <__NVIC_SetPriorityGrouping+0x44>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031e8:	4013      	ands	r3, r2
 80031ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031fe:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <__NVIC_SetPriorityGrouping+0x44>)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	60d3      	str	r3, [r2, #12]
}
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003218:	4b04      	ldr	r3, [pc, #16]	@ (800322c <__NVIC_GetPriorityGrouping+0x18>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	0a1b      	lsrs	r3, r3, #8
 800321e:	f003 0307 	and.w	r3, r3, #7
}
 8003222:	4618      	mov	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	e000ed00 	.word	0xe000ed00

08003230 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	2b00      	cmp	r3, #0
 8003240:	db0b      	blt.n	800325a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	f003 021f 	and.w	r2, r3, #31
 8003248:	4907      	ldr	r1, [pc, #28]	@ (8003268 <__NVIC_EnableIRQ+0x38>)
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	095b      	lsrs	r3, r3, #5
 8003250:	2001      	movs	r0, #1
 8003252:	fa00 f202 	lsl.w	r2, r0, r2
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000e100 	.word	0xe000e100

0800326c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	6039      	str	r1, [r7, #0]
 8003276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327c:	2b00      	cmp	r3, #0
 800327e:	db0a      	blt.n	8003296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	b2da      	uxtb	r2, r3
 8003284:	490c      	ldr	r1, [pc, #48]	@ (80032b8 <__NVIC_SetPriority+0x4c>)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	0112      	lsls	r2, r2, #4
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	440b      	add	r3, r1
 8003290:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003294:	e00a      	b.n	80032ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	b2da      	uxtb	r2, r3
 800329a:	4908      	ldr	r1, [pc, #32]	@ (80032bc <__NVIC_SetPriority+0x50>)
 800329c:	79fb      	ldrb	r3, [r7, #7]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	3b04      	subs	r3, #4
 80032a4:	0112      	lsls	r2, r2, #4
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	440b      	add	r3, r1
 80032aa:	761a      	strb	r2, [r3, #24]
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	e000e100 	.word	0xe000e100
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b089      	sub	sp, #36	@ 0x24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f1c3 0307 	rsb	r3, r3, #7
 80032da:	2b04      	cmp	r3, #4
 80032dc:	bf28      	it	cs
 80032de:	2304      	movcs	r3, #4
 80032e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	3304      	adds	r3, #4
 80032e6:	2b06      	cmp	r3, #6
 80032e8:	d902      	bls.n	80032f0 <NVIC_EncodePriority+0x30>
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	3b03      	subs	r3, #3
 80032ee:	e000      	b.n	80032f2 <NVIC_EncodePriority+0x32>
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f4:	f04f 32ff 	mov.w	r2, #4294967295
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43da      	mvns	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	401a      	ands	r2, r3
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003308:	f04f 31ff 	mov.w	r1, #4294967295
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	fa01 f303 	lsl.w	r3, r1, r3
 8003312:	43d9      	mvns	r1, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003318:	4313      	orrs	r3, r2
         );
}
 800331a:	4618      	mov	r0, r3
 800331c:	3724      	adds	r7, #36	@ 0x24
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003338:	d301      	bcc.n	800333e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800333a:	2301      	movs	r3, #1
 800333c:	e00f      	b.n	800335e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333e:	4a0a      	ldr	r2, [pc, #40]	@ (8003368 <SysTick_Config+0x40>)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3b01      	subs	r3, #1
 8003344:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003346:	210f      	movs	r1, #15
 8003348:	f04f 30ff 	mov.w	r0, #4294967295
 800334c:	f7ff ff8e 	bl	800326c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003350:	4b05      	ldr	r3, [pc, #20]	@ (8003368 <SysTick_Config+0x40>)
 8003352:	2200      	movs	r2, #0
 8003354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003356:	4b04      	ldr	r3, [pc, #16]	@ (8003368 <SysTick_Config+0x40>)
 8003358:	2207      	movs	r2, #7
 800335a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	e000e010 	.word	0xe000e010

0800336c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff ff29 	bl	80031cc <__NVIC_SetPriorityGrouping>
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b086      	sub	sp, #24
 8003386:	af00      	add	r7, sp, #0
 8003388:	4603      	mov	r3, r0
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
 800338e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003394:	f7ff ff3e 	bl	8003214 <__NVIC_GetPriorityGrouping>
 8003398:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	6978      	ldr	r0, [r7, #20]
 80033a0:	f7ff ff8e 	bl	80032c0 <NVIC_EncodePriority>
 80033a4:	4602      	mov	r2, r0
 80033a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff5d 	bl	800326c <__NVIC_SetPriority>
}
 80033b2:	bf00      	nop
 80033b4:	3718      	adds	r7, #24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff31 	bl	8003230 <__NVIC_EnableIRQ>
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff ffa2 	bl	8003328 <SysTick_Config>
 80033e4:	4603      	mov	r3, r0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b085      	sub	sp, #20
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d008      	beq.n	8003418 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2204      	movs	r2, #4
 800340a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e022      	b.n	800345e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 020e 	bic.w	r2, r2, #14
 8003426:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343c:	f003 021c 	and.w	r2, r3, #28
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003444:	2101      	movs	r1, #1
 8003446:	fa01 f202 	lsl.w	r2, r1, r2
 800344a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800345c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800345e:	4618      	mov	r0, r3
 8003460:	3714      	adds	r7, #20
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b084      	sub	sp, #16
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003472:	2300      	movs	r3, #0
 8003474:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d005      	beq.n	800348e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2204      	movs	r2, #4
 8003486:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
 800348c:	e029      	b.n	80034e2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f022 020e 	bic.w	r2, r2, #14
 800349c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	f003 021c 	and.w	r2, r3, #28
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	2101      	movs	r1, #1
 80034bc:	fa01 f202 	lsl.w	r2, r1, r2
 80034c0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
    }
  }
  return status;
 80034e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034fa:	e17f      	b.n	80037fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	2101      	movs	r1, #1
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	fa01 f303 	lsl.w	r3, r1, r3
 8003508:	4013      	ands	r3, r2
 800350a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 8171 	beq.w	80037f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d005      	beq.n	800352c <HAL_GPIO_Init+0x40>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0303 	and.w	r3, r3, #3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d130      	bne.n	800358e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	2203      	movs	r2, #3
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	43db      	mvns	r3, r3
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4013      	ands	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4313      	orrs	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003562:	2201      	movs	r2, #1
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4013      	ands	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	091b      	lsrs	r3, r3, #4
 8003578:	f003 0201 	and.w	r2, r3, #1
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	2b03      	cmp	r3, #3
 8003598:	d118      	bne.n	80035cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80035a0:	2201      	movs	r2, #1
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	4013      	ands	r3, r2
 80035ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	08db      	lsrs	r3, r3, #3
 80035b6:	f003 0201 	and.w	r2, r3, #1
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 0303 	and.w	r3, r3, #3
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	d017      	beq.n	8003608 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2203      	movs	r2, #3
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4013      	ands	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d123      	bne.n	800365c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	08da      	lsrs	r2, r3, #3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3208      	adds	r2, #8
 800361c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	220f      	movs	r2, #15
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	4013      	ands	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	08da      	lsrs	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3208      	adds	r2, #8
 8003656:	6939      	ldr	r1, [r7, #16]
 8003658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	2203      	movs	r2, #3
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	43db      	mvns	r3, r3
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	4013      	ands	r3, r2
 8003672:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0203 	and.w	r2, r3, #3
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80ac 	beq.w	80037f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369e:	4b5f      	ldr	r3, [pc, #380]	@ (800381c <HAL_GPIO_Init+0x330>)
 80036a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036a2:	4a5e      	ldr	r2, [pc, #376]	@ (800381c <HAL_GPIO_Init+0x330>)
 80036a4:	f043 0301 	orr.w	r3, r3, #1
 80036a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80036aa:	4b5c      	ldr	r3, [pc, #368]	@ (800381c <HAL_GPIO_Init+0x330>)
 80036ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	60bb      	str	r3, [r7, #8]
 80036b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80036b6:	4a5a      	ldr	r2, [pc, #360]	@ (8003820 <HAL_GPIO_Init+0x334>)
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	089b      	lsrs	r3, r3, #2
 80036bc:	3302      	adds	r3, #2
 80036be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	220f      	movs	r2, #15
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80036e0:	d025      	beq.n	800372e <HAL_GPIO_Init+0x242>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a4f      	ldr	r2, [pc, #316]	@ (8003824 <HAL_GPIO_Init+0x338>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d01f      	beq.n	800372a <HAL_GPIO_Init+0x23e>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a4e      	ldr	r2, [pc, #312]	@ (8003828 <HAL_GPIO_Init+0x33c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d019      	beq.n	8003726 <HAL_GPIO_Init+0x23a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a4d      	ldr	r2, [pc, #308]	@ (800382c <HAL_GPIO_Init+0x340>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d013      	beq.n	8003722 <HAL_GPIO_Init+0x236>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a4c      	ldr	r2, [pc, #304]	@ (8003830 <HAL_GPIO_Init+0x344>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00d      	beq.n	800371e <HAL_GPIO_Init+0x232>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a4b      	ldr	r2, [pc, #300]	@ (8003834 <HAL_GPIO_Init+0x348>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d007      	beq.n	800371a <HAL_GPIO_Init+0x22e>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a4a      	ldr	r2, [pc, #296]	@ (8003838 <HAL_GPIO_Init+0x34c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d101      	bne.n	8003716 <HAL_GPIO_Init+0x22a>
 8003712:	2306      	movs	r3, #6
 8003714:	e00c      	b.n	8003730 <HAL_GPIO_Init+0x244>
 8003716:	2307      	movs	r3, #7
 8003718:	e00a      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800371a:	2305      	movs	r3, #5
 800371c:	e008      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800371e:	2304      	movs	r3, #4
 8003720:	e006      	b.n	8003730 <HAL_GPIO_Init+0x244>
 8003722:	2303      	movs	r3, #3
 8003724:	e004      	b.n	8003730 <HAL_GPIO_Init+0x244>
 8003726:	2302      	movs	r3, #2
 8003728:	e002      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800372e:	2300      	movs	r3, #0
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	f002 0203 	and.w	r2, r2, #3
 8003736:	0092      	lsls	r2, r2, #2
 8003738:	4093      	lsls	r3, r2
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003740:	4937      	ldr	r1, [pc, #220]	@ (8003820 <HAL_GPIO_Init+0x334>)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	089b      	lsrs	r3, r3, #2
 8003746:	3302      	adds	r3, #2
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800374e:	4b3b      	ldr	r3, [pc, #236]	@ (800383c <HAL_GPIO_Init+0x350>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003772:	4a32      	ldr	r2, [pc, #200]	@ (800383c <HAL_GPIO_Init+0x350>)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003778:	4b30      	ldr	r3, [pc, #192]	@ (800383c <HAL_GPIO_Init+0x350>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	43db      	mvns	r3, r3
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4013      	ands	r3, r2
 8003786:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800379c:	4a27      	ldr	r2, [pc, #156]	@ (800383c <HAL_GPIO_Init+0x350>)
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037a2:	4b26      	ldr	r3, [pc, #152]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	43db      	mvns	r3, r3
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4013      	ands	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037c6:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80037cc:	4b1b      	ldr	r3, [pc, #108]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	43db      	mvns	r3, r3
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4013      	ands	r3, r2
 80037da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037f0:	4a12      	ldr	r2, [pc, #72]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	3301      	adds	r3, #1
 80037fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	fa22 f303 	lsr.w	r3, r2, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	f47f ae78 	bne.w	80034fc <HAL_GPIO_Init+0x10>
  }
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	371c      	adds	r7, #28
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000
 8003820:	40010000 	.word	0x40010000
 8003824:	48000400 	.word	0x48000400
 8003828:	48000800 	.word	0x48000800
 800382c:	48000c00 	.word	0x48000c00
 8003830:	48001000 	.word	0x48001000
 8003834:	48001400 	.word	0x48001400
 8003838:	48001800 	.word	0x48001800
 800383c:	40010400 	.word	0x40010400

08003840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	807b      	strh	r3, [r7, #2]
 800384c:	4613      	mov	r3, r2
 800384e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003850:	787b      	ldrb	r3, [r7, #1]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003856:	887a      	ldrh	r2, [r7, #2]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800385c:	e002      	b.n	8003864 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800385e:	887a      	ldrh	r2, [r7, #2]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	4603      	mov	r3, r0
 8003878:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800387a:	4b08      	ldr	r3, [pc, #32]	@ (800389c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800387c:	695a      	ldr	r2, [r3, #20]
 800387e:	88fb      	ldrh	r3, [r7, #6]
 8003880:	4013      	ands	r3, r2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d006      	beq.n	8003894 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003886:	4a05      	ldr	r2, [pc, #20]	@ (800389c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003888:	88fb      	ldrh	r3, [r7, #6]
 800388a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800388c:	88fb      	ldrh	r3, [r7, #6]
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f806 	bl	80038a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003894:	bf00      	nop
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40010400 	.word	0x40010400

080038a0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
	...

080038b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80038bc:	4b04      	ldr	r3, [pc, #16]	@ (80038d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	40007000 	.word	0x40007000

080038d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038e2:	d130      	bne.n	8003946 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038e4:	4b23      	ldr	r3, [pc, #140]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038f0:	d038      	beq.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038f2:	4b20      	ldr	r3, [pc, #128]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003900:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003902:	4b1d      	ldr	r3, [pc, #116]	@ (8003978 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2232      	movs	r2, #50	@ 0x32
 8003908:	fb02 f303 	mul.w	r3, r2, r3
 800390c:	4a1b      	ldr	r2, [pc, #108]	@ (800397c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800390e:	fba2 2303 	umull	r2, r3, r2, r3
 8003912:	0c9b      	lsrs	r3, r3, #18
 8003914:	3301      	adds	r3, #1
 8003916:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003918:	e002      	b.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	3b01      	subs	r3, #1
 800391e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003920:	4b14      	ldr	r3, [pc, #80]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800392c:	d102      	bne.n	8003934 <HAL_PWREx_ControlVoltageScaling+0x60>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1f2      	bne.n	800391a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003934:	4b0f      	ldr	r3, [pc, #60]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800393c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003940:	d110      	bne.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e00f      	b.n	8003966 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003946:	4b0b      	ldr	r3, [pc, #44]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800394e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003952:	d007      	beq.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003954:	4b07      	ldr	r3, [pc, #28]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800395c:	4a05      	ldr	r2, [pc, #20]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800395e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003962:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	40007000 	.word	0x40007000
 8003978:	20000010 	.word	0x20000010
 800397c:	431bde83 	.word	0x431bde83

08003980 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b088      	sub	sp, #32
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e3ca      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003992:	4b97      	ldr	r3, [pc, #604]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 030c 	and.w	r3, r3, #12
 800399a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800399c:	4b94      	ldr	r3, [pc, #592]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0310 	and.w	r3, r3, #16
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 80e4 	beq.w	8003b7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d007      	beq.n	80039ca <HAL_RCC_OscConfig+0x4a>
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	2b0c      	cmp	r3, #12
 80039be:	f040 808b 	bne.w	8003ad8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	f040 8087 	bne.w	8003ad8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039ca:	4b89      	ldr	r3, [pc, #548]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_RCC_OscConfig+0x62>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e3a2      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1a      	ldr	r2, [r3, #32]
 80039e6:	4b82      	ldr	r3, [pc, #520]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d004      	beq.n	80039fc <HAL_RCC_OscConfig+0x7c>
 80039f2:	4b7f      	ldr	r3, [pc, #508]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039fa:	e005      	b.n	8003a08 <HAL_RCC_OscConfig+0x88>
 80039fc:	4b7c      	ldr	r3, [pc, #496]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 80039fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a02:	091b      	lsrs	r3, r3, #4
 8003a04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d223      	bcs.n	8003a54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f000 fd55 	bl	80044c0 <RCC_SetFlashLatencyFromMSIRange>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e383      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a20:	4b73      	ldr	r3, [pc, #460]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a72      	ldr	r2, [pc, #456]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a26:	f043 0308 	orr.w	r3, r3, #8
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4b70      	ldr	r3, [pc, #448]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	496d      	ldr	r1, [pc, #436]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a3e:	4b6c      	ldr	r3, [pc, #432]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	4968      	ldr	r1, [pc, #416]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
 8003a52:	e025      	b.n	8003aa0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a54:	4b66      	ldr	r3, [pc, #408]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a65      	ldr	r2, [pc, #404]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a5a:	f043 0308 	orr.w	r3, r3, #8
 8003a5e:	6013      	str	r3, [r2, #0]
 8003a60:	4b63      	ldr	r3, [pc, #396]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	4960      	ldr	r1, [pc, #384]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a72:	4b5f      	ldr	r3, [pc, #380]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	021b      	lsls	r3, r3, #8
 8003a80:	495b      	ldr	r1, [pc, #364]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d109      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f000 fd15 	bl	80044c0 <RCC_SetFlashLatencyFromMSIRange>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e343      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003aa0:	f000 fc4a 	bl	8004338 <HAL_RCC_GetSysClockFreq>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	4b52      	ldr	r3, [pc, #328]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f003 030f 	and.w	r3, r3, #15
 8003ab0:	4950      	ldr	r1, [pc, #320]	@ (8003bf4 <HAL_RCC_OscConfig+0x274>)
 8003ab2:	5ccb      	ldrb	r3, [r1, r3]
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8003abc:	4a4e      	ldr	r2, [pc, #312]	@ (8003bf8 <HAL_RCC_OscConfig+0x278>)
 8003abe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8003bfc <HAL_RCC_OscConfig+0x27c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fd fe63 	bl	8001790 <HAL_InitTick>
 8003aca:	4603      	mov	r3, r0
 8003acc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d052      	beq.n	8003b7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	e327      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d032      	beq.n	8003b46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ae0:	4b43      	ldr	r3, [pc, #268]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a42      	ldr	r2, [pc, #264]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003ae6:	f043 0301 	orr.w	r3, r3, #1
 8003aea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003aec:	f7fd fea0 	bl	8001830 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003af4:	f7fd fe9c 	bl	8001830 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e310      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b06:	4b3a      	ldr	r3, [pc, #232]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0f0      	beq.n	8003af4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b12:	4b37      	ldr	r3, [pc, #220]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a36      	ldr	r2, [pc, #216]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b18:	f043 0308 	orr.w	r3, r3, #8
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	4b34      	ldr	r3, [pc, #208]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	4931      	ldr	r1, [pc, #196]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b30:	4b2f      	ldr	r3, [pc, #188]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	021b      	lsls	r3, r3, #8
 8003b3e:	492c      	ldr	r1, [pc, #176]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	604b      	str	r3, [r1, #4]
 8003b44:	e01a      	b.n	8003b7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b46:	4b2a      	ldr	r3, [pc, #168]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a29      	ldr	r2, [pc, #164]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b4c:	f023 0301 	bic.w	r3, r3, #1
 8003b50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b52:	f7fd fe6d 	bl	8001830 <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b5a:	f7fd fe69 	bl	8001830 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e2dd      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b6c:	4b20      	ldr	r3, [pc, #128]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f0      	bne.n	8003b5a <HAL_RCC_OscConfig+0x1da>
 8003b78:	e000      	b.n	8003b7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d074      	beq.n	8003c72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	2b08      	cmp	r3, #8
 8003b8c:	d005      	beq.n	8003b9a <HAL_RCC_OscConfig+0x21a>
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	2b0c      	cmp	r3, #12
 8003b92:	d10e      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	d10b      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9a:	4b15      	ldr	r3, [pc, #84]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d064      	beq.n	8003c70 <HAL_RCC_OscConfig+0x2f0>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d160      	bne.n	8003c70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e2ba      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bba:	d106      	bne.n	8003bca <HAL_RCC_OscConfig+0x24a>
 8003bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e026      	b.n	8003c18 <HAL_RCC_OscConfig+0x298>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bd2:	d115      	bne.n	8003c00 <HAL_RCC_OscConfig+0x280>
 8003bd4:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a05      	ldr	r2, [pc, #20]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003bda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bde:	6013      	str	r3, [r2, #0]
 8003be0:	4b03      	ldr	r3, [pc, #12]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a02      	ldr	r2, [pc, #8]	@ (8003bf0 <HAL_RCC_OscConfig+0x270>)
 8003be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bea:	6013      	str	r3, [r2, #0]
 8003bec:	e014      	b.n	8003c18 <HAL_RCC_OscConfig+0x298>
 8003bee:	bf00      	nop
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	08006eac 	.word	0x08006eac
 8003bf8:	20000010 	.word	0x20000010
 8003bfc:	20000014 	.word	0x20000014
 8003c00:	4ba0      	ldr	r3, [pc, #640]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a9f      	ldr	r2, [pc, #636]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	4b9d      	ldr	r3, [pc, #628]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a9c      	ldr	r2, [pc, #624]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d013      	beq.n	8003c48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c20:	f7fd fe06 	bl	8001830 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c28:	f7fd fe02 	bl	8001830 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b64      	cmp	r3, #100	@ 0x64
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e276      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c3a:	4b92      	ldr	r3, [pc, #584]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0x2a8>
 8003c46:	e014      	b.n	8003c72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c48:	f7fd fdf2 	bl	8001830 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c50:	f7fd fdee 	bl	8001830 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	@ 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e262      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c62:	4b88      	ldr	r3, [pc, #544]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x2d0>
 8003c6e:	e000      	b.n	8003c72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d060      	beq.n	8003d40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	2b04      	cmp	r3, #4
 8003c82:	d005      	beq.n	8003c90 <HAL_RCC_OscConfig+0x310>
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	2b0c      	cmp	r3, #12
 8003c88:	d119      	bne.n	8003cbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d116      	bne.n	8003cbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c90:	4b7c      	ldr	r3, [pc, #496]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d005      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x328>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e23f      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca8:	4b76      	ldr	r3, [pc, #472]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	061b      	lsls	r3, r3, #24
 8003cb6:	4973      	ldr	r1, [pc, #460]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cbc:	e040      	b.n	8003d40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d023      	beq.n	8003d0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cc6:	4b6f      	ldr	r3, [pc, #444]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a6e      	ldr	r2, [pc, #440]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd2:	f7fd fdad 	bl	8001830 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cda:	f7fd fda9 	bl	8001830 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e21d      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cec:	4b65      	ldr	r3, [pc, #404]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f0      	beq.n	8003cda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf8:	4b62      	ldr	r3, [pc, #392]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	061b      	lsls	r3, r3, #24
 8003d06:	495f      	ldr	r1, [pc, #380]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	604b      	str	r3, [r1, #4]
 8003d0c:	e018      	b.n	8003d40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a5c      	ldr	r2, [pc, #368]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1a:	f7fd fd89 	bl	8001830 <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d22:	f7fd fd85 	bl	8001830 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e1f9      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d34:	4b53      	ldr	r3, [pc, #332]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1f0      	bne.n	8003d22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0308 	and.w	r3, r3, #8
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d03c      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d01c      	beq.n	8003d8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d54:	4b4b      	ldr	r3, [pc, #300]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d64:	f7fd fd64 	bl	8001830 <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d6c:	f7fd fd60 	bl	8001830 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e1d4      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d7e:	4b41      	ldr	r3, [pc, #260]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0ef      	beq.n	8003d6c <HAL_RCC_OscConfig+0x3ec>
 8003d8c:	e01b      	b.n	8003dc6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d94:	4a3b      	ldr	r2, [pc, #236]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003d96:	f023 0301 	bic.w	r3, r3, #1
 8003d9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d9e:	f7fd fd47 	bl	8001830 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003da6:	f7fd fd43 	bl	8001830 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e1b7      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003db8:	4b32      	ldr	r3, [pc, #200]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1ef      	bne.n	8003da6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 80a6 	beq.w	8003f20 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10d      	bne.n	8003e00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de4:	4b27      	ldr	r3, [pc, #156]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de8:	4a26      	ldr	r2, [pc, #152]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8003df0:	4b24      	ldr	r3, [pc, #144]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e00:	4b21      	ldr	r3, [pc, #132]	@ (8003e88 <HAL_RCC_OscConfig+0x508>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d118      	bne.n	8003e3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e0c:	4b1e      	ldr	r3, [pc, #120]	@ (8003e88 <HAL_RCC_OscConfig+0x508>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1d      	ldr	r2, [pc, #116]	@ (8003e88 <HAL_RCC_OscConfig+0x508>)
 8003e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e18:	f7fd fd0a 	bl	8001830 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e20:	f7fd fd06 	bl	8001830 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e17a      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e32:	4b15      	ldr	r3, [pc, #84]	@ (8003e88 <HAL_RCC_OscConfig+0x508>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0f0      	beq.n	8003e20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d108      	bne.n	8003e58 <HAL_RCC_OscConfig+0x4d8>
 8003e46:	4b0f      	ldr	r3, [pc, #60]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e56:	e029      	b.n	8003eac <HAL_RCC_OscConfig+0x52c>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	2b05      	cmp	r3, #5
 8003e5e:	d115      	bne.n	8003e8c <HAL_RCC_OscConfig+0x50c>
 8003e60:	4b08      	ldr	r3, [pc, #32]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e66:	4a07      	ldr	r2, [pc, #28]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003e68:	f043 0304 	orr.w	r3, r3, #4
 8003e6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e70:	4b04      	ldr	r3, [pc, #16]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e76:	4a03      	ldr	r2, [pc, #12]	@ (8003e84 <HAL_RCC_OscConfig+0x504>)
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e80:	e014      	b.n	8003eac <HAL_RCC_OscConfig+0x52c>
 8003e82:	bf00      	nop
 8003e84:	40021000 	.word	0x40021000
 8003e88:	40007000 	.word	0x40007000
 8003e8c:	4b9c      	ldr	r3, [pc, #624]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e92:	4a9b      	ldr	r2, [pc, #620]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003e94:	f023 0301 	bic.w	r3, r3, #1
 8003e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e9c:	4b98      	ldr	r3, [pc, #608]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea2:	4a97      	ldr	r2, [pc, #604]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003ea4:	f023 0304 	bic.w	r3, r3, #4
 8003ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d016      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb4:	f7fd fcbc 	bl	8001830 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ebc:	f7fd fcb8 	bl	8001830 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e12a      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ed2:	4b8b      	ldr	r3, [pc, #556]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0ed      	beq.n	8003ebc <HAL_RCC_OscConfig+0x53c>
 8003ee0:	e015      	b.n	8003f0e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee2:	f7fd fca5 	bl	8001830 <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ee8:	e00a      	b.n	8003f00 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eea:	f7fd fca1 	bl	8001830 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e113      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f00:	4b7f      	ldr	r3, [pc, #508]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1ed      	bne.n	8003eea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f0e:	7ffb      	ldrb	r3, [r7, #31]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d105      	bne.n	8003f20 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f14:	4b7a      	ldr	r3, [pc, #488]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f18:	4a79      	ldr	r2, [pc, #484]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f1e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 80fe 	beq.w	8004126 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	f040 80d0 	bne.w	80040d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f34:	4b72      	ldr	r3, [pc, #456]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	f003 0203 	and.w	r2, r3, #3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d130      	bne.n	8003faa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	3b01      	subs	r3, #1
 8003f54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d127      	bne.n	8003faa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f64:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d11f      	bne.n	8003faa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f74:	2a07      	cmp	r2, #7
 8003f76:	bf14      	ite	ne
 8003f78:	2201      	movne	r2, #1
 8003f7a:	2200      	moveq	r2, #0
 8003f7c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d113      	bne.n	8003faa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8c:	085b      	lsrs	r3, r3, #1
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d109      	bne.n	8003faa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d06e      	beq.n	8004088 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	2b0c      	cmp	r3, #12
 8003fae:	d069      	beq.n	8004084 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003fb0:	4b53      	ldr	r3, [pc, #332]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d105      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003fbc:	4b50      	ldr	r3, [pc, #320]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0ad      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003fcc:	4b4c      	ldr	r3, [pc, #304]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003fd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fd6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003fd8:	f7fd fc2a 	bl	8001830 <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fde:	e008      	b.n	8003ff2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe0:	f7fd fc26 	bl	8001830 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e09a      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ff2:	4b43      	ldr	r3, [pc, #268]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1f0      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ffe:	4b40      	ldr	r3, [pc, #256]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	4b40      	ldr	r3, [pc, #256]	@ (8004104 <HAL_RCC_OscConfig+0x784>)
 8004004:	4013      	ands	r3, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800400e:	3a01      	subs	r2, #1
 8004010:	0112      	lsls	r2, r2, #4
 8004012:	4311      	orrs	r1, r2
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004018:	0212      	lsls	r2, r2, #8
 800401a:	4311      	orrs	r1, r2
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004020:	0852      	lsrs	r2, r2, #1
 8004022:	3a01      	subs	r2, #1
 8004024:	0552      	lsls	r2, r2, #21
 8004026:	4311      	orrs	r1, r2
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800402c:	0852      	lsrs	r2, r2, #1
 800402e:	3a01      	subs	r2, #1
 8004030:	0652      	lsls	r2, r2, #25
 8004032:	4311      	orrs	r1, r2
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004038:	0912      	lsrs	r2, r2, #4
 800403a:	0452      	lsls	r2, r2, #17
 800403c:	430a      	orrs	r2, r1
 800403e:	4930      	ldr	r1, [pc, #192]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004040:	4313      	orrs	r3, r2
 8004042:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004044:	4b2e      	ldr	r3, [pc, #184]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a2d      	ldr	r2, [pc, #180]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 800404a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800404e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004050:	4b2b      	ldr	r3, [pc, #172]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	4a2a      	ldr	r2, [pc, #168]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800405a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800405c:	f7fd fbe8 	bl	8001830 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004064:	f7fd fbe4 	bl	8001830 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e058      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004076:	4b22      	ldr	r3, [pc, #136]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d0f0      	beq.n	8004064 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004082:	e050      	b.n	8004126 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e04f      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004088:	4b1d      	ldr	r3, [pc, #116]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d148      	bne.n	8004126 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004094:	4b1a      	ldr	r3, [pc, #104]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a19      	ldr	r2, [pc, #100]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 800409a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800409e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040a0:	4b17      	ldr	r3, [pc, #92]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4a16      	ldr	r2, [pc, #88]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 80040a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040ac:	f7fd fbc0 	bl	8001830 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b4:	f7fd fbbc 	bl	8001830 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e030      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0f0      	beq.n	80040b4 <HAL_RCC_OscConfig+0x734>
 80040d2:	e028      	b.n	8004126 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	2b0c      	cmp	r3, #12
 80040d8:	d023      	beq.n	8004122 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040da:	4b09      	ldr	r3, [pc, #36]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a08      	ldr	r2, [pc, #32]	@ (8004100 <HAL_RCC_OscConfig+0x780>)
 80040e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e6:	f7fd fba3 	bl	8001830 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ec:	e00c      	b.n	8004108 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ee:	f7fd fb9f 	bl	8001830 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d905      	bls.n	8004108 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e013      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
 8004100:	40021000 	.word	0x40021000
 8004104:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004108:	4b09      	ldr	r3, [pc, #36]	@ (8004130 <HAL_RCC_OscConfig+0x7b0>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1ec      	bne.n	80040ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004114:	4b06      	ldr	r3, [pc, #24]	@ (8004130 <HAL_RCC_OscConfig+0x7b0>)
 8004116:	68da      	ldr	r2, [r3, #12]
 8004118:	4905      	ldr	r1, [pc, #20]	@ (8004130 <HAL_RCC_OscConfig+0x7b0>)
 800411a:	4b06      	ldr	r3, [pc, #24]	@ (8004134 <HAL_RCC_OscConfig+0x7b4>)
 800411c:	4013      	ands	r3, r2
 800411e:	60cb      	str	r3, [r1, #12]
 8004120:	e001      	b.n	8004126 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3720      	adds	r7, #32
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40021000 	.word	0x40021000
 8004134:	feeefffc 	.word	0xfeeefffc

08004138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e0e7      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800414c:	4b75      	ldr	r3, [pc, #468]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d910      	bls.n	800417c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415a:	4b72      	ldr	r3, [pc, #456]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f023 0207 	bic.w	r2, r3, #7
 8004162:	4970      	ldr	r1, [pc, #448]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	4313      	orrs	r3, r2
 8004168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800416a:	4b6e      	ldr	r3, [pc, #440]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e0cf      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d010      	beq.n	80041aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	4b66      	ldr	r3, [pc, #408]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004194:	429a      	cmp	r2, r3
 8004196:	d908      	bls.n	80041aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004198:	4b63      	ldr	r3, [pc, #396]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	4960      	ldr	r1, [pc, #384]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d04c      	beq.n	8004250 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2b03      	cmp	r3, #3
 80041bc:	d107      	bne.n	80041ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041be:	4b5a      	ldr	r3, [pc, #360]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d121      	bne.n	800420e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e0a6      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d107      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041d6:	4b54      	ldr	r3, [pc, #336]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d115      	bne.n	800420e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e09a      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d107      	bne.n	80041fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d109      	bne.n	800420e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e08e      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e086      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800420e:	4b46      	ldr	r3, [pc, #280]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f023 0203 	bic.w	r2, r3, #3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	4943      	ldr	r1, [pc, #268]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 800421c:	4313      	orrs	r3, r2
 800421e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004220:	f7fd fb06 	bl	8001830 <HAL_GetTick>
 8004224:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004226:	e00a      	b.n	800423e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004228:	f7fd fb02 	bl	8001830 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004236:	4293      	cmp	r3, r2
 8004238:	d901      	bls.n	800423e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e06e      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800423e:	4b3a      	ldr	r3, [pc, #232]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 020c 	and.w	r2, r3, #12
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	429a      	cmp	r2, r3
 800424e:	d1eb      	bne.n	8004228 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d010      	beq.n	800427e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	4b31      	ldr	r3, [pc, #196]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004268:	429a      	cmp	r2, r3
 800426a:	d208      	bcs.n	800427e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800426c:	4b2e      	ldr	r3, [pc, #184]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	492b      	ldr	r1, [pc, #172]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 800427a:	4313      	orrs	r3, r2
 800427c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800427e:	4b29      	ldr	r3, [pc, #164]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	429a      	cmp	r2, r3
 800428a:	d210      	bcs.n	80042ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428c:	4b25      	ldr	r3, [pc, #148]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f023 0207 	bic.w	r2, r3, #7
 8004294:	4923      	ldr	r1, [pc, #140]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	4313      	orrs	r3, r2
 800429a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800429c:	4b21      	ldr	r3, [pc, #132]	@ (8004324 <HAL_RCC_ClockConfig+0x1ec>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0307 	and.w	r3, r3, #7
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d001      	beq.n	80042ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e036      	b.n	800431c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d008      	beq.n	80042cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	4918      	ldr	r1, [pc, #96]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0308 	and.w	r3, r3, #8
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d009      	beq.n	80042ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042d8:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	4910      	ldr	r1, [pc, #64]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042ec:	f000 f824 	bl	8004338 <HAL_RCC_GetSysClockFreq>
 80042f0:	4602      	mov	r2, r0
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <HAL_RCC_ClockConfig+0x1f0>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	091b      	lsrs	r3, r3, #4
 80042f8:	f003 030f 	and.w	r3, r3, #15
 80042fc:	490b      	ldr	r1, [pc, #44]	@ (800432c <HAL_RCC_ClockConfig+0x1f4>)
 80042fe:	5ccb      	ldrb	r3, [r1, r3]
 8004300:	f003 031f 	and.w	r3, r3, #31
 8004304:	fa22 f303 	lsr.w	r3, r2, r3
 8004308:	4a09      	ldr	r2, [pc, #36]	@ (8004330 <HAL_RCC_ClockConfig+0x1f8>)
 800430a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800430c:	4b09      	ldr	r3, [pc, #36]	@ (8004334 <HAL_RCC_ClockConfig+0x1fc>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f7fd fa3d 	bl	8001790 <HAL_InitTick>
 8004316:	4603      	mov	r3, r0
 8004318:	72fb      	strb	r3, [r7, #11]

  return status;
 800431a:	7afb      	ldrb	r3, [r7, #11]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40022000 	.word	0x40022000
 8004328:	40021000 	.word	0x40021000
 800432c:	08006eac 	.word	0x08006eac
 8004330:	20000010 	.word	0x20000010
 8004334:	20000014 	.word	0x20000014

08004338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004338:	b480      	push	{r7}
 800433a:	b089      	sub	sp, #36	@ 0x24
 800433c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	2300      	movs	r3, #0
 8004344:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004346:	4b3e      	ldr	r3, [pc, #248]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f003 030c 	and.w	r3, r3, #12
 800434e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004350:	4b3b      	ldr	r3, [pc, #236]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	f003 0303 	and.w	r3, r3, #3
 8004358:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d005      	beq.n	800436c <HAL_RCC_GetSysClockFreq+0x34>
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	2b0c      	cmp	r3, #12
 8004364:	d121      	bne.n	80043aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d11e      	bne.n	80043aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800436c:	4b34      	ldr	r3, [pc, #208]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	2b00      	cmp	r3, #0
 8004376:	d107      	bne.n	8004388 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004378:	4b31      	ldr	r3, [pc, #196]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 800437a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800437e:	0a1b      	lsrs	r3, r3, #8
 8004380:	f003 030f 	and.w	r3, r3, #15
 8004384:	61fb      	str	r3, [r7, #28]
 8004386:	e005      	b.n	8004394 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004388:	4b2d      	ldr	r3, [pc, #180]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	091b      	lsrs	r3, r3, #4
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004394:	4a2b      	ldr	r2, [pc, #172]	@ (8004444 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10d      	bne.n	80043c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043a8:	e00a      	b.n	80043c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d102      	bne.n	80043b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043b0:	4b25      	ldr	r3, [pc, #148]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x110>)
 80043b2:	61bb      	str	r3, [r7, #24]
 80043b4:	e004      	b.n	80043c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d101      	bne.n	80043c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043bc:	4b23      	ldr	r3, [pc, #140]	@ (800444c <HAL_RCC_GetSysClockFreq+0x114>)
 80043be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	2b0c      	cmp	r3, #12
 80043c4:	d134      	bne.n	8004430 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80043c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d003      	beq.n	80043de <HAL_RCC_GetSysClockFreq+0xa6>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b03      	cmp	r3, #3
 80043da:	d003      	beq.n	80043e4 <HAL_RCC_GetSysClockFreq+0xac>
 80043dc:	e005      	b.n	80043ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80043de:	4b1a      	ldr	r3, [pc, #104]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x110>)
 80043e0:	617b      	str	r3, [r7, #20]
      break;
 80043e2:	e005      	b.n	80043f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80043e4:	4b19      	ldr	r3, [pc, #100]	@ (800444c <HAL_RCC_GetSysClockFreq+0x114>)
 80043e6:	617b      	str	r3, [r7, #20]
      break;
 80043e8:	e002      	b.n	80043f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	617b      	str	r3, [r7, #20]
      break;
 80043ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043f0:	4b13      	ldr	r3, [pc, #76]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	091b      	lsrs	r3, r3, #4
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	3301      	adds	r3, #1
 80043fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80043fe:	4b10      	ldr	r3, [pc, #64]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	0a1b      	lsrs	r3, r3, #8
 8004404:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	fb03 f202 	mul.w	r2, r3, r2
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	fbb2 f3f3 	udiv	r3, r2, r3
 8004414:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004416:	4b0a      	ldr	r3, [pc, #40]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x108>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	0e5b      	lsrs	r3, r3, #25
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	3301      	adds	r3, #1
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	fbb2 f3f3 	udiv	r3, r2, r3
 800442e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004430:	69bb      	ldr	r3, [r7, #24]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3724      	adds	r7, #36	@ 0x24
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40021000 	.word	0x40021000
 8004444:	08006ec4 	.word	0x08006ec4
 8004448:	00f42400 	.word	0x00f42400
 800444c:	007a1200 	.word	0x007a1200

08004450 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004454:	4b03      	ldr	r3, [pc, #12]	@ (8004464 <HAL_RCC_GetHCLKFreq+0x14>)
 8004456:	681b      	ldr	r3, [r3, #0]
}
 8004458:	4618      	mov	r0, r3
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	20000010 	.word	0x20000010

08004468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800446c:	f7ff fff0 	bl	8004450 <HAL_RCC_GetHCLKFreq>
 8004470:	4602      	mov	r2, r0
 8004472:	4b06      	ldr	r3, [pc, #24]	@ (800448c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	0a1b      	lsrs	r3, r3, #8
 8004478:	f003 0307 	and.w	r3, r3, #7
 800447c:	4904      	ldr	r1, [pc, #16]	@ (8004490 <HAL_RCC_GetPCLK1Freq+0x28>)
 800447e:	5ccb      	ldrb	r3, [r1, r3]
 8004480:	f003 031f 	and.w	r3, r3, #31
 8004484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004488:	4618      	mov	r0, r3
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40021000 	.word	0x40021000
 8004490:	08006ebc 	.word	0x08006ebc

08004494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004498:	f7ff ffda 	bl	8004450 <HAL_RCC_GetHCLKFreq>
 800449c:	4602      	mov	r2, r0
 800449e:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	0adb      	lsrs	r3, r3, #11
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	4904      	ldr	r1, [pc, #16]	@ (80044bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80044aa:	5ccb      	ldrb	r3, [r1, r3]
 80044ac:	f003 031f 	and.w	r3, r3, #31
 80044b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000
 80044bc:	08006ebc 	.word	0x08006ebc

080044c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80044c8:	2300      	movs	r3, #0
 80044ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80044cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004578 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80044d8:	f7ff f9ee 	bl	80038b8 <HAL_PWREx_GetVoltageRange>
 80044dc:	6178      	str	r0, [r7, #20]
 80044de:	e014      	b.n	800450a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80044e0:	4b25      	ldr	r3, [pc, #148]	@ (8004578 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e4:	4a24      	ldr	r2, [pc, #144]	@ (8004578 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80044ec:	4b22      	ldr	r3, [pc, #136]	@ (8004578 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044f4:	60fb      	str	r3, [r7, #12]
 80044f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80044f8:	f7ff f9de 	bl	80038b8 <HAL_PWREx_GetVoltageRange>
 80044fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80044fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004578 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004502:	4a1d      	ldr	r2, [pc, #116]	@ (8004578 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004508:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004510:	d10b      	bne.n	800452a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b80      	cmp	r3, #128	@ 0x80
 8004516:	d919      	bls.n	800454c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2ba0      	cmp	r3, #160	@ 0xa0
 800451c:	d902      	bls.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800451e:	2302      	movs	r3, #2
 8004520:	613b      	str	r3, [r7, #16]
 8004522:	e013      	b.n	800454c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004524:	2301      	movs	r3, #1
 8004526:	613b      	str	r3, [r7, #16]
 8004528:	e010      	b.n	800454c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b80      	cmp	r3, #128	@ 0x80
 800452e:	d902      	bls.n	8004536 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004530:	2303      	movs	r3, #3
 8004532:	613b      	str	r3, [r7, #16]
 8004534:	e00a      	b.n	800454c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b80      	cmp	r3, #128	@ 0x80
 800453a:	d102      	bne.n	8004542 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800453c:	2302      	movs	r3, #2
 800453e:	613b      	str	r3, [r7, #16]
 8004540:	e004      	b.n	800454c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b70      	cmp	r3, #112	@ 0x70
 8004546:	d101      	bne.n	800454c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004548:	2301      	movs	r3, #1
 800454a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800454c:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f023 0207 	bic.w	r2, r3, #7
 8004554:	4909      	ldr	r1, [pc, #36]	@ (800457c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800455c:	4b07      	ldr	r3, [pc, #28]	@ (800457c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	429a      	cmp	r2, r3
 8004568:	d001      	beq.n	800456e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3718      	adds	r7, #24
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40021000 	.word	0x40021000
 800457c:	40022000 	.word	0x40022000

08004580 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004588:	2300      	movs	r3, #0
 800458a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800458c:	2300      	movs	r3, #0
 800458e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004598:	2b00      	cmp	r3, #0
 800459a:	d041      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80045a4:	d02a      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80045a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80045aa:	d824      	bhi.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80045ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045b0:	d008      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80045b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045b6:	d81e      	bhi.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80045bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045c0:	d010      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80045c2:	e018      	b.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045c4:	4b86      	ldr	r3, [pc, #536]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	4a85      	ldr	r2, [pc, #532]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045d0:	e015      	b.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	3304      	adds	r3, #4
 80045d6:	2100      	movs	r1, #0
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 fabb 	bl	8004b54 <RCCEx_PLLSAI1_Config>
 80045de:	4603      	mov	r3, r0
 80045e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045e2:	e00c      	b.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	3320      	adds	r3, #32
 80045e8:	2100      	movs	r1, #0
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fba6 	bl	8004d3c <RCCEx_PLLSAI2_Config>
 80045f0:	4603      	mov	r3, r0
 80045f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045f4:	e003      	b.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	74fb      	strb	r3, [r7, #19]
      break;
 80045fa:	e000      	b.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80045fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045fe:	7cfb      	ldrb	r3, [r7, #19]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10b      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004604:	4b76      	ldr	r3, [pc, #472]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004612:	4973      	ldr	r1, [pc, #460]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004614:	4313      	orrs	r3, r2
 8004616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800461a:	e001      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d041      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004630:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004634:	d02a      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004636:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800463a:	d824      	bhi.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800463c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004640:	d008      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004642:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004646:	d81e      	bhi.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00a      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800464c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004650:	d010      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004652:	e018      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004654:	4b62      	ldr	r3, [pc, #392]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	4a61      	ldr	r2, [pc, #388]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800465e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004660:	e015      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	3304      	adds	r3, #4
 8004666:	2100      	movs	r1, #0
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fa73 	bl	8004b54 <RCCEx_PLLSAI1_Config>
 800466e:	4603      	mov	r3, r0
 8004670:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004672:	e00c      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	3320      	adds	r3, #32
 8004678:	2100      	movs	r1, #0
 800467a:	4618      	mov	r0, r3
 800467c:	f000 fb5e 	bl	8004d3c <RCCEx_PLLSAI2_Config>
 8004680:	4603      	mov	r3, r0
 8004682:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004684:	e003      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	74fb      	strb	r3, [r7, #19]
      break;
 800468a:	e000      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800468c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800468e:	7cfb      	ldrb	r3, [r7, #19]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10b      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004694:	4b52      	ldr	r3, [pc, #328]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800469a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046a2:	494f      	ldr	r1, [pc, #316]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80046aa:	e001      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ac:	7cfb      	ldrb	r3, [r7, #19]
 80046ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f000 80a0 	beq.w	80047fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046be:	2300      	movs	r3, #0
 80046c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046c2:	4b47      	ldr	r3, [pc, #284]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80046ce:	2301      	movs	r3, #1
 80046d0:	e000      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80046d2:	2300      	movs	r3, #0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00d      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d8:	4b41      	ldr	r3, [pc, #260]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046dc:	4a40      	ldr	r2, [pc, #256]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80046e4:	4b3e      	ldr	r3, [pc, #248]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ec:	60bb      	str	r3, [r7, #8]
 80046ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046f0:	2301      	movs	r3, #1
 80046f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f4:	4b3b      	ldr	r3, [pc, #236]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a3a      	ldr	r2, [pc, #232]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004700:	f7fd f896 	bl	8001830 <HAL_GetTick>
 8004704:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004706:	e009      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004708:	f7fd f892 	bl	8001830 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d902      	bls.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	74fb      	strb	r3, [r7, #19]
        break;
 800471a:	e005      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800471c:	4b31      	ldr	r3, [pc, #196]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0ef      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004728:	7cfb      	ldrb	r3, [r7, #19]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d15c      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800472e:	4b2c      	ldr	r3, [pc, #176]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004734:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004738:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d01f      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	429a      	cmp	r2, r3
 800474a:	d019      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800474c:	4b24      	ldr	r3, [pc, #144]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800474e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004756:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004758:	4b21      	ldr	r3, [pc, #132]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800475a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800475e:	4a20      	ldr	r2, [pc, #128]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004764:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004768:	4b1d      	ldr	r3, [pc, #116]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800476a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476e:	4a1c      	ldr	r2, [pc, #112]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004778:	4a19      	ldr	r2, [pc, #100]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d016      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478a:	f7fd f851 	bl	8001830 <HAL_GetTick>
 800478e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004790:	e00b      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004792:	f7fd f84d 	bl	8001830 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d902      	bls.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	74fb      	strb	r3, [r7, #19]
            break;
 80047a8:	e006      	b.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047aa:	4b0d      	ldr	r3, [pc, #52]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d0ec      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80047b8:	7cfb      	ldrb	r3, [r7, #19]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10c      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047be:	4b08      	ldr	r3, [pc, #32]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ce:	4904      	ldr	r1, [pc, #16]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80047d6:	e009      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047d8:	7cfb      	ldrb	r3, [r7, #19]
 80047da:	74bb      	strb	r3, [r7, #18]
 80047dc:	e006      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80047de:	bf00      	nop
 80047e0:	40021000 	.word	0x40021000
 80047e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e8:	7cfb      	ldrb	r3, [r7, #19]
 80047ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047ec:	7c7b      	ldrb	r3, [r7, #17]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d105      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f2:	4b9e      	ldr	r3, [pc, #632]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f6:	4a9d      	ldr	r2, [pc, #628]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800480a:	4b98      	ldr	r3, [pc, #608]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004810:	f023 0203 	bic.w	r2, r3, #3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004818:	4994      	ldr	r1, [pc, #592]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800482c:	4b8f      	ldr	r3, [pc, #572]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004832:	f023 020c 	bic.w	r2, r3, #12
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483a:	498c      	ldr	r1, [pc, #560]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483c:	4313      	orrs	r3, r2
 800483e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800484e:	4b87      	ldr	r3, [pc, #540]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004854:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485c:	4983      	ldr	r1, [pc, #524]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004870:	4b7e      	ldr	r3, [pc, #504]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004876:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487e:	497b      	ldr	r1, [pc, #492]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004892:	4b76      	ldr	r3, [pc, #472]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004898:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048a0:	4972      	ldr	r1, [pc, #456]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0320 	and.w	r3, r3, #32
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048b4:	4b6d      	ldr	r3, [pc, #436]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c2:	496a      	ldr	r1, [pc, #424]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048d6:	4b65      	ldr	r3, [pc, #404]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e4:	4961      	ldr	r1, [pc, #388]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048f8:	4b5c      	ldr	r3, [pc, #368]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004906:	4959      	ldr	r1, [pc, #356]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800491a:	4b54      	ldr	r3, [pc, #336]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004920:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004928:	4950      	ldr	r1, [pc, #320]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492a:	4313      	orrs	r3, r2
 800492c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00a      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800493c:	4b4b      	ldr	r3, [pc, #300]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004942:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494a:	4948      	ldr	r1, [pc, #288]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800495e:	4b43      	ldr	r3, [pc, #268]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004964:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496c:	493f      	ldr	r1, [pc, #252]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800496e:	4313      	orrs	r3, r2
 8004970:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d028      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004980:	4b3a      	ldr	r3, [pc, #232]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004986:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800498e:	4937      	ldr	r1, [pc, #220]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800499a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800499e:	d106      	bne.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a0:	4b32      	ldr	r3, [pc, #200]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	4a31      	ldr	r2, [pc, #196]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049aa:	60d3      	str	r3, [r2, #12]
 80049ac:	e011      	b.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049b6:	d10c      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3304      	adds	r3, #4
 80049bc:	2101      	movs	r1, #1
 80049be:	4618      	mov	r0, r3
 80049c0:	f000 f8c8 	bl	8004b54 <RCCEx_PLLSAI1_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80049c8:	7cfb      	ldrb	r3, [r7, #19]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80049ce:	7cfb      	ldrb	r3, [r7, #19]
 80049d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d028      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80049de:	4b23      	ldr	r3, [pc, #140]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ec:	491f      	ldr	r1, [pc, #124]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049fc:	d106      	bne.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049fe:	4b1b      	ldr	r3, [pc, #108]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	4a1a      	ldr	r2, [pc, #104]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a08:	60d3      	str	r3, [r2, #12]
 8004a0a:	e011      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a14:	d10c      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f000 f899 	bl	8004b54 <RCCEx_PLLSAI1_Config>
 8004a22:	4603      	mov	r3, r0
 8004a24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a26:	7cfb      	ldrb	r3, [r7, #19]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004a2c:	7cfb      	ldrb	r3, [r7, #19]
 8004a2e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d02b      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4a:	4908      	ldr	r1, [pc, #32]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a5a:	d109      	bne.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a5c:	4b03      	ldr	r3, [pc, #12]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	4a02      	ldr	r2, [pc, #8]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a66:	60d3      	str	r3, [r2, #12]
 8004a68:	e014      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004a6a:	bf00      	nop
 8004a6c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a78:	d10c      	bne.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	3304      	adds	r3, #4
 8004a7e:	2101      	movs	r1, #1
 8004a80:	4618      	mov	r0, r3
 8004a82:	f000 f867 	bl	8004b54 <RCCEx_PLLSAI1_Config>
 8004a86:	4603      	mov	r3, r0
 8004a88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a8a:	7cfb      	ldrb	r3, [r7, #19]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004a90:	7cfb      	ldrb	r3, [r7, #19]
 8004a92:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d02f      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004aae:	4928      	ldr	r1, [pc, #160]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004aba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004abe:	d10d      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 f844 	bl	8004b54 <RCCEx_PLLSAI1_Config>
 8004acc:	4603      	mov	r3, r0
 8004ace:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ad0:	7cfb      	ldrb	r3, [r7, #19]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d014      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004ad6:	7cfb      	ldrb	r3, [r7, #19]
 8004ad8:	74bb      	strb	r3, [r7, #18]
 8004ada:	e011      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3320      	adds	r3, #32
 8004aea:	2102      	movs	r1, #2
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 f925 	bl	8004d3c <RCCEx_PLLSAI2_Config>
 8004af2:	4603      	mov	r3, r0
 8004af4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004af6:	7cfb      	ldrb	r3, [r7, #19]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004afc:	7cfb      	ldrb	r3, [r7, #19]
 8004afe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00a      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b0c:	4b10      	ldr	r3, [pc, #64]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b12:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b1a:	490d      	ldr	r1, [pc, #52]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00b      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b34:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b3e:	4904      	ldr	r1, [pc, #16]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004b46:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3718      	adds	r7, #24
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40021000 	.word	0x40021000

08004b54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b62:	4b75      	ldr	r3, [pc, #468]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d018      	beq.n	8004ba0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b6e:	4b72      	ldr	r3, [pc, #456]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	f003 0203 	and.w	r2, r3, #3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d10d      	bne.n	8004b9a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
       ||
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d009      	beq.n	8004b9a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004b86:	4b6c      	ldr	r3, [pc, #432]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	091b      	lsrs	r3, r3, #4
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	1c5a      	adds	r2, r3, #1
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
       ||
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d047      	beq.n	8004c2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	73fb      	strb	r3, [r7, #15]
 8004b9e:	e044      	b.n	8004c2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2b03      	cmp	r3, #3
 8004ba6:	d018      	beq.n	8004bda <RCCEx_PLLSAI1_Config+0x86>
 8004ba8:	2b03      	cmp	r3, #3
 8004baa:	d825      	bhi.n	8004bf8 <RCCEx_PLLSAI1_Config+0xa4>
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d002      	beq.n	8004bb6 <RCCEx_PLLSAI1_Config+0x62>
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d009      	beq.n	8004bc8 <RCCEx_PLLSAI1_Config+0x74>
 8004bb4:	e020      	b.n	8004bf8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004bb6:	4b60      	ldr	r3, [pc, #384]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d11d      	bne.n	8004bfe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bc6:	e01a      	b.n	8004bfe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004bc8:	4b5b      	ldr	r3, [pc, #364]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d116      	bne.n	8004c02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bd8:	e013      	b.n	8004c02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004bda:	4b57      	ldr	r3, [pc, #348]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10f      	bne.n	8004c06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004be6:	4b54      	ldr	r3, [pc, #336]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d109      	bne.n	8004c06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004bf6:	e006      	b.n	8004c06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8004bfc:	e004      	b.n	8004c08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004bfe:	bf00      	nop
 8004c00:	e002      	b.n	8004c08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c02:	bf00      	nop
 8004c04:	e000      	b.n	8004c08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c06:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10d      	bne.n	8004c2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6819      	ldr	r1, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	430b      	orrs	r3, r1
 8004c24:	4944      	ldr	r1, [pc, #272]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d17d      	bne.n	8004d2c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c30:	4b41      	ldr	r3, [pc, #260]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a40      	ldr	r2, [pc, #256]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c3c:	f7fc fdf8 	bl	8001830 <HAL_GetTick>
 8004c40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c42:	e009      	b.n	8004c58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c44:	f7fc fdf4 	bl	8001830 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d902      	bls.n	8004c58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	73fb      	strb	r3, [r7, #15]
        break;
 8004c56:	e005      	b.n	8004c64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c58:	4b37      	ldr	r3, [pc, #220]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1ef      	bne.n	8004c44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d160      	bne.n	8004d2c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d111      	bne.n	8004c94 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c70:	4b31      	ldr	r3, [pc, #196]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004c78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6892      	ldr	r2, [r2, #8]
 8004c80:	0211      	lsls	r1, r2, #8
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	68d2      	ldr	r2, [r2, #12]
 8004c86:	0912      	lsrs	r2, r2, #4
 8004c88:	0452      	lsls	r2, r2, #17
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	492a      	ldr	r1, [pc, #168]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	610b      	str	r3, [r1, #16]
 8004c92:	e027      	b.n	8004ce4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d112      	bne.n	8004cc0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c9a:	4b27      	ldr	r3, [pc, #156]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004ca2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6892      	ldr	r2, [r2, #8]
 8004caa:	0211      	lsls	r1, r2, #8
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	6912      	ldr	r2, [r2, #16]
 8004cb0:	0852      	lsrs	r2, r2, #1
 8004cb2:	3a01      	subs	r2, #1
 8004cb4:	0552      	lsls	r2, r2, #21
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	491f      	ldr	r1, [pc, #124]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	610b      	str	r3, [r1, #16]
 8004cbe:	e011      	b.n	8004ce4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004cc8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6892      	ldr	r2, [r2, #8]
 8004cd0:	0211      	lsls	r1, r2, #8
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6952      	ldr	r2, [r2, #20]
 8004cd6:	0852      	lsrs	r2, r2, #1
 8004cd8:	3a01      	subs	r2, #1
 8004cda:	0652      	lsls	r2, r2, #25
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	4916      	ldr	r1, [pc, #88]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ce4:	4b14      	ldr	r3, [pc, #80]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a13      	ldr	r2, [pc, #76]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004cee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fc fd9e 	bl	8001830 <HAL_GetTick>
 8004cf4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004cf6:	e009      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cf8:	f7fc fd9a 	bl	8001830 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d902      	bls.n	8004d0c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	73fb      	strb	r3, [r7, #15]
          break;
 8004d0a:	e005      	b.n	8004d18 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0ef      	beq.n	8004cf8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004d18:	7bfb      	ldrb	r3, [r7, #15]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d1e:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d20:	691a      	ldr	r2, [r3, #16]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	4904      	ldr	r1, [pc, #16]	@ (8004d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40021000 	.word	0x40021000

08004d3c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d018      	beq.n	8004d88 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004d56:	4b67      	ldr	r3, [pc, #412]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f003 0203 	and.w	r2, r3, #3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d10d      	bne.n	8004d82 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
       ||
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d009      	beq.n	8004d82 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d6e:	4b61      	ldr	r3, [pc, #388]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	091b      	lsrs	r3, r3, #4
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	1c5a      	adds	r2, r3, #1
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
       ||
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d047      	beq.n	8004e12 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	73fb      	strb	r3, [r7, #15]
 8004d86:	e044      	b.n	8004e12 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d018      	beq.n	8004dc2 <RCCEx_PLLSAI2_Config+0x86>
 8004d90:	2b03      	cmp	r3, #3
 8004d92:	d825      	bhi.n	8004de0 <RCCEx_PLLSAI2_Config+0xa4>
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d002      	beq.n	8004d9e <RCCEx_PLLSAI2_Config+0x62>
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d009      	beq.n	8004db0 <RCCEx_PLLSAI2_Config+0x74>
 8004d9c:	e020      	b.n	8004de0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d9e:	4b55      	ldr	r3, [pc, #340]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d11d      	bne.n	8004de6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dae:	e01a      	b.n	8004de6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004db0:	4b50      	ldr	r3, [pc, #320]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d116      	bne.n	8004dea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dc0:	e013      	b.n	8004dea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004dc2:	4b4c      	ldr	r3, [pc, #304]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10f      	bne.n	8004dee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004dce:	4b49      	ldr	r3, [pc, #292]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d109      	bne.n	8004dee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004dde:	e006      	b.n	8004dee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	73fb      	strb	r3, [r7, #15]
      break;
 8004de4:	e004      	b.n	8004df0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004de6:	bf00      	nop
 8004de8:	e002      	b.n	8004df0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004dea:	bf00      	nop
 8004dec:	e000      	b.n	8004df0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004dee:	bf00      	nop
    }

    if(status == HAL_OK)
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10d      	bne.n	8004e12 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004df6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6819      	ldr	r1, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	430b      	orrs	r3, r1
 8004e0c:	4939      	ldr	r1, [pc, #228]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e12:	7bfb      	ldrb	r3, [r7, #15]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d167      	bne.n	8004ee8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e18:	4b36      	ldr	r3, [pc, #216]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a35      	ldr	r2, [pc, #212]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e24:	f7fc fd04 	bl	8001830 <HAL_GetTick>
 8004e28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e2a:	e009      	b.n	8004e40 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e2c:	f7fc fd00 	bl	8001830 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d902      	bls.n	8004e40 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	73fb      	strb	r3, [r7, #15]
        break;
 8004e3e:	e005      	b.n	8004e4c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e40:	4b2c      	ldr	r3, [pc, #176]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1ef      	bne.n	8004e2c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e4c:	7bfb      	ldrb	r3, [r7, #15]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d14a      	bne.n	8004ee8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d111      	bne.n	8004e7c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e58:	4b26      	ldr	r3, [pc, #152]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6892      	ldr	r2, [r2, #8]
 8004e68:	0211      	lsls	r1, r2, #8
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	68d2      	ldr	r2, [r2, #12]
 8004e6e:	0912      	lsrs	r2, r2, #4
 8004e70:	0452      	lsls	r2, r2, #17
 8004e72:	430a      	orrs	r2, r1
 8004e74:	491f      	ldr	r1, [pc, #124]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	614b      	str	r3, [r1, #20]
 8004e7a:	e011      	b.n	8004ea0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6892      	ldr	r2, [r2, #8]
 8004e8c:	0211      	lsls	r1, r2, #8
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6912      	ldr	r2, [r2, #16]
 8004e92:	0852      	lsrs	r2, r2, #1
 8004e94:	3a01      	subs	r2, #1
 8004e96:	0652      	lsls	r2, r2, #25
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	4916      	ldr	r1, [pc, #88]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ea0:	4b14      	ldr	r3, [pc, #80]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a13      	ldr	r2, [pc, #76]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eac:	f7fc fcc0 	bl	8001830 <HAL_GetTick>
 8004eb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004eb2:	e009      	b.n	8004ec8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004eb4:	f7fc fcbc 	bl	8001830 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d902      	bls.n	8004ec8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	73fb      	strb	r3, [r7, #15]
          break;
 8004ec6:	e005      	b.n	8004ed4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d0ef      	beq.n	8004eb4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004ed4:	7bfb      	ldrb	r3, [r7, #15]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004eda:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004edc:	695a      	ldr	r2, [r3, #20]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	4904      	ldr	r1, [pc, #16]	@ (8004ef4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40021000 	.word	0x40021000

08004ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e040      	b.n	8004f8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc faf6 	bl	800150c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2224      	movs	r2, #36	@ 0x24
 8004f24:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0201 	bic.w	r2, r2, #1
 8004f34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fe90 	bl	8005c64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 fbd5 	bl	80056f4 <UART_SetConfig>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d101      	bne.n	8004f54 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e01b      	b.n	8004f8c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689a      	ldr	r2, [r3, #8]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0201 	orr.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 ff0f 	bl	8005da8 <UART_CheckIdleState>
 8004f8a:	4603      	mov	r3, r0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3708      	adds	r7, #8
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b08a      	sub	sp, #40	@ 0x28
 8004f98:	af02      	add	r7, sp, #8
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	603b      	str	r3, [r7, #0]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fa8:	2b20      	cmp	r3, #32
 8004faa:	d177      	bne.n	800509c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d002      	beq.n	8004fb8 <HAL_UART_Transmit+0x24>
 8004fb2:	88fb      	ldrh	r3, [r7, #6]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d101      	bne.n	8004fbc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e070      	b.n	800509e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2221      	movs	r2, #33	@ 0x21
 8004fc8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fca:	f7fc fc31 	bl	8001830 <HAL_GetTick>
 8004fce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	88fa      	ldrh	r2, [r7, #6]
 8004fd4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	88fa      	ldrh	r2, [r7, #6]
 8004fdc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe8:	d108      	bne.n	8004ffc <HAL_UART_Transmit+0x68>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d104      	bne.n	8004ffc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	61bb      	str	r3, [r7, #24]
 8004ffa:	e003      	b.n	8005004 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005000:	2300      	movs	r3, #0
 8005002:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005004:	e02f      	b.n	8005066 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	2200      	movs	r2, #0
 800500e:	2180      	movs	r1, #128	@ 0x80
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 ff71 	bl	8005ef8 <UART_WaitOnFlagUntilTimeout>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d004      	beq.n	8005026 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2220      	movs	r2, #32
 8005020:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e03b      	b.n	800509e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10b      	bne.n	8005044 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	881a      	ldrh	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005038:	b292      	uxth	r2, r2
 800503a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	3302      	adds	r3, #2
 8005040:	61bb      	str	r3, [r7, #24]
 8005042:	e007      	b.n	8005054 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	781a      	ldrb	r2, [r3, #0]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	3301      	adds	r3, #1
 8005052:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800505a:	b29b      	uxth	r3, r3
 800505c:	3b01      	subs	r3, #1
 800505e:	b29a      	uxth	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800506c:	b29b      	uxth	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1c9      	bne.n	8005006 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2200      	movs	r2, #0
 800507a:	2140      	movs	r1, #64	@ 0x40
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 ff3b 	bl	8005ef8 <UART_WaitOnFlagUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d004      	beq.n	8005092 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2220      	movs	r2, #32
 800508c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e005      	b.n	800509e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2220      	movs	r2, #32
 8005096:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005098:	2300      	movs	r3, #0
 800509a:	e000      	b.n	800509e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800509c:	2302      	movs	r3, #2
  }
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3720      	adds	r7, #32
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
	...

080050a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b0ba      	sub	sp, #232	@ 0xe8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	69db      	ldr	r3, [r3, #28]
 80050b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80050d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80050d6:	4013      	ands	r3, r2
 80050d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80050dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d115      	bne.n	8005110 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80050e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00f      	beq.n	8005110 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f4:	f003 0320 	and.w	r3, r3, #32
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d009      	beq.n	8005110 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 82ca 	beq.w	800569a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	4798      	blx	r3
      }
      return;
 800510e:	e2c4      	b.n	800569a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005110:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 8117 	beq.w	8005348 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800511a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d106      	bne.n	8005134 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005126:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800512a:	4b85      	ldr	r3, [pc, #532]	@ (8005340 <HAL_UART_IRQHandler+0x298>)
 800512c:	4013      	ands	r3, r2
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 810a 	beq.w	8005348 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d011      	beq.n	8005164 <HAL_UART_IRQHandler+0xbc>
 8005140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00b      	beq.n	8005164 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2201      	movs	r2, #1
 8005152:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800515a:	f043 0201 	orr.w	r2, r3, #1
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005168:	f003 0302 	and.w	r3, r3, #2
 800516c:	2b00      	cmp	r3, #0
 800516e:	d011      	beq.n	8005194 <HAL_UART_IRQHandler+0xec>
 8005170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00b      	beq.n	8005194 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2202      	movs	r2, #2
 8005182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800518a:	f043 0204 	orr.w	r2, r3, #4
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005198:	f003 0304 	and.w	r3, r3, #4
 800519c:	2b00      	cmp	r3, #0
 800519e:	d011      	beq.n	80051c4 <HAL_UART_IRQHandler+0x11c>
 80051a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00b      	beq.n	80051c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2204      	movs	r2, #4
 80051b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ba:	f043 0202 	orr.w	r2, r3, #2
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051c8:	f003 0308 	and.w	r3, r3, #8
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d017      	beq.n	8005200 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051d4:	f003 0320 	and.w	r3, r3, #32
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d105      	bne.n	80051e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80051dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00b      	beq.n	8005200 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2208      	movs	r2, #8
 80051ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051f6:	f043 0208 	orr.w	r2, r3, #8
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005208:	2b00      	cmp	r3, #0
 800520a:	d012      	beq.n	8005232 <HAL_UART_IRQHandler+0x18a>
 800520c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005210:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00c      	beq.n	8005232 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005220:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 8230 	beq.w	800569e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800523e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005242:	f003 0320 	and.w	r3, r3, #32
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00d      	beq.n	8005266 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800524a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800524e:	f003 0320 	and.w	r3, r3, #32
 8005252:	2b00      	cmp	r3, #0
 8005254:	d007      	beq.n	8005266 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800526c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527a:	2b40      	cmp	r3, #64	@ 0x40
 800527c:	d005      	beq.n	800528a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800527e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005282:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005286:	2b00      	cmp	r3, #0
 8005288:	d04f      	beq.n	800532a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fea1 	bl	8005fd2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529a:	2b40      	cmp	r3, #64	@ 0x40
 800529c:	d141      	bne.n	8005322 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3308      	adds	r3, #8
 80052a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052ac:	e853 3f00 	ldrex	r3, [r3]
 80052b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3308      	adds	r3, #8
 80052c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80052ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80052ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80052d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80052da:	e841 2300 	strex	r3, r2, [r1]
 80052de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80052e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1d9      	bne.n	800529e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d013      	beq.n	800531a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052f6:	4a13      	ldr	r2, [pc, #76]	@ (8005344 <HAL_UART_IRQHandler+0x29c>)
 80052f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fe f8b3 	bl	800346a <HAL_DMA_Abort_IT>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d017      	beq.n	800533a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800530e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005314:	4610      	mov	r0, r2
 8005316:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005318:	e00f      	b.n	800533a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f9d4 	bl	80056c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005320:	e00b      	b.n	800533a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f9d0 	bl	80056c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005328:	e007      	b.n	800533a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f9cc 	bl	80056c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005338:	e1b1      	b.n	800569e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533a:	bf00      	nop
    return;
 800533c:	e1af      	b.n	800569e <HAL_UART_IRQHandler+0x5f6>
 800533e:	bf00      	nop
 8005340:	04000120 	.word	0x04000120
 8005344:	0800609b 	.word	0x0800609b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800534c:	2b01      	cmp	r3, #1
 800534e:	f040 816a 	bne.w	8005626 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 8163 	beq.w	8005626 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005364:	f003 0310 	and.w	r3, r3, #16
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 815c 	beq.w	8005626 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2210      	movs	r2, #16
 8005374:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005380:	2b40      	cmp	r3, #64	@ 0x40
 8005382:	f040 80d4 	bne.w	800552e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005392:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005396:	2b00      	cmp	r3, #0
 8005398:	f000 80ad 	beq.w	80054f6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80053a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053a6:	429a      	cmp	r2, r3
 80053a8:	f080 80a5 	bcs.w	80054f6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0320 	and.w	r3, r3, #32
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f040 8086 	bne.w	80054d4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80053dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	461a      	mov	r2, r3
 80053ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80053f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80053f6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80053fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005402:	e841 2300 	strex	r3, r2, [r1]
 8005406:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800540a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1da      	bne.n	80053c8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	3308      	adds	r3, #8
 8005418:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800541c:	e853 3f00 	ldrex	r3, [r3]
 8005420:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005422:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005424:	f023 0301 	bic.w	r3, r3, #1
 8005428:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3308      	adds	r3, #8
 8005432:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005436:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800543a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800543e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005442:	e841 2300 	strex	r3, r2, [r1]
 8005446:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005448:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1e1      	bne.n	8005412 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	3308      	adds	r3, #8
 8005454:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005456:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005458:	e853 3f00 	ldrex	r3, [r3]
 800545c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800545e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005460:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005464:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3308      	adds	r3, #8
 800546e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005472:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005474:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005476:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005478:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800547a:	e841 2300 	strex	r3, r2, [r1]
 800547e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005480:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1e3      	bne.n	800544e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2220      	movs	r2, #32
 800548a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800549c:	e853 3f00 	ldrex	r3, [r3]
 80054a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054a4:	f023 0310 	bic.w	r3, r3, #16
 80054a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	461a      	mov	r2, r3
 80054b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054be:	e841 2300 	strex	r3, r2, [r1]
 80054c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1e4      	bne.n	8005494 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7fd ff8d 	bl	80033ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	4619      	mov	r1, r3
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f8f4 	bl	80056dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80054f4:	e0d5      	b.n	80056a2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80054fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005500:	429a      	cmp	r2, r3
 8005502:	f040 80ce 	bne.w	80056a2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0320 	and.w	r3, r3, #32
 8005512:	2b20      	cmp	r3, #32
 8005514:	f040 80c5 	bne.w	80056a2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2202      	movs	r2, #2
 800551c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005524:	4619      	mov	r1, r3
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f8d8 	bl	80056dc <HAL_UARTEx_RxEventCallback>
      return;
 800552c:	e0b9      	b.n	80056a2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800553a:	b29b      	uxth	r3, r3
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005548:	b29b      	uxth	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 80ab 	beq.w	80056a6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005550:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 80a6 	beq.w	80056a6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005562:	e853 3f00 	ldrex	r3, [r3]
 8005566:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800556a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800556e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800557c:	647b      	str	r3, [r7, #68]	@ 0x44
 800557e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005580:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005584:	e841 2300 	strex	r3, r2, [r1]
 8005588:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800558a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1e4      	bne.n	800555a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3308      	adds	r3, #8
 8005596:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559a:	e853 3f00 	ldrex	r3, [r3]
 800559e:	623b      	str	r3, [r7, #32]
   return(result);
 80055a0:	6a3b      	ldr	r3, [r7, #32]
 80055a2:	f023 0301 	bic.w	r3, r3, #1
 80055a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3308      	adds	r3, #8
 80055b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80055b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e3      	bne.n	8005590 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f023 0310 	bic.w	r3, r3, #16
 80055f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	461a      	mov	r2, r3
 80055fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055fe:	61fb      	str	r3, [r7, #28]
 8005600:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005602:	69b9      	ldr	r1, [r7, #24]
 8005604:	69fa      	ldr	r2, [r7, #28]
 8005606:	e841 2300 	strex	r3, r2, [r1]
 800560a:	617b      	str	r3, [r7, #20]
   return(result);
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1e4      	bne.n	80055dc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2202      	movs	r2, #2
 8005616:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005618:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800561c:	4619      	mov	r1, r3
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f85c 	bl	80056dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005624:	e03f      	b.n	80056a6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800562a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00e      	beq.n	8005650 <HAL_UART_IRQHandler+0x5a8>
 8005632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d008      	beq.n	8005650 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005646:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 fd66 	bl	800611a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800564e:	e02d      	b.n	80056ac <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00e      	beq.n	800567a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800565c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005664:	2b00      	cmp	r3, #0
 8005666:	d008      	beq.n	800567a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800566c:	2b00      	cmp	r3, #0
 800566e:	d01c      	beq.n	80056aa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	4798      	blx	r3
    }
    return;
 8005678:	e017      	b.n	80056aa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800567a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800567e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005682:	2b00      	cmp	r3, #0
 8005684:	d012      	beq.n	80056ac <HAL_UART_IRQHandler+0x604>
 8005686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800568a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00c      	beq.n	80056ac <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 fd17 	bl	80060c6 <UART_EndTransmit_IT>
    return;
 8005698:	e008      	b.n	80056ac <HAL_UART_IRQHandler+0x604>
      return;
 800569a:	bf00      	nop
 800569c:	e006      	b.n	80056ac <HAL_UART_IRQHandler+0x604>
    return;
 800569e:	bf00      	nop
 80056a0:	e004      	b.n	80056ac <HAL_UART_IRQHandler+0x604>
      return;
 80056a2:	bf00      	nop
 80056a4:	e002      	b.n	80056ac <HAL_UART_IRQHandler+0x604>
      return;
 80056a6:	bf00      	nop
 80056a8:	e000      	b.n	80056ac <HAL_UART_IRQHandler+0x604>
    return;
 80056aa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80056ac:	37e8      	adds	r7, #232	@ 0xe8
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop

080056b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80056d0:	bf00      	nop
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	460b      	mov	r3, r1
 80056e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056f8:	b08a      	sub	sp, #40	@ 0x28
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	431a      	orrs	r2, r3
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	431a      	orrs	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	69db      	ldr	r3, [r3, #28]
 8005718:	4313      	orrs	r3, r2
 800571a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	4ba4      	ldr	r3, [pc, #656]	@ (80059b4 <UART_SetConfig+0x2c0>)
 8005724:	4013      	ands	r3, r2
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	6812      	ldr	r2, [r2, #0]
 800572a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800572c:	430b      	orrs	r3, r1
 800572e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68da      	ldr	r2, [r3, #12]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a99      	ldr	r2, [pc, #612]	@ (80059b8 <UART_SetConfig+0x2c4>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d004      	beq.n	8005760 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800575c:	4313      	orrs	r3, r2
 800575e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005770:	430a      	orrs	r2, r1
 8005772:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a90      	ldr	r2, [pc, #576]	@ (80059bc <UART_SetConfig+0x2c8>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d126      	bne.n	80057cc <UART_SetConfig+0xd8>
 800577e:	4b90      	ldr	r3, [pc, #576]	@ (80059c0 <UART_SetConfig+0x2cc>)
 8005780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	2b03      	cmp	r3, #3
 800578a:	d81b      	bhi.n	80057c4 <UART_SetConfig+0xd0>
 800578c:	a201      	add	r2, pc, #4	@ (adr r2, 8005794 <UART_SetConfig+0xa0>)
 800578e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005792:	bf00      	nop
 8005794:	080057a5 	.word	0x080057a5
 8005798:	080057b5 	.word	0x080057b5
 800579c:	080057ad 	.word	0x080057ad
 80057a0:	080057bd 	.word	0x080057bd
 80057a4:	2301      	movs	r3, #1
 80057a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057aa:	e116      	b.n	80059da <UART_SetConfig+0x2e6>
 80057ac:	2302      	movs	r3, #2
 80057ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057b2:	e112      	b.n	80059da <UART_SetConfig+0x2e6>
 80057b4:	2304      	movs	r3, #4
 80057b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ba:	e10e      	b.n	80059da <UART_SetConfig+0x2e6>
 80057bc:	2308      	movs	r3, #8
 80057be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057c2:	e10a      	b.n	80059da <UART_SetConfig+0x2e6>
 80057c4:	2310      	movs	r3, #16
 80057c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ca:	e106      	b.n	80059da <UART_SetConfig+0x2e6>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a7c      	ldr	r2, [pc, #496]	@ (80059c4 <UART_SetConfig+0x2d0>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d138      	bne.n	8005848 <UART_SetConfig+0x154>
 80057d6:	4b7a      	ldr	r3, [pc, #488]	@ (80059c0 <UART_SetConfig+0x2cc>)
 80057d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057dc:	f003 030c 	and.w	r3, r3, #12
 80057e0:	2b0c      	cmp	r3, #12
 80057e2:	d82d      	bhi.n	8005840 <UART_SetConfig+0x14c>
 80057e4:	a201      	add	r2, pc, #4	@ (adr r2, 80057ec <UART_SetConfig+0xf8>)
 80057e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ea:	bf00      	nop
 80057ec:	08005821 	.word	0x08005821
 80057f0:	08005841 	.word	0x08005841
 80057f4:	08005841 	.word	0x08005841
 80057f8:	08005841 	.word	0x08005841
 80057fc:	08005831 	.word	0x08005831
 8005800:	08005841 	.word	0x08005841
 8005804:	08005841 	.word	0x08005841
 8005808:	08005841 	.word	0x08005841
 800580c:	08005829 	.word	0x08005829
 8005810:	08005841 	.word	0x08005841
 8005814:	08005841 	.word	0x08005841
 8005818:	08005841 	.word	0x08005841
 800581c:	08005839 	.word	0x08005839
 8005820:	2300      	movs	r3, #0
 8005822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005826:	e0d8      	b.n	80059da <UART_SetConfig+0x2e6>
 8005828:	2302      	movs	r3, #2
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800582e:	e0d4      	b.n	80059da <UART_SetConfig+0x2e6>
 8005830:	2304      	movs	r3, #4
 8005832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005836:	e0d0      	b.n	80059da <UART_SetConfig+0x2e6>
 8005838:	2308      	movs	r3, #8
 800583a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800583e:	e0cc      	b.n	80059da <UART_SetConfig+0x2e6>
 8005840:	2310      	movs	r3, #16
 8005842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005846:	e0c8      	b.n	80059da <UART_SetConfig+0x2e6>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a5e      	ldr	r2, [pc, #376]	@ (80059c8 <UART_SetConfig+0x2d4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d125      	bne.n	800589e <UART_SetConfig+0x1aa>
 8005852:	4b5b      	ldr	r3, [pc, #364]	@ (80059c0 <UART_SetConfig+0x2cc>)
 8005854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005858:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800585c:	2b30      	cmp	r3, #48	@ 0x30
 800585e:	d016      	beq.n	800588e <UART_SetConfig+0x19a>
 8005860:	2b30      	cmp	r3, #48	@ 0x30
 8005862:	d818      	bhi.n	8005896 <UART_SetConfig+0x1a2>
 8005864:	2b20      	cmp	r3, #32
 8005866:	d00a      	beq.n	800587e <UART_SetConfig+0x18a>
 8005868:	2b20      	cmp	r3, #32
 800586a:	d814      	bhi.n	8005896 <UART_SetConfig+0x1a2>
 800586c:	2b00      	cmp	r3, #0
 800586e:	d002      	beq.n	8005876 <UART_SetConfig+0x182>
 8005870:	2b10      	cmp	r3, #16
 8005872:	d008      	beq.n	8005886 <UART_SetConfig+0x192>
 8005874:	e00f      	b.n	8005896 <UART_SetConfig+0x1a2>
 8005876:	2300      	movs	r3, #0
 8005878:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800587c:	e0ad      	b.n	80059da <UART_SetConfig+0x2e6>
 800587e:	2302      	movs	r3, #2
 8005880:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005884:	e0a9      	b.n	80059da <UART_SetConfig+0x2e6>
 8005886:	2304      	movs	r3, #4
 8005888:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800588c:	e0a5      	b.n	80059da <UART_SetConfig+0x2e6>
 800588e:	2308      	movs	r3, #8
 8005890:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005894:	e0a1      	b.n	80059da <UART_SetConfig+0x2e6>
 8005896:	2310      	movs	r3, #16
 8005898:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800589c:	e09d      	b.n	80059da <UART_SetConfig+0x2e6>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a4a      	ldr	r2, [pc, #296]	@ (80059cc <UART_SetConfig+0x2d8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d125      	bne.n	80058f4 <UART_SetConfig+0x200>
 80058a8:	4b45      	ldr	r3, [pc, #276]	@ (80059c0 <UART_SetConfig+0x2cc>)
 80058aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80058b4:	d016      	beq.n	80058e4 <UART_SetConfig+0x1f0>
 80058b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80058b8:	d818      	bhi.n	80058ec <UART_SetConfig+0x1f8>
 80058ba:	2b80      	cmp	r3, #128	@ 0x80
 80058bc:	d00a      	beq.n	80058d4 <UART_SetConfig+0x1e0>
 80058be:	2b80      	cmp	r3, #128	@ 0x80
 80058c0:	d814      	bhi.n	80058ec <UART_SetConfig+0x1f8>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d002      	beq.n	80058cc <UART_SetConfig+0x1d8>
 80058c6:	2b40      	cmp	r3, #64	@ 0x40
 80058c8:	d008      	beq.n	80058dc <UART_SetConfig+0x1e8>
 80058ca:	e00f      	b.n	80058ec <UART_SetConfig+0x1f8>
 80058cc:	2300      	movs	r3, #0
 80058ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058d2:	e082      	b.n	80059da <UART_SetConfig+0x2e6>
 80058d4:	2302      	movs	r3, #2
 80058d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058da:	e07e      	b.n	80059da <UART_SetConfig+0x2e6>
 80058dc:	2304      	movs	r3, #4
 80058de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058e2:	e07a      	b.n	80059da <UART_SetConfig+0x2e6>
 80058e4:	2308      	movs	r3, #8
 80058e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ea:	e076      	b.n	80059da <UART_SetConfig+0x2e6>
 80058ec:	2310      	movs	r3, #16
 80058ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058f2:	e072      	b.n	80059da <UART_SetConfig+0x2e6>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a35      	ldr	r2, [pc, #212]	@ (80059d0 <UART_SetConfig+0x2dc>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d12a      	bne.n	8005954 <UART_SetConfig+0x260>
 80058fe:	4b30      	ldr	r3, [pc, #192]	@ (80059c0 <UART_SetConfig+0x2cc>)
 8005900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005904:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005908:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800590c:	d01a      	beq.n	8005944 <UART_SetConfig+0x250>
 800590e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005912:	d81b      	bhi.n	800594c <UART_SetConfig+0x258>
 8005914:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005918:	d00c      	beq.n	8005934 <UART_SetConfig+0x240>
 800591a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800591e:	d815      	bhi.n	800594c <UART_SetConfig+0x258>
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <UART_SetConfig+0x238>
 8005924:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005928:	d008      	beq.n	800593c <UART_SetConfig+0x248>
 800592a:	e00f      	b.n	800594c <UART_SetConfig+0x258>
 800592c:	2300      	movs	r3, #0
 800592e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005932:	e052      	b.n	80059da <UART_SetConfig+0x2e6>
 8005934:	2302      	movs	r3, #2
 8005936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593a:	e04e      	b.n	80059da <UART_SetConfig+0x2e6>
 800593c:	2304      	movs	r3, #4
 800593e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005942:	e04a      	b.n	80059da <UART_SetConfig+0x2e6>
 8005944:	2308      	movs	r3, #8
 8005946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800594a:	e046      	b.n	80059da <UART_SetConfig+0x2e6>
 800594c:	2310      	movs	r3, #16
 800594e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005952:	e042      	b.n	80059da <UART_SetConfig+0x2e6>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a17      	ldr	r2, [pc, #92]	@ (80059b8 <UART_SetConfig+0x2c4>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d13a      	bne.n	80059d4 <UART_SetConfig+0x2e0>
 800595e:	4b18      	ldr	r3, [pc, #96]	@ (80059c0 <UART_SetConfig+0x2cc>)
 8005960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005964:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005968:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800596c:	d01a      	beq.n	80059a4 <UART_SetConfig+0x2b0>
 800596e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005972:	d81b      	bhi.n	80059ac <UART_SetConfig+0x2b8>
 8005974:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005978:	d00c      	beq.n	8005994 <UART_SetConfig+0x2a0>
 800597a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800597e:	d815      	bhi.n	80059ac <UART_SetConfig+0x2b8>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d003      	beq.n	800598c <UART_SetConfig+0x298>
 8005984:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005988:	d008      	beq.n	800599c <UART_SetConfig+0x2a8>
 800598a:	e00f      	b.n	80059ac <UART_SetConfig+0x2b8>
 800598c:	2300      	movs	r3, #0
 800598e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005992:	e022      	b.n	80059da <UART_SetConfig+0x2e6>
 8005994:	2302      	movs	r3, #2
 8005996:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800599a:	e01e      	b.n	80059da <UART_SetConfig+0x2e6>
 800599c:	2304      	movs	r3, #4
 800599e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a2:	e01a      	b.n	80059da <UART_SetConfig+0x2e6>
 80059a4:	2308      	movs	r3, #8
 80059a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059aa:	e016      	b.n	80059da <UART_SetConfig+0x2e6>
 80059ac:	2310      	movs	r3, #16
 80059ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b2:	e012      	b.n	80059da <UART_SetConfig+0x2e6>
 80059b4:	efff69f3 	.word	0xefff69f3
 80059b8:	40008000 	.word	0x40008000
 80059bc:	40013800 	.word	0x40013800
 80059c0:	40021000 	.word	0x40021000
 80059c4:	40004400 	.word	0x40004400
 80059c8:	40004800 	.word	0x40004800
 80059cc:	40004c00 	.word	0x40004c00
 80059d0:	40005000 	.word	0x40005000
 80059d4:	2310      	movs	r3, #16
 80059d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a9f      	ldr	r2, [pc, #636]	@ (8005c5c <UART_SetConfig+0x568>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d17a      	bne.n	8005ada <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80059e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80059e8:	2b08      	cmp	r3, #8
 80059ea:	d824      	bhi.n	8005a36 <UART_SetConfig+0x342>
 80059ec:	a201      	add	r2, pc, #4	@ (adr r2, 80059f4 <UART_SetConfig+0x300>)
 80059ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f2:	bf00      	nop
 80059f4:	08005a19 	.word	0x08005a19
 80059f8:	08005a37 	.word	0x08005a37
 80059fc:	08005a21 	.word	0x08005a21
 8005a00:	08005a37 	.word	0x08005a37
 8005a04:	08005a27 	.word	0x08005a27
 8005a08:	08005a37 	.word	0x08005a37
 8005a0c:	08005a37 	.word	0x08005a37
 8005a10:	08005a37 	.word	0x08005a37
 8005a14:	08005a2f 	.word	0x08005a2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a18:	f7fe fd26 	bl	8004468 <HAL_RCC_GetPCLK1Freq>
 8005a1c:	61f8      	str	r0, [r7, #28]
        break;
 8005a1e:	e010      	b.n	8005a42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a20:	4b8f      	ldr	r3, [pc, #572]	@ (8005c60 <UART_SetConfig+0x56c>)
 8005a22:	61fb      	str	r3, [r7, #28]
        break;
 8005a24:	e00d      	b.n	8005a42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a26:	f7fe fc87 	bl	8004338 <HAL_RCC_GetSysClockFreq>
 8005a2a:	61f8      	str	r0, [r7, #28]
        break;
 8005a2c:	e009      	b.n	8005a42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a32:	61fb      	str	r3, [r7, #28]
        break;
 8005a34:	e005      	b.n	8005a42 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005a40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80fb 	beq.w	8005c40 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	4413      	add	r3, r2
 8005a54:	69fa      	ldr	r2, [r7, #28]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d305      	bcc.n	8005a66 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a60:	69fa      	ldr	r2, [r7, #28]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d903      	bls.n	8005a6e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a6c:	e0e8      	b.n	8005c40 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	2200      	movs	r2, #0
 8005a72:	461c      	mov	r4, r3
 8005a74:	4615      	mov	r5, r2
 8005a76:	f04f 0200 	mov.w	r2, #0
 8005a7a:	f04f 0300 	mov.w	r3, #0
 8005a7e:	022b      	lsls	r3, r5, #8
 8005a80:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005a84:	0222      	lsls	r2, r4, #8
 8005a86:	68f9      	ldr	r1, [r7, #12]
 8005a88:	6849      	ldr	r1, [r1, #4]
 8005a8a:	0849      	lsrs	r1, r1, #1
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	4688      	mov	r8, r1
 8005a90:	4681      	mov	r9, r0
 8005a92:	eb12 0a08 	adds.w	sl, r2, r8
 8005a96:	eb43 0b09 	adc.w	fp, r3, r9
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	603b      	str	r3, [r7, #0]
 8005aa2:	607a      	str	r2, [r7, #4]
 8005aa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aa8:	4650      	mov	r0, sl
 8005aaa:	4659      	mov	r1, fp
 8005aac:	f7fb f8a4 	bl	8000bf8 <__aeabi_uldivmod>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005abe:	d308      	bcc.n	8005ad2 <UART_SetConfig+0x3de>
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ac6:	d204      	bcs.n	8005ad2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	69ba      	ldr	r2, [r7, #24]
 8005ace:	60da      	str	r2, [r3, #12]
 8005ad0:	e0b6      	b.n	8005c40 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ad8:	e0b2      	b.n	8005c40 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	69db      	ldr	r3, [r3, #28]
 8005ade:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ae2:	d15e      	bne.n	8005ba2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ae4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ae8:	2b08      	cmp	r3, #8
 8005aea:	d828      	bhi.n	8005b3e <UART_SetConfig+0x44a>
 8005aec:	a201      	add	r2, pc, #4	@ (adr r2, 8005af4 <UART_SetConfig+0x400>)
 8005aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af2:	bf00      	nop
 8005af4:	08005b19 	.word	0x08005b19
 8005af8:	08005b21 	.word	0x08005b21
 8005afc:	08005b29 	.word	0x08005b29
 8005b00:	08005b3f 	.word	0x08005b3f
 8005b04:	08005b2f 	.word	0x08005b2f
 8005b08:	08005b3f 	.word	0x08005b3f
 8005b0c:	08005b3f 	.word	0x08005b3f
 8005b10:	08005b3f 	.word	0x08005b3f
 8005b14:	08005b37 	.word	0x08005b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b18:	f7fe fca6 	bl	8004468 <HAL_RCC_GetPCLK1Freq>
 8005b1c:	61f8      	str	r0, [r7, #28]
        break;
 8005b1e:	e014      	b.n	8005b4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b20:	f7fe fcb8 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
 8005b24:	61f8      	str	r0, [r7, #28]
        break;
 8005b26:	e010      	b.n	8005b4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b28:	4b4d      	ldr	r3, [pc, #308]	@ (8005c60 <UART_SetConfig+0x56c>)
 8005b2a:	61fb      	str	r3, [r7, #28]
        break;
 8005b2c:	e00d      	b.n	8005b4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b2e:	f7fe fc03 	bl	8004338 <HAL_RCC_GetSysClockFreq>
 8005b32:	61f8      	str	r0, [r7, #28]
        break;
 8005b34:	e009      	b.n	8005b4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b3a:	61fb      	str	r3, [r7, #28]
        break;
 8005b3c:	e005      	b.n	8005b4a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d077      	beq.n	8005c40 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	005a      	lsls	r2, r3, #1
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	085b      	lsrs	r3, r3, #1
 8005b5a:	441a      	add	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b64:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	2b0f      	cmp	r3, #15
 8005b6a:	d916      	bls.n	8005b9a <UART_SetConfig+0x4a6>
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b72:	d212      	bcs.n	8005b9a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	f023 030f 	bic.w	r3, r3, #15
 8005b7c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	085b      	lsrs	r3, r3, #1
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	f003 0307 	and.w	r3, r3, #7
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	8afb      	ldrh	r3, [r7, #22]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	8afa      	ldrh	r2, [r7, #22]
 8005b96:	60da      	str	r2, [r3, #12]
 8005b98:	e052      	b.n	8005c40 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ba0:	e04e      	b.n	8005c40 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ba2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d827      	bhi.n	8005bfa <UART_SetConfig+0x506>
 8005baa:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb0 <UART_SetConfig+0x4bc>)
 8005bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb0:	08005bd5 	.word	0x08005bd5
 8005bb4:	08005bdd 	.word	0x08005bdd
 8005bb8:	08005be5 	.word	0x08005be5
 8005bbc:	08005bfb 	.word	0x08005bfb
 8005bc0:	08005beb 	.word	0x08005beb
 8005bc4:	08005bfb 	.word	0x08005bfb
 8005bc8:	08005bfb 	.word	0x08005bfb
 8005bcc:	08005bfb 	.word	0x08005bfb
 8005bd0:	08005bf3 	.word	0x08005bf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd4:	f7fe fc48 	bl	8004468 <HAL_RCC_GetPCLK1Freq>
 8005bd8:	61f8      	str	r0, [r7, #28]
        break;
 8005bda:	e014      	b.n	8005c06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bdc:	f7fe fc5a 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
 8005be0:	61f8      	str	r0, [r7, #28]
        break;
 8005be2:	e010      	b.n	8005c06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c60 <UART_SetConfig+0x56c>)
 8005be6:	61fb      	str	r3, [r7, #28]
        break;
 8005be8:	e00d      	b.n	8005c06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bea:	f7fe fba5 	bl	8004338 <HAL_RCC_GetSysClockFreq>
 8005bee:	61f8      	str	r0, [r7, #28]
        break;
 8005bf0:	e009      	b.n	8005c06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bf6:	61fb      	str	r3, [r7, #28]
        break;
 8005bf8:	e005      	b.n	8005c06 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c04:	bf00      	nop
    }

    if (pclk != 0U)
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d019      	beq.n	8005c40 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	085a      	lsrs	r2, r3, #1
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	441a      	add	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	2b0f      	cmp	r3, #15
 8005c24:	d909      	bls.n	8005c3a <UART_SetConfig+0x546>
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c2c:	d205      	bcs.n	8005c3a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	60da      	str	r2, [r3, #12]
 8005c38:	e002      	b.n	8005c40 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c4c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3728      	adds	r7, #40	@ 0x28
 8005c54:	46bd      	mov	sp, r7
 8005c56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c5a:	bf00      	nop
 8005c5c:	40008000 	.word	0x40008000
 8005c60:	00f42400 	.word	0x00f42400

08005c64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	f003 0308 	and.w	r3, r3, #8
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00a      	beq.n	8005c8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00a      	beq.n	8005cb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb4:	f003 0302 	and.w	r3, r3, #2
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00a      	beq.n	8005cd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd6:	f003 0304 	and.w	r3, r3, #4
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00a      	beq.n	8005cf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf8:	f003 0310 	and.w	r3, r3, #16
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00a      	beq.n	8005d16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1a:	f003 0320 	and.w	r3, r3, #32
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d01a      	beq.n	8005d7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	430a      	orrs	r2, r1
 8005d58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d62:	d10a      	bne.n	8005d7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	430a      	orrs	r2, r1
 8005d78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00a      	beq.n	8005d9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	605a      	str	r2, [r3, #4]
  }
}
 8005d9c:	bf00      	nop
 8005d9e:	370c      	adds	r7, #12
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b098      	sub	sp, #96	@ 0x60
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005db8:	f7fb fd3a 	bl	8001830 <HAL_GetTick>
 8005dbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0308 	and.w	r3, r3, #8
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	d12e      	bne.n	8005e2a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f88c 	bl	8005ef8 <UART_WaitOnFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d021      	beq.n	8005e2a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dee:	e853 3f00 	ldrex	r3, [r3]
 8005df2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dfa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	461a      	mov	r2, r3
 8005e02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e04:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e0c:	e841 2300 	strex	r3, r2, [r1]
 8005e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1e6      	bne.n	8005de6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2220      	movs	r2, #32
 8005e1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e062      	b.n	8005ef0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d149      	bne.n	8005ecc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e40:	2200      	movs	r2, #0
 8005e42:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f856 	bl	8005ef8 <UART_WaitOnFlagUntilTimeout>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d03c      	beq.n	8005ecc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5a:	e853 3f00 	ldrex	r3, [r3]
 8005e5e:	623b      	str	r3, [r7, #32]
   return(result);
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e70:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e72:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e78:	e841 2300 	strex	r3, r2, [r1]
 8005e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1e6      	bne.n	8005e52 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	3308      	adds	r3, #8
 8005e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	e853 3f00 	ldrex	r3, [r3]
 8005e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f023 0301 	bic.w	r3, r3, #1
 8005e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	3308      	adds	r3, #8
 8005ea2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ea4:	61fa      	str	r2, [r7, #28]
 8005ea6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea8:	69b9      	ldr	r1, [r7, #24]
 8005eaa:	69fa      	ldr	r2, [r7, #28]
 8005eac:	e841 2300 	strex	r3, r2, [r1]
 8005eb0:	617b      	str	r3, [r7, #20]
   return(result);
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d1e5      	bne.n	8005e84 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e011      	b.n	8005ef0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2220      	movs	r2, #32
 8005ed0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3758      	adds	r7, #88	@ 0x58
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	603b      	str	r3, [r7, #0]
 8005f04:	4613      	mov	r3, r2
 8005f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f08:	e04f      	b.n	8005faa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f10:	d04b      	beq.n	8005faa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f12:	f7fb fc8d 	bl	8001830 <HAL_GetTick>
 8005f16:	4602      	mov	r2, r0
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	1ad3      	subs	r3, r2, r3
 8005f1c:	69ba      	ldr	r2, [r7, #24]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d302      	bcc.n	8005f28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e04e      	b.n	8005fca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0304 	and.w	r3, r3, #4
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d037      	beq.n	8005faa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b80      	cmp	r3, #128	@ 0x80
 8005f3e:	d034      	beq.n	8005faa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2b40      	cmp	r3, #64	@ 0x40
 8005f44:	d031      	beq.n	8005faa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	69db      	ldr	r3, [r3, #28]
 8005f4c:	f003 0308 	and.w	r3, r3, #8
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d110      	bne.n	8005f76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2208      	movs	r2, #8
 8005f5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 f838 	bl	8005fd2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2208      	movs	r2, #8
 8005f66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e029      	b.n	8005fca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f84:	d111      	bne.n	8005faa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f000 f81e 	bl	8005fd2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e00f      	b.n	8005fca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	69da      	ldr	r2, [r3, #28]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	68ba      	ldr	r2, [r7, #8]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	bf0c      	ite	eq
 8005fba:	2301      	moveq	r3, #1
 8005fbc:	2300      	movne	r3, #0
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	79fb      	ldrb	r3, [r7, #7]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d0a0      	beq.n	8005f0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b095      	sub	sp, #84	@ 0x54
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fe2:	e853 3f00 	ldrex	r3, [r3]
 8005fe6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ff8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ffa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ffe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006000:	e841 2300 	strex	r3, r2, [r1]
 8006004:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1e6      	bne.n	8005fda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3308      	adds	r3, #8
 8006012:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	6a3b      	ldr	r3, [r7, #32]
 8006016:	e853 3f00 	ldrex	r3, [r3]
 800601a:	61fb      	str	r3, [r7, #28]
   return(result);
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	f023 0301 	bic.w	r3, r3, #1
 8006022:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	3308      	adds	r3, #8
 800602a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800602c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800602e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006030:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006034:	e841 2300 	strex	r3, r2, [r1]
 8006038:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800603a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e5      	bne.n	800600c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006044:	2b01      	cmp	r3, #1
 8006046:	d118      	bne.n	800607a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	60bb      	str	r3, [r7, #8]
   return(result);
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f023 0310 	bic.w	r3, r3, #16
 800605c:	647b      	str	r3, [r7, #68]	@ 0x44
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	461a      	mov	r2, r3
 8006064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606a:	6979      	ldr	r1, [r7, #20]
 800606c:	69ba      	ldr	r2, [r7, #24]
 800606e:	e841 2300 	strex	r3, r2, [r1]
 8006072:	613b      	str	r3, [r7, #16]
   return(result);
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1e6      	bne.n	8006048 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2220      	movs	r2, #32
 800607e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800608e:	bf00      	nop
 8006090:	3754      	adds	r7, #84	@ 0x54
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr

0800609a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b084      	sub	sp, #16
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f7ff fb05 	bl	80056c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060be:	bf00      	nop
 80060c0:	3710      	adds	r7, #16
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b088      	sub	sp, #32
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	e853 3f00 	ldrex	r3, [r3]
 80060da:	60bb      	str	r3, [r7, #8]
   return(result);
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060e2:	61fb      	str	r3, [r7, #28]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	461a      	mov	r2, r3
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	61bb      	str	r3, [r7, #24]
 80060ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f0:	6979      	ldr	r1, [r7, #20]
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	e841 2300 	strex	r3, r2, [r1]
 80060f8:	613b      	str	r3, [r7, #16]
   return(result);
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1e6      	bne.n	80060ce <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2220      	movs	r2, #32
 8006104:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7ff fad1 	bl	80056b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006112:	bf00      	nop
 8006114:	3720      	adds	r7, #32
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006122:	bf00      	nop
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
	...

08006130 <siprintf>:
 8006130:	b40e      	push	{r1, r2, r3}
 8006132:	b500      	push	{lr}
 8006134:	b09c      	sub	sp, #112	@ 0x70
 8006136:	ab1d      	add	r3, sp, #116	@ 0x74
 8006138:	9002      	str	r0, [sp, #8]
 800613a:	9006      	str	r0, [sp, #24]
 800613c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006140:	4809      	ldr	r0, [pc, #36]	@ (8006168 <siprintf+0x38>)
 8006142:	9107      	str	r1, [sp, #28]
 8006144:	9104      	str	r1, [sp, #16]
 8006146:	4909      	ldr	r1, [pc, #36]	@ (800616c <siprintf+0x3c>)
 8006148:	f853 2b04 	ldr.w	r2, [r3], #4
 800614c:	9105      	str	r1, [sp, #20]
 800614e:	6800      	ldr	r0, [r0, #0]
 8006150:	9301      	str	r3, [sp, #4]
 8006152:	a902      	add	r1, sp, #8
 8006154:	f000 f994 	bl	8006480 <_svfiprintf_r>
 8006158:	9b02      	ldr	r3, [sp, #8]
 800615a:	2200      	movs	r2, #0
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	b01c      	add	sp, #112	@ 0x70
 8006160:	f85d eb04 	ldr.w	lr, [sp], #4
 8006164:	b003      	add	sp, #12
 8006166:	4770      	bx	lr
 8006168:	2000001c 	.word	0x2000001c
 800616c:	ffff0208 	.word	0xffff0208

08006170 <memset>:
 8006170:	4402      	add	r2, r0
 8006172:	4603      	mov	r3, r0
 8006174:	4293      	cmp	r3, r2
 8006176:	d100      	bne.n	800617a <memset+0xa>
 8006178:	4770      	bx	lr
 800617a:	f803 1b01 	strb.w	r1, [r3], #1
 800617e:	e7f9      	b.n	8006174 <memset+0x4>

08006180 <__errno>:
 8006180:	4b01      	ldr	r3, [pc, #4]	@ (8006188 <__errno+0x8>)
 8006182:	6818      	ldr	r0, [r3, #0]
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	2000001c 	.word	0x2000001c

0800618c <__libc_init_array>:
 800618c:	b570      	push	{r4, r5, r6, lr}
 800618e:	4d0d      	ldr	r5, [pc, #52]	@ (80061c4 <__libc_init_array+0x38>)
 8006190:	4c0d      	ldr	r4, [pc, #52]	@ (80061c8 <__libc_init_array+0x3c>)
 8006192:	1b64      	subs	r4, r4, r5
 8006194:	10a4      	asrs	r4, r4, #2
 8006196:	2600      	movs	r6, #0
 8006198:	42a6      	cmp	r6, r4
 800619a:	d109      	bne.n	80061b0 <__libc_init_array+0x24>
 800619c:	4d0b      	ldr	r5, [pc, #44]	@ (80061cc <__libc_init_array+0x40>)
 800619e:	4c0c      	ldr	r4, [pc, #48]	@ (80061d0 <__libc_init_array+0x44>)
 80061a0:	f000 fe64 	bl	8006e6c <_init>
 80061a4:	1b64      	subs	r4, r4, r5
 80061a6:	10a4      	asrs	r4, r4, #2
 80061a8:	2600      	movs	r6, #0
 80061aa:	42a6      	cmp	r6, r4
 80061ac:	d105      	bne.n	80061ba <__libc_init_array+0x2e>
 80061ae:	bd70      	pop	{r4, r5, r6, pc}
 80061b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b4:	4798      	blx	r3
 80061b6:	3601      	adds	r6, #1
 80061b8:	e7ee      	b.n	8006198 <__libc_init_array+0xc>
 80061ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80061be:	4798      	blx	r3
 80061c0:	3601      	adds	r6, #1
 80061c2:	e7f2      	b.n	80061aa <__libc_init_array+0x1e>
 80061c4:	08006f30 	.word	0x08006f30
 80061c8:	08006f30 	.word	0x08006f30
 80061cc:	08006f30 	.word	0x08006f30
 80061d0:	08006f34 	.word	0x08006f34

080061d4 <__retarget_lock_acquire_recursive>:
 80061d4:	4770      	bx	lr

080061d6 <__retarget_lock_release_recursive>:
 80061d6:	4770      	bx	lr

080061d8 <_free_r>:
 80061d8:	b538      	push	{r3, r4, r5, lr}
 80061da:	4605      	mov	r5, r0
 80061dc:	2900      	cmp	r1, #0
 80061de:	d041      	beq.n	8006264 <_free_r+0x8c>
 80061e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061e4:	1f0c      	subs	r4, r1, #4
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	bfb8      	it	lt
 80061ea:	18e4      	addlt	r4, r4, r3
 80061ec:	f000 f8e0 	bl	80063b0 <__malloc_lock>
 80061f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006268 <_free_r+0x90>)
 80061f2:	6813      	ldr	r3, [r2, #0]
 80061f4:	b933      	cbnz	r3, 8006204 <_free_r+0x2c>
 80061f6:	6063      	str	r3, [r4, #4]
 80061f8:	6014      	str	r4, [r2, #0]
 80061fa:	4628      	mov	r0, r5
 80061fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006200:	f000 b8dc 	b.w	80063bc <__malloc_unlock>
 8006204:	42a3      	cmp	r3, r4
 8006206:	d908      	bls.n	800621a <_free_r+0x42>
 8006208:	6820      	ldr	r0, [r4, #0]
 800620a:	1821      	adds	r1, r4, r0
 800620c:	428b      	cmp	r3, r1
 800620e:	bf01      	itttt	eq
 8006210:	6819      	ldreq	r1, [r3, #0]
 8006212:	685b      	ldreq	r3, [r3, #4]
 8006214:	1809      	addeq	r1, r1, r0
 8006216:	6021      	streq	r1, [r4, #0]
 8006218:	e7ed      	b.n	80061f6 <_free_r+0x1e>
 800621a:	461a      	mov	r2, r3
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	b10b      	cbz	r3, 8006224 <_free_r+0x4c>
 8006220:	42a3      	cmp	r3, r4
 8006222:	d9fa      	bls.n	800621a <_free_r+0x42>
 8006224:	6811      	ldr	r1, [r2, #0]
 8006226:	1850      	adds	r0, r2, r1
 8006228:	42a0      	cmp	r0, r4
 800622a:	d10b      	bne.n	8006244 <_free_r+0x6c>
 800622c:	6820      	ldr	r0, [r4, #0]
 800622e:	4401      	add	r1, r0
 8006230:	1850      	adds	r0, r2, r1
 8006232:	4283      	cmp	r3, r0
 8006234:	6011      	str	r1, [r2, #0]
 8006236:	d1e0      	bne.n	80061fa <_free_r+0x22>
 8006238:	6818      	ldr	r0, [r3, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	6053      	str	r3, [r2, #4]
 800623e:	4408      	add	r0, r1
 8006240:	6010      	str	r0, [r2, #0]
 8006242:	e7da      	b.n	80061fa <_free_r+0x22>
 8006244:	d902      	bls.n	800624c <_free_r+0x74>
 8006246:	230c      	movs	r3, #12
 8006248:	602b      	str	r3, [r5, #0]
 800624a:	e7d6      	b.n	80061fa <_free_r+0x22>
 800624c:	6820      	ldr	r0, [r4, #0]
 800624e:	1821      	adds	r1, r4, r0
 8006250:	428b      	cmp	r3, r1
 8006252:	bf04      	itt	eq
 8006254:	6819      	ldreq	r1, [r3, #0]
 8006256:	685b      	ldreq	r3, [r3, #4]
 8006258:	6063      	str	r3, [r4, #4]
 800625a:	bf04      	itt	eq
 800625c:	1809      	addeq	r1, r1, r0
 800625e:	6021      	streq	r1, [r4, #0]
 8006260:	6054      	str	r4, [r2, #4]
 8006262:	e7ca      	b.n	80061fa <_free_r+0x22>
 8006264:	bd38      	pop	{r3, r4, r5, pc}
 8006266:	bf00      	nop
 8006268:	20000300 	.word	0x20000300

0800626c <sbrk_aligned>:
 800626c:	b570      	push	{r4, r5, r6, lr}
 800626e:	4e0f      	ldr	r6, [pc, #60]	@ (80062ac <sbrk_aligned+0x40>)
 8006270:	460c      	mov	r4, r1
 8006272:	6831      	ldr	r1, [r6, #0]
 8006274:	4605      	mov	r5, r0
 8006276:	b911      	cbnz	r1, 800627e <sbrk_aligned+0x12>
 8006278:	f000 fba6 	bl	80069c8 <_sbrk_r>
 800627c:	6030      	str	r0, [r6, #0]
 800627e:	4621      	mov	r1, r4
 8006280:	4628      	mov	r0, r5
 8006282:	f000 fba1 	bl	80069c8 <_sbrk_r>
 8006286:	1c43      	adds	r3, r0, #1
 8006288:	d103      	bne.n	8006292 <sbrk_aligned+0x26>
 800628a:	f04f 34ff 	mov.w	r4, #4294967295
 800628e:	4620      	mov	r0, r4
 8006290:	bd70      	pop	{r4, r5, r6, pc}
 8006292:	1cc4      	adds	r4, r0, #3
 8006294:	f024 0403 	bic.w	r4, r4, #3
 8006298:	42a0      	cmp	r0, r4
 800629a:	d0f8      	beq.n	800628e <sbrk_aligned+0x22>
 800629c:	1a21      	subs	r1, r4, r0
 800629e:	4628      	mov	r0, r5
 80062a0:	f000 fb92 	bl	80069c8 <_sbrk_r>
 80062a4:	3001      	adds	r0, #1
 80062a6:	d1f2      	bne.n	800628e <sbrk_aligned+0x22>
 80062a8:	e7ef      	b.n	800628a <sbrk_aligned+0x1e>
 80062aa:	bf00      	nop
 80062ac:	200002fc 	.word	0x200002fc

080062b0 <_malloc_r>:
 80062b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062b4:	1ccd      	adds	r5, r1, #3
 80062b6:	f025 0503 	bic.w	r5, r5, #3
 80062ba:	3508      	adds	r5, #8
 80062bc:	2d0c      	cmp	r5, #12
 80062be:	bf38      	it	cc
 80062c0:	250c      	movcc	r5, #12
 80062c2:	2d00      	cmp	r5, #0
 80062c4:	4606      	mov	r6, r0
 80062c6:	db01      	blt.n	80062cc <_malloc_r+0x1c>
 80062c8:	42a9      	cmp	r1, r5
 80062ca:	d904      	bls.n	80062d6 <_malloc_r+0x26>
 80062cc:	230c      	movs	r3, #12
 80062ce:	6033      	str	r3, [r6, #0]
 80062d0:	2000      	movs	r0, #0
 80062d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063ac <_malloc_r+0xfc>
 80062da:	f000 f869 	bl	80063b0 <__malloc_lock>
 80062de:	f8d8 3000 	ldr.w	r3, [r8]
 80062e2:	461c      	mov	r4, r3
 80062e4:	bb44      	cbnz	r4, 8006338 <_malloc_r+0x88>
 80062e6:	4629      	mov	r1, r5
 80062e8:	4630      	mov	r0, r6
 80062ea:	f7ff ffbf 	bl	800626c <sbrk_aligned>
 80062ee:	1c43      	adds	r3, r0, #1
 80062f0:	4604      	mov	r4, r0
 80062f2:	d158      	bne.n	80063a6 <_malloc_r+0xf6>
 80062f4:	f8d8 4000 	ldr.w	r4, [r8]
 80062f8:	4627      	mov	r7, r4
 80062fa:	2f00      	cmp	r7, #0
 80062fc:	d143      	bne.n	8006386 <_malloc_r+0xd6>
 80062fe:	2c00      	cmp	r4, #0
 8006300:	d04b      	beq.n	800639a <_malloc_r+0xea>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	4639      	mov	r1, r7
 8006306:	4630      	mov	r0, r6
 8006308:	eb04 0903 	add.w	r9, r4, r3
 800630c:	f000 fb5c 	bl	80069c8 <_sbrk_r>
 8006310:	4581      	cmp	r9, r0
 8006312:	d142      	bne.n	800639a <_malloc_r+0xea>
 8006314:	6821      	ldr	r1, [r4, #0]
 8006316:	1a6d      	subs	r5, r5, r1
 8006318:	4629      	mov	r1, r5
 800631a:	4630      	mov	r0, r6
 800631c:	f7ff ffa6 	bl	800626c <sbrk_aligned>
 8006320:	3001      	adds	r0, #1
 8006322:	d03a      	beq.n	800639a <_malloc_r+0xea>
 8006324:	6823      	ldr	r3, [r4, #0]
 8006326:	442b      	add	r3, r5
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	f8d8 3000 	ldr.w	r3, [r8]
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	bb62      	cbnz	r2, 800638c <_malloc_r+0xdc>
 8006332:	f8c8 7000 	str.w	r7, [r8]
 8006336:	e00f      	b.n	8006358 <_malloc_r+0xa8>
 8006338:	6822      	ldr	r2, [r4, #0]
 800633a:	1b52      	subs	r2, r2, r5
 800633c:	d420      	bmi.n	8006380 <_malloc_r+0xd0>
 800633e:	2a0b      	cmp	r2, #11
 8006340:	d917      	bls.n	8006372 <_malloc_r+0xc2>
 8006342:	1961      	adds	r1, r4, r5
 8006344:	42a3      	cmp	r3, r4
 8006346:	6025      	str	r5, [r4, #0]
 8006348:	bf18      	it	ne
 800634a:	6059      	strne	r1, [r3, #4]
 800634c:	6863      	ldr	r3, [r4, #4]
 800634e:	bf08      	it	eq
 8006350:	f8c8 1000 	streq.w	r1, [r8]
 8006354:	5162      	str	r2, [r4, r5]
 8006356:	604b      	str	r3, [r1, #4]
 8006358:	4630      	mov	r0, r6
 800635a:	f000 f82f 	bl	80063bc <__malloc_unlock>
 800635e:	f104 000b 	add.w	r0, r4, #11
 8006362:	1d23      	adds	r3, r4, #4
 8006364:	f020 0007 	bic.w	r0, r0, #7
 8006368:	1ac2      	subs	r2, r0, r3
 800636a:	bf1c      	itt	ne
 800636c:	1a1b      	subne	r3, r3, r0
 800636e:	50a3      	strne	r3, [r4, r2]
 8006370:	e7af      	b.n	80062d2 <_malloc_r+0x22>
 8006372:	6862      	ldr	r2, [r4, #4]
 8006374:	42a3      	cmp	r3, r4
 8006376:	bf0c      	ite	eq
 8006378:	f8c8 2000 	streq.w	r2, [r8]
 800637c:	605a      	strne	r2, [r3, #4]
 800637e:	e7eb      	b.n	8006358 <_malloc_r+0xa8>
 8006380:	4623      	mov	r3, r4
 8006382:	6864      	ldr	r4, [r4, #4]
 8006384:	e7ae      	b.n	80062e4 <_malloc_r+0x34>
 8006386:	463c      	mov	r4, r7
 8006388:	687f      	ldr	r7, [r7, #4]
 800638a:	e7b6      	b.n	80062fa <_malloc_r+0x4a>
 800638c:	461a      	mov	r2, r3
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	42a3      	cmp	r3, r4
 8006392:	d1fb      	bne.n	800638c <_malloc_r+0xdc>
 8006394:	2300      	movs	r3, #0
 8006396:	6053      	str	r3, [r2, #4]
 8006398:	e7de      	b.n	8006358 <_malloc_r+0xa8>
 800639a:	230c      	movs	r3, #12
 800639c:	6033      	str	r3, [r6, #0]
 800639e:	4630      	mov	r0, r6
 80063a0:	f000 f80c 	bl	80063bc <__malloc_unlock>
 80063a4:	e794      	b.n	80062d0 <_malloc_r+0x20>
 80063a6:	6005      	str	r5, [r0, #0]
 80063a8:	e7d6      	b.n	8006358 <_malloc_r+0xa8>
 80063aa:	bf00      	nop
 80063ac:	20000300 	.word	0x20000300

080063b0 <__malloc_lock>:
 80063b0:	4801      	ldr	r0, [pc, #4]	@ (80063b8 <__malloc_lock+0x8>)
 80063b2:	f7ff bf0f 	b.w	80061d4 <__retarget_lock_acquire_recursive>
 80063b6:	bf00      	nop
 80063b8:	200002f8 	.word	0x200002f8

080063bc <__malloc_unlock>:
 80063bc:	4801      	ldr	r0, [pc, #4]	@ (80063c4 <__malloc_unlock+0x8>)
 80063be:	f7ff bf0a 	b.w	80061d6 <__retarget_lock_release_recursive>
 80063c2:	bf00      	nop
 80063c4:	200002f8 	.word	0x200002f8

080063c8 <__ssputs_r>:
 80063c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063cc:	688e      	ldr	r6, [r1, #8]
 80063ce:	461f      	mov	r7, r3
 80063d0:	42be      	cmp	r6, r7
 80063d2:	680b      	ldr	r3, [r1, #0]
 80063d4:	4682      	mov	sl, r0
 80063d6:	460c      	mov	r4, r1
 80063d8:	4690      	mov	r8, r2
 80063da:	d82d      	bhi.n	8006438 <__ssputs_r+0x70>
 80063dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80063e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80063e4:	d026      	beq.n	8006434 <__ssputs_r+0x6c>
 80063e6:	6965      	ldr	r5, [r4, #20]
 80063e8:	6909      	ldr	r1, [r1, #16]
 80063ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063ee:	eba3 0901 	sub.w	r9, r3, r1
 80063f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80063f6:	1c7b      	adds	r3, r7, #1
 80063f8:	444b      	add	r3, r9
 80063fa:	106d      	asrs	r5, r5, #1
 80063fc:	429d      	cmp	r5, r3
 80063fe:	bf38      	it	cc
 8006400:	461d      	movcc	r5, r3
 8006402:	0553      	lsls	r3, r2, #21
 8006404:	d527      	bpl.n	8006456 <__ssputs_r+0x8e>
 8006406:	4629      	mov	r1, r5
 8006408:	f7ff ff52 	bl	80062b0 <_malloc_r>
 800640c:	4606      	mov	r6, r0
 800640e:	b360      	cbz	r0, 800646a <__ssputs_r+0xa2>
 8006410:	6921      	ldr	r1, [r4, #16]
 8006412:	464a      	mov	r2, r9
 8006414:	f000 fae8 	bl	80069e8 <memcpy>
 8006418:	89a3      	ldrh	r3, [r4, #12]
 800641a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800641e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006422:	81a3      	strh	r3, [r4, #12]
 8006424:	6126      	str	r6, [r4, #16]
 8006426:	6165      	str	r5, [r4, #20]
 8006428:	444e      	add	r6, r9
 800642a:	eba5 0509 	sub.w	r5, r5, r9
 800642e:	6026      	str	r6, [r4, #0]
 8006430:	60a5      	str	r5, [r4, #8]
 8006432:	463e      	mov	r6, r7
 8006434:	42be      	cmp	r6, r7
 8006436:	d900      	bls.n	800643a <__ssputs_r+0x72>
 8006438:	463e      	mov	r6, r7
 800643a:	6820      	ldr	r0, [r4, #0]
 800643c:	4632      	mov	r2, r6
 800643e:	4641      	mov	r1, r8
 8006440:	f000 faa8 	bl	8006994 <memmove>
 8006444:	68a3      	ldr	r3, [r4, #8]
 8006446:	1b9b      	subs	r3, r3, r6
 8006448:	60a3      	str	r3, [r4, #8]
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	4433      	add	r3, r6
 800644e:	6023      	str	r3, [r4, #0]
 8006450:	2000      	movs	r0, #0
 8006452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006456:	462a      	mov	r2, r5
 8006458:	f000 fad4 	bl	8006a04 <_realloc_r>
 800645c:	4606      	mov	r6, r0
 800645e:	2800      	cmp	r0, #0
 8006460:	d1e0      	bne.n	8006424 <__ssputs_r+0x5c>
 8006462:	6921      	ldr	r1, [r4, #16]
 8006464:	4650      	mov	r0, sl
 8006466:	f7ff feb7 	bl	80061d8 <_free_r>
 800646a:	230c      	movs	r3, #12
 800646c:	f8ca 3000 	str.w	r3, [sl]
 8006470:	89a3      	ldrh	r3, [r4, #12]
 8006472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006476:	81a3      	strh	r3, [r4, #12]
 8006478:	f04f 30ff 	mov.w	r0, #4294967295
 800647c:	e7e9      	b.n	8006452 <__ssputs_r+0x8a>
	...

08006480 <_svfiprintf_r>:
 8006480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006484:	4698      	mov	r8, r3
 8006486:	898b      	ldrh	r3, [r1, #12]
 8006488:	061b      	lsls	r3, r3, #24
 800648a:	b09d      	sub	sp, #116	@ 0x74
 800648c:	4607      	mov	r7, r0
 800648e:	460d      	mov	r5, r1
 8006490:	4614      	mov	r4, r2
 8006492:	d510      	bpl.n	80064b6 <_svfiprintf_r+0x36>
 8006494:	690b      	ldr	r3, [r1, #16]
 8006496:	b973      	cbnz	r3, 80064b6 <_svfiprintf_r+0x36>
 8006498:	2140      	movs	r1, #64	@ 0x40
 800649a:	f7ff ff09 	bl	80062b0 <_malloc_r>
 800649e:	6028      	str	r0, [r5, #0]
 80064a0:	6128      	str	r0, [r5, #16]
 80064a2:	b930      	cbnz	r0, 80064b2 <_svfiprintf_r+0x32>
 80064a4:	230c      	movs	r3, #12
 80064a6:	603b      	str	r3, [r7, #0]
 80064a8:	f04f 30ff 	mov.w	r0, #4294967295
 80064ac:	b01d      	add	sp, #116	@ 0x74
 80064ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b2:	2340      	movs	r3, #64	@ 0x40
 80064b4:	616b      	str	r3, [r5, #20]
 80064b6:	2300      	movs	r3, #0
 80064b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ba:	2320      	movs	r3, #32
 80064bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80064c4:	2330      	movs	r3, #48	@ 0x30
 80064c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006664 <_svfiprintf_r+0x1e4>
 80064ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80064ce:	f04f 0901 	mov.w	r9, #1
 80064d2:	4623      	mov	r3, r4
 80064d4:	469a      	mov	sl, r3
 80064d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064da:	b10a      	cbz	r2, 80064e0 <_svfiprintf_r+0x60>
 80064dc:	2a25      	cmp	r2, #37	@ 0x25
 80064de:	d1f9      	bne.n	80064d4 <_svfiprintf_r+0x54>
 80064e0:	ebba 0b04 	subs.w	fp, sl, r4
 80064e4:	d00b      	beq.n	80064fe <_svfiprintf_r+0x7e>
 80064e6:	465b      	mov	r3, fp
 80064e8:	4622      	mov	r2, r4
 80064ea:	4629      	mov	r1, r5
 80064ec:	4638      	mov	r0, r7
 80064ee:	f7ff ff6b 	bl	80063c8 <__ssputs_r>
 80064f2:	3001      	adds	r0, #1
 80064f4:	f000 80a7 	beq.w	8006646 <_svfiprintf_r+0x1c6>
 80064f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064fa:	445a      	add	r2, fp
 80064fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80064fe:	f89a 3000 	ldrb.w	r3, [sl]
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 809f 	beq.w	8006646 <_svfiprintf_r+0x1c6>
 8006508:	2300      	movs	r3, #0
 800650a:	f04f 32ff 	mov.w	r2, #4294967295
 800650e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006512:	f10a 0a01 	add.w	sl, sl, #1
 8006516:	9304      	str	r3, [sp, #16]
 8006518:	9307      	str	r3, [sp, #28]
 800651a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800651e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006520:	4654      	mov	r4, sl
 8006522:	2205      	movs	r2, #5
 8006524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006528:	484e      	ldr	r0, [pc, #312]	@ (8006664 <_svfiprintf_r+0x1e4>)
 800652a:	f7f9 fe59 	bl	80001e0 <memchr>
 800652e:	9a04      	ldr	r2, [sp, #16]
 8006530:	b9d8      	cbnz	r0, 800656a <_svfiprintf_r+0xea>
 8006532:	06d0      	lsls	r0, r2, #27
 8006534:	bf44      	itt	mi
 8006536:	2320      	movmi	r3, #32
 8006538:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800653c:	0711      	lsls	r1, r2, #28
 800653e:	bf44      	itt	mi
 8006540:	232b      	movmi	r3, #43	@ 0x2b
 8006542:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006546:	f89a 3000 	ldrb.w	r3, [sl]
 800654a:	2b2a      	cmp	r3, #42	@ 0x2a
 800654c:	d015      	beq.n	800657a <_svfiprintf_r+0xfa>
 800654e:	9a07      	ldr	r2, [sp, #28]
 8006550:	4654      	mov	r4, sl
 8006552:	2000      	movs	r0, #0
 8006554:	f04f 0c0a 	mov.w	ip, #10
 8006558:	4621      	mov	r1, r4
 800655a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800655e:	3b30      	subs	r3, #48	@ 0x30
 8006560:	2b09      	cmp	r3, #9
 8006562:	d94b      	bls.n	80065fc <_svfiprintf_r+0x17c>
 8006564:	b1b0      	cbz	r0, 8006594 <_svfiprintf_r+0x114>
 8006566:	9207      	str	r2, [sp, #28]
 8006568:	e014      	b.n	8006594 <_svfiprintf_r+0x114>
 800656a:	eba0 0308 	sub.w	r3, r0, r8
 800656e:	fa09 f303 	lsl.w	r3, r9, r3
 8006572:	4313      	orrs	r3, r2
 8006574:	9304      	str	r3, [sp, #16]
 8006576:	46a2      	mov	sl, r4
 8006578:	e7d2      	b.n	8006520 <_svfiprintf_r+0xa0>
 800657a:	9b03      	ldr	r3, [sp, #12]
 800657c:	1d19      	adds	r1, r3, #4
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	9103      	str	r1, [sp, #12]
 8006582:	2b00      	cmp	r3, #0
 8006584:	bfbb      	ittet	lt
 8006586:	425b      	neglt	r3, r3
 8006588:	f042 0202 	orrlt.w	r2, r2, #2
 800658c:	9307      	strge	r3, [sp, #28]
 800658e:	9307      	strlt	r3, [sp, #28]
 8006590:	bfb8      	it	lt
 8006592:	9204      	strlt	r2, [sp, #16]
 8006594:	7823      	ldrb	r3, [r4, #0]
 8006596:	2b2e      	cmp	r3, #46	@ 0x2e
 8006598:	d10a      	bne.n	80065b0 <_svfiprintf_r+0x130>
 800659a:	7863      	ldrb	r3, [r4, #1]
 800659c:	2b2a      	cmp	r3, #42	@ 0x2a
 800659e:	d132      	bne.n	8006606 <_svfiprintf_r+0x186>
 80065a0:	9b03      	ldr	r3, [sp, #12]
 80065a2:	1d1a      	adds	r2, r3, #4
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	9203      	str	r2, [sp, #12]
 80065a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065ac:	3402      	adds	r4, #2
 80065ae:	9305      	str	r3, [sp, #20]
 80065b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006674 <_svfiprintf_r+0x1f4>
 80065b4:	7821      	ldrb	r1, [r4, #0]
 80065b6:	2203      	movs	r2, #3
 80065b8:	4650      	mov	r0, sl
 80065ba:	f7f9 fe11 	bl	80001e0 <memchr>
 80065be:	b138      	cbz	r0, 80065d0 <_svfiprintf_r+0x150>
 80065c0:	9b04      	ldr	r3, [sp, #16]
 80065c2:	eba0 000a 	sub.w	r0, r0, sl
 80065c6:	2240      	movs	r2, #64	@ 0x40
 80065c8:	4082      	lsls	r2, r0
 80065ca:	4313      	orrs	r3, r2
 80065cc:	3401      	adds	r4, #1
 80065ce:	9304      	str	r3, [sp, #16]
 80065d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065d4:	4824      	ldr	r0, [pc, #144]	@ (8006668 <_svfiprintf_r+0x1e8>)
 80065d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80065da:	2206      	movs	r2, #6
 80065dc:	f7f9 fe00 	bl	80001e0 <memchr>
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d036      	beq.n	8006652 <_svfiprintf_r+0x1d2>
 80065e4:	4b21      	ldr	r3, [pc, #132]	@ (800666c <_svfiprintf_r+0x1ec>)
 80065e6:	bb1b      	cbnz	r3, 8006630 <_svfiprintf_r+0x1b0>
 80065e8:	9b03      	ldr	r3, [sp, #12]
 80065ea:	3307      	adds	r3, #7
 80065ec:	f023 0307 	bic.w	r3, r3, #7
 80065f0:	3308      	adds	r3, #8
 80065f2:	9303      	str	r3, [sp, #12]
 80065f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065f6:	4433      	add	r3, r6
 80065f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80065fa:	e76a      	b.n	80064d2 <_svfiprintf_r+0x52>
 80065fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006600:	460c      	mov	r4, r1
 8006602:	2001      	movs	r0, #1
 8006604:	e7a8      	b.n	8006558 <_svfiprintf_r+0xd8>
 8006606:	2300      	movs	r3, #0
 8006608:	3401      	adds	r4, #1
 800660a:	9305      	str	r3, [sp, #20]
 800660c:	4619      	mov	r1, r3
 800660e:	f04f 0c0a 	mov.w	ip, #10
 8006612:	4620      	mov	r0, r4
 8006614:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006618:	3a30      	subs	r2, #48	@ 0x30
 800661a:	2a09      	cmp	r2, #9
 800661c:	d903      	bls.n	8006626 <_svfiprintf_r+0x1a6>
 800661e:	2b00      	cmp	r3, #0
 8006620:	d0c6      	beq.n	80065b0 <_svfiprintf_r+0x130>
 8006622:	9105      	str	r1, [sp, #20]
 8006624:	e7c4      	b.n	80065b0 <_svfiprintf_r+0x130>
 8006626:	fb0c 2101 	mla	r1, ip, r1, r2
 800662a:	4604      	mov	r4, r0
 800662c:	2301      	movs	r3, #1
 800662e:	e7f0      	b.n	8006612 <_svfiprintf_r+0x192>
 8006630:	ab03      	add	r3, sp, #12
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	462a      	mov	r2, r5
 8006636:	4b0e      	ldr	r3, [pc, #56]	@ (8006670 <_svfiprintf_r+0x1f0>)
 8006638:	a904      	add	r1, sp, #16
 800663a:	4638      	mov	r0, r7
 800663c:	f3af 8000 	nop.w
 8006640:	1c42      	adds	r2, r0, #1
 8006642:	4606      	mov	r6, r0
 8006644:	d1d6      	bne.n	80065f4 <_svfiprintf_r+0x174>
 8006646:	89ab      	ldrh	r3, [r5, #12]
 8006648:	065b      	lsls	r3, r3, #25
 800664a:	f53f af2d 	bmi.w	80064a8 <_svfiprintf_r+0x28>
 800664e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006650:	e72c      	b.n	80064ac <_svfiprintf_r+0x2c>
 8006652:	ab03      	add	r3, sp, #12
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	462a      	mov	r2, r5
 8006658:	4b05      	ldr	r3, [pc, #20]	@ (8006670 <_svfiprintf_r+0x1f0>)
 800665a:	a904      	add	r1, sp, #16
 800665c:	4638      	mov	r0, r7
 800665e:	f000 f879 	bl	8006754 <_printf_i>
 8006662:	e7ed      	b.n	8006640 <_svfiprintf_r+0x1c0>
 8006664:	08006ef4 	.word	0x08006ef4
 8006668:	08006efe 	.word	0x08006efe
 800666c:	00000000 	.word	0x00000000
 8006670:	080063c9 	.word	0x080063c9
 8006674:	08006efa 	.word	0x08006efa

08006678 <_printf_common>:
 8006678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800667c:	4616      	mov	r6, r2
 800667e:	4698      	mov	r8, r3
 8006680:	688a      	ldr	r2, [r1, #8]
 8006682:	690b      	ldr	r3, [r1, #16]
 8006684:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006688:	4293      	cmp	r3, r2
 800668a:	bfb8      	it	lt
 800668c:	4613      	movlt	r3, r2
 800668e:	6033      	str	r3, [r6, #0]
 8006690:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006694:	4607      	mov	r7, r0
 8006696:	460c      	mov	r4, r1
 8006698:	b10a      	cbz	r2, 800669e <_printf_common+0x26>
 800669a:	3301      	adds	r3, #1
 800669c:	6033      	str	r3, [r6, #0]
 800669e:	6823      	ldr	r3, [r4, #0]
 80066a0:	0699      	lsls	r1, r3, #26
 80066a2:	bf42      	ittt	mi
 80066a4:	6833      	ldrmi	r3, [r6, #0]
 80066a6:	3302      	addmi	r3, #2
 80066a8:	6033      	strmi	r3, [r6, #0]
 80066aa:	6825      	ldr	r5, [r4, #0]
 80066ac:	f015 0506 	ands.w	r5, r5, #6
 80066b0:	d106      	bne.n	80066c0 <_printf_common+0x48>
 80066b2:	f104 0a19 	add.w	sl, r4, #25
 80066b6:	68e3      	ldr	r3, [r4, #12]
 80066b8:	6832      	ldr	r2, [r6, #0]
 80066ba:	1a9b      	subs	r3, r3, r2
 80066bc:	42ab      	cmp	r3, r5
 80066be:	dc26      	bgt.n	800670e <_printf_common+0x96>
 80066c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066c4:	6822      	ldr	r2, [r4, #0]
 80066c6:	3b00      	subs	r3, #0
 80066c8:	bf18      	it	ne
 80066ca:	2301      	movne	r3, #1
 80066cc:	0692      	lsls	r2, r2, #26
 80066ce:	d42b      	bmi.n	8006728 <_printf_common+0xb0>
 80066d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80066d4:	4641      	mov	r1, r8
 80066d6:	4638      	mov	r0, r7
 80066d8:	47c8      	blx	r9
 80066da:	3001      	adds	r0, #1
 80066dc:	d01e      	beq.n	800671c <_printf_common+0xa4>
 80066de:	6823      	ldr	r3, [r4, #0]
 80066e0:	6922      	ldr	r2, [r4, #16]
 80066e2:	f003 0306 	and.w	r3, r3, #6
 80066e6:	2b04      	cmp	r3, #4
 80066e8:	bf02      	ittt	eq
 80066ea:	68e5      	ldreq	r5, [r4, #12]
 80066ec:	6833      	ldreq	r3, [r6, #0]
 80066ee:	1aed      	subeq	r5, r5, r3
 80066f0:	68a3      	ldr	r3, [r4, #8]
 80066f2:	bf0c      	ite	eq
 80066f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066f8:	2500      	movne	r5, #0
 80066fa:	4293      	cmp	r3, r2
 80066fc:	bfc4      	itt	gt
 80066fe:	1a9b      	subgt	r3, r3, r2
 8006700:	18ed      	addgt	r5, r5, r3
 8006702:	2600      	movs	r6, #0
 8006704:	341a      	adds	r4, #26
 8006706:	42b5      	cmp	r5, r6
 8006708:	d11a      	bne.n	8006740 <_printf_common+0xc8>
 800670a:	2000      	movs	r0, #0
 800670c:	e008      	b.n	8006720 <_printf_common+0xa8>
 800670e:	2301      	movs	r3, #1
 8006710:	4652      	mov	r2, sl
 8006712:	4641      	mov	r1, r8
 8006714:	4638      	mov	r0, r7
 8006716:	47c8      	blx	r9
 8006718:	3001      	adds	r0, #1
 800671a:	d103      	bne.n	8006724 <_printf_common+0xac>
 800671c:	f04f 30ff 	mov.w	r0, #4294967295
 8006720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006724:	3501      	adds	r5, #1
 8006726:	e7c6      	b.n	80066b6 <_printf_common+0x3e>
 8006728:	18e1      	adds	r1, r4, r3
 800672a:	1c5a      	adds	r2, r3, #1
 800672c:	2030      	movs	r0, #48	@ 0x30
 800672e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006732:	4422      	add	r2, r4
 8006734:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006738:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800673c:	3302      	adds	r3, #2
 800673e:	e7c7      	b.n	80066d0 <_printf_common+0x58>
 8006740:	2301      	movs	r3, #1
 8006742:	4622      	mov	r2, r4
 8006744:	4641      	mov	r1, r8
 8006746:	4638      	mov	r0, r7
 8006748:	47c8      	blx	r9
 800674a:	3001      	adds	r0, #1
 800674c:	d0e6      	beq.n	800671c <_printf_common+0xa4>
 800674e:	3601      	adds	r6, #1
 8006750:	e7d9      	b.n	8006706 <_printf_common+0x8e>
	...

08006754 <_printf_i>:
 8006754:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006758:	7e0f      	ldrb	r7, [r1, #24]
 800675a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800675c:	2f78      	cmp	r7, #120	@ 0x78
 800675e:	4691      	mov	r9, r2
 8006760:	4680      	mov	r8, r0
 8006762:	460c      	mov	r4, r1
 8006764:	469a      	mov	sl, r3
 8006766:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800676a:	d807      	bhi.n	800677c <_printf_i+0x28>
 800676c:	2f62      	cmp	r7, #98	@ 0x62
 800676e:	d80a      	bhi.n	8006786 <_printf_i+0x32>
 8006770:	2f00      	cmp	r7, #0
 8006772:	f000 80d2 	beq.w	800691a <_printf_i+0x1c6>
 8006776:	2f58      	cmp	r7, #88	@ 0x58
 8006778:	f000 80b9 	beq.w	80068ee <_printf_i+0x19a>
 800677c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006780:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006784:	e03a      	b.n	80067fc <_printf_i+0xa8>
 8006786:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800678a:	2b15      	cmp	r3, #21
 800678c:	d8f6      	bhi.n	800677c <_printf_i+0x28>
 800678e:	a101      	add	r1, pc, #4	@ (adr r1, 8006794 <_printf_i+0x40>)
 8006790:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006794:	080067ed 	.word	0x080067ed
 8006798:	08006801 	.word	0x08006801
 800679c:	0800677d 	.word	0x0800677d
 80067a0:	0800677d 	.word	0x0800677d
 80067a4:	0800677d 	.word	0x0800677d
 80067a8:	0800677d 	.word	0x0800677d
 80067ac:	08006801 	.word	0x08006801
 80067b0:	0800677d 	.word	0x0800677d
 80067b4:	0800677d 	.word	0x0800677d
 80067b8:	0800677d 	.word	0x0800677d
 80067bc:	0800677d 	.word	0x0800677d
 80067c0:	08006901 	.word	0x08006901
 80067c4:	0800682b 	.word	0x0800682b
 80067c8:	080068bb 	.word	0x080068bb
 80067cc:	0800677d 	.word	0x0800677d
 80067d0:	0800677d 	.word	0x0800677d
 80067d4:	08006923 	.word	0x08006923
 80067d8:	0800677d 	.word	0x0800677d
 80067dc:	0800682b 	.word	0x0800682b
 80067e0:	0800677d 	.word	0x0800677d
 80067e4:	0800677d 	.word	0x0800677d
 80067e8:	080068c3 	.word	0x080068c3
 80067ec:	6833      	ldr	r3, [r6, #0]
 80067ee:	1d1a      	adds	r2, r3, #4
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6032      	str	r2, [r6, #0]
 80067f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067fc:	2301      	movs	r3, #1
 80067fe:	e09d      	b.n	800693c <_printf_i+0x1e8>
 8006800:	6833      	ldr	r3, [r6, #0]
 8006802:	6820      	ldr	r0, [r4, #0]
 8006804:	1d19      	adds	r1, r3, #4
 8006806:	6031      	str	r1, [r6, #0]
 8006808:	0606      	lsls	r6, r0, #24
 800680a:	d501      	bpl.n	8006810 <_printf_i+0xbc>
 800680c:	681d      	ldr	r5, [r3, #0]
 800680e:	e003      	b.n	8006818 <_printf_i+0xc4>
 8006810:	0645      	lsls	r5, r0, #25
 8006812:	d5fb      	bpl.n	800680c <_printf_i+0xb8>
 8006814:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006818:	2d00      	cmp	r5, #0
 800681a:	da03      	bge.n	8006824 <_printf_i+0xd0>
 800681c:	232d      	movs	r3, #45	@ 0x2d
 800681e:	426d      	negs	r5, r5
 8006820:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006824:	4859      	ldr	r0, [pc, #356]	@ (800698c <_printf_i+0x238>)
 8006826:	230a      	movs	r3, #10
 8006828:	e011      	b.n	800684e <_printf_i+0xfa>
 800682a:	6821      	ldr	r1, [r4, #0]
 800682c:	6833      	ldr	r3, [r6, #0]
 800682e:	0608      	lsls	r0, r1, #24
 8006830:	f853 5b04 	ldr.w	r5, [r3], #4
 8006834:	d402      	bmi.n	800683c <_printf_i+0xe8>
 8006836:	0649      	lsls	r1, r1, #25
 8006838:	bf48      	it	mi
 800683a:	b2ad      	uxthmi	r5, r5
 800683c:	2f6f      	cmp	r7, #111	@ 0x6f
 800683e:	4853      	ldr	r0, [pc, #332]	@ (800698c <_printf_i+0x238>)
 8006840:	6033      	str	r3, [r6, #0]
 8006842:	bf14      	ite	ne
 8006844:	230a      	movne	r3, #10
 8006846:	2308      	moveq	r3, #8
 8006848:	2100      	movs	r1, #0
 800684a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800684e:	6866      	ldr	r6, [r4, #4]
 8006850:	60a6      	str	r6, [r4, #8]
 8006852:	2e00      	cmp	r6, #0
 8006854:	bfa2      	ittt	ge
 8006856:	6821      	ldrge	r1, [r4, #0]
 8006858:	f021 0104 	bicge.w	r1, r1, #4
 800685c:	6021      	strge	r1, [r4, #0]
 800685e:	b90d      	cbnz	r5, 8006864 <_printf_i+0x110>
 8006860:	2e00      	cmp	r6, #0
 8006862:	d04b      	beq.n	80068fc <_printf_i+0x1a8>
 8006864:	4616      	mov	r6, r2
 8006866:	fbb5 f1f3 	udiv	r1, r5, r3
 800686a:	fb03 5711 	mls	r7, r3, r1, r5
 800686e:	5dc7      	ldrb	r7, [r0, r7]
 8006870:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006874:	462f      	mov	r7, r5
 8006876:	42bb      	cmp	r3, r7
 8006878:	460d      	mov	r5, r1
 800687a:	d9f4      	bls.n	8006866 <_printf_i+0x112>
 800687c:	2b08      	cmp	r3, #8
 800687e:	d10b      	bne.n	8006898 <_printf_i+0x144>
 8006880:	6823      	ldr	r3, [r4, #0]
 8006882:	07df      	lsls	r7, r3, #31
 8006884:	d508      	bpl.n	8006898 <_printf_i+0x144>
 8006886:	6923      	ldr	r3, [r4, #16]
 8006888:	6861      	ldr	r1, [r4, #4]
 800688a:	4299      	cmp	r1, r3
 800688c:	bfde      	ittt	le
 800688e:	2330      	movle	r3, #48	@ 0x30
 8006890:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006894:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006898:	1b92      	subs	r2, r2, r6
 800689a:	6122      	str	r2, [r4, #16]
 800689c:	f8cd a000 	str.w	sl, [sp]
 80068a0:	464b      	mov	r3, r9
 80068a2:	aa03      	add	r2, sp, #12
 80068a4:	4621      	mov	r1, r4
 80068a6:	4640      	mov	r0, r8
 80068a8:	f7ff fee6 	bl	8006678 <_printf_common>
 80068ac:	3001      	adds	r0, #1
 80068ae:	d14a      	bne.n	8006946 <_printf_i+0x1f2>
 80068b0:	f04f 30ff 	mov.w	r0, #4294967295
 80068b4:	b004      	add	sp, #16
 80068b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ba:	6823      	ldr	r3, [r4, #0]
 80068bc:	f043 0320 	orr.w	r3, r3, #32
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	4833      	ldr	r0, [pc, #204]	@ (8006990 <_printf_i+0x23c>)
 80068c4:	2778      	movs	r7, #120	@ 0x78
 80068c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80068ca:	6823      	ldr	r3, [r4, #0]
 80068cc:	6831      	ldr	r1, [r6, #0]
 80068ce:	061f      	lsls	r7, r3, #24
 80068d0:	f851 5b04 	ldr.w	r5, [r1], #4
 80068d4:	d402      	bmi.n	80068dc <_printf_i+0x188>
 80068d6:	065f      	lsls	r7, r3, #25
 80068d8:	bf48      	it	mi
 80068da:	b2ad      	uxthmi	r5, r5
 80068dc:	6031      	str	r1, [r6, #0]
 80068de:	07d9      	lsls	r1, r3, #31
 80068e0:	bf44      	itt	mi
 80068e2:	f043 0320 	orrmi.w	r3, r3, #32
 80068e6:	6023      	strmi	r3, [r4, #0]
 80068e8:	b11d      	cbz	r5, 80068f2 <_printf_i+0x19e>
 80068ea:	2310      	movs	r3, #16
 80068ec:	e7ac      	b.n	8006848 <_printf_i+0xf4>
 80068ee:	4827      	ldr	r0, [pc, #156]	@ (800698c <_printf_i+0x238>)
 80068f0:	e7e9      	b.n	80068c6 <_printf_i+0x172>
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	f023 0320 	bic.w	r3, r3, #32
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	e7f6      	b.n	80068ea <_printf_i+0x196>
 80068fc:	4616      	mov	r6, r2
 80068fe:	e7bd      	b.n	800687c <_printf_i+0x128>
 8006900:	6833      	ldr	r3, [r6, #0]
 8006902:	6825      	ldr	r5, [r4, #0]
 8006904:	6961      	ldr	r1, [r4, #20]
 8006906:	1d18      	adds	r0, r3, #4
 8006908:	6030      	str	r0, [r6, #0]
 800690a:	062e      	lsls	r6, r5, #24
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	d501      	bpl.n	8006914 <_printf_i+0x1c0>
 8006910:	6019      	str	r1, [r3, #0]
 8006912:	e002      	b.n	800691a <_printf_i+0x1c6>
 8006914:	0668      	lsls	r0, r5, #25
 8006916:	d5fb      	bpl.n	8006910 <_printf_i+0x1bc>
 8006918:	8019      	strh	r1, [r3, #0]
 800691a:	2300      	movs	r3, #0
 800691c:	6123      	str	r3, [r4, #16]
 800691e:	4616      	mov	r6, r2
 8006920:	e7bc      	b.n	800689c <_printf_i+0x148>
 8006922:	6833      	ldr	r3, [r6, #0]
 8006924:	1d1a      	adds	r2, r3, #4
 8006926:	6032      	str	r2, [r6, #0]
 8006928:	681e      	ldr	r6, [r3, #0]
 800692a:	6862      	ldr	r2, [r4, #4]
 800692c:	2100      	movs	r1, #0
 800692e:	4630      	mov	r0, r6
 8006930:	f7f9 fc56 	bl	80001e0 <memchr>
 8006934:	b108      	cbz	r0, 800693a <_printf_i+0x1e6>
 8006936:	1b80      	subs	r0, r0, r6
 8006938:	6060      	str	r0, [r4, #4]
 800693a:	6863      	ldr	r3, [r4, #4]
 800693c:	6123      	str	r3, [r4, #16]
 800693e:	2300      	movs	r3, #0
 8006940:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006944:	e7aa      	b.n	800689c <_printf_i+0x148>
 8006946:	6923      	ldr	r3, [r4, #16]
 8006948:	4632      	mov	r2, r6
 800694a:	4649      	mov	r1, r9
 800694c:	4640      	mov	r0, r8
 800694e:	47d0      	blx	sl
 8006950:	3001      	adds	r0, #1
 8006952:	d0ad      	beq.n	80068b0 <_printf_i+0x15c>
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	079b      	lsls	r3, r3, #30
 8006958:	d413      	bmi.n	8006982 <_printf_i+0x22e>
 800695a:	68e0      	ldr	r0, [r4, #12]
 800695c:	9b03      	ldr	r3, [sp, #12]
 800695e:	4298      	cmp	r0, r3
 8006960:	bfb8      	it	lt
 8006962:	4618      	movlt	r0, r3
 8006964:	e7a6      	b.n	80068b4 <_printf_i+0x160>
 8006966:	2301      	movs	r3, #1
 8006968:	4632      	mov	r2, r6
 800696a:	4649      	mov	r1, r9
 800696c:	4640      	mov	r0, r8
 800696e:	47d0      	blx	sl
 8006970:	3001      	adds	r0, #1
 8006972:	d09d      	beq.n	80068b0 <_printf_i+0x15c>
 8006974:	3501      	adds	r5, #1
 8006976:	68e3      	ldr	r3, [r4, #12]
 8006978:	9903      	ldr	r1, [sp, #12]
 800697a:	1a5b      	subs	r3, r3, r1
 800697c:	42ab      	cmp	r3, r5
 800697e:	dcf2      	bgt.n	8006966 <_printf_i+0x212>
 8006980:	e7eb      	b.n	800695a <_printf_i+0x206>
 8006982:	2500      	movs	r5, #0
 8006984:	f104 0619 	add.w	r6, r4, #25
 8006988:	e7f5      	b.n	8006976 <_printf_i+0x222>
 800698a:	bf00      	nop
 800698c:	08006f05 	.word	0x08006f05
 8006990:	08006f16 	.word	0x08006f16

08006994 <memmove>:
 8006994:	4288      	cmp	r0, r1
 8006996:	b510      	push	{r4, lr}
 8006998:	eb01 0402 	add.w	r4, r1, r2
 800699c:	d902      	bls.n	80069a4 <memmove+0x10>
 800699e:	4284      	cmp	r4, r0
 80069a0:	4623      	mov	r3, r4
 80069a2:	d807      	bhi.n	80069b4 <memmove+0x20>
 80069a4:	1e43      	subs	r3, r0, #1
 80069a6:	42a1      	cmp	r1, r4
 80069a8:	d008      	beq.n	80069bc <memmove+0x28>
 80069aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069b2:	e7f8      	b.n	80069a6 <memmove+0x12>
 80069b4:	4402      	add	r2, r0
 80069b6:	4601      	mov	r1, r0
 80069b8:	428a      	cmp	r2, r1
 80069ba:	d100      	bne.n	80069be <memmove+0x2a>
 80069bc:	bd10      	pop	{r4, pc}
 80069be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069c6:	e7f7      	b.n	80069b8 <memmove+0x24>

080069c8 <_sbrk_r>:
 80069c8:	b538      	push	{r3, r4, r5, lr}
 80069ca:	4d06      	ldr	r5, [pc, #24]	@ (80069e4 <_sbrk_r+0x1c>)
 80069cc:	2300      	movs	r3, #0
 80069ce:	4604      	mov	r4, r0
 80069d0:	4608      	mov	r0, r1
 80069d2:	602b      	str	r3, [r5, #0]
 80069d4:	f7fa fe4a 	bl	800166c <_sbrk>
 80069d8:	1c43      	adds	r3, r0, #1
 80069da:	d102      	bne.n	80069e2 <_sbrk_r+0x1a>
 80069dc:	682b      	ldr	r3, [r5, #0]
 80069de:	b103      	cbz	r3, 80069e2 <_sbrk_r+0x1a>
 80069e0:	6023      	str	r3, [r4, #0]
 80069e2:	bd38      	pop	{r3, r4, r5, pc}
 80069e4:	200002f4 	.word	0x200002f4

080069e8 <memcpy>:
 80069e8:	440a      	add	r2, r1
 80069ea:	4291      	cmp	r1, r2
 80069ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80069f0:	d100      	bne.n	80069f4 <memcpy+0xc>
 80069f2:	4770      	bx	lr
 80069f4:	b510      	push	{r4, lr}
 80069f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069fe:	4291      	cmp	r1, r2
 8006a00:	d1f9      	bne.n	80069f6 <memcpy+0xe>
 8006a02:	bd10      	pop	{r4, pc}

08006a04 <_realloc_r>:
 8006a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a08:	4680      	mov	r8, r0
 8006a0a:	4615      	mov	r5, r2
 8006a0c:	460c      	mov	r4, r1
 8006a0e:	b921      	cbnz	r1, 8006a1a <_realloc_r+0x16>
 8006a10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a14:	4611      	mov	r1, r2
 8006a16:	f7ff bc4b 	b.w	80062b0 <_malloc_r>
 8006a1a:	b92a      	cbnz	r2, 8006a28 <_realloc_r+0x24>
 8006a1c:	f7ff fbdc 	bl	80061d8 <_free_r>
 8006a20:	2400      	movs	r4, #0
 8006a22:	4620      	mov	r0, r4
 8006a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a28:	f000 f81a 	bl	8006a60 <_malloc_usable_size_r>
 8006a2c:	4285      	cmp	r5, r0
 8006a2e:	4606      	mov	r6, r0
 8006a30:	d802      	bhi.n	8006a38 <_realloc_r+0x34>
 8006a32:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006a36:	d8f4      	bhi.n	8006a22 <_realloc_r+0x1e>
 8006a38:	4629      	mov	r1, r5
 8006a3a:	4640      	mov	r0, r8
 8006a3c:	f7ff fc38 	bl	80062b0 <_malloc_r>
 8006a40:	4607      	mov	r7, r0
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d0ec      	beq.n	8006a20 <_realloc_r+0x1c>
 8006a46:	42b5      	cmp	r5, r6
 8006a48:	462a      	mov	r2, r5
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	bf28      	it	cs
 8006a4e:	4632      	movcs	r2, r6
 8006a50:	f7ff ffca 	bl	80069e8 <memcpy>
 8006a54:	4621      	mov	r1, r4
 8006a56:	4640      	mov	r0, r8
 8006a58:	f7ff fbbe 	bl	80061d8 <_free_r>
 8006a5c:	463c      	mov	r4, r7
 8006a5e:	e7e0      	b.n	8006a22 <_realloc_r+0x1e>

08006a60 <_malloc_usable_size_r>:
 8006a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a64:	1f18      	subs	r0, r3, #4
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	bfbc      	itt	lt
 8006a6a:	580b      	ldrlt	r3, [r1, r0]
 8006a6c:	18c0      	addlt	r0, r0, r3
 8006a6e:	4770      	bx	lr

08006a70 <log>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	ed2d 8b02 	vpush	{d8}
 8006a76:	ec55 4b10 	vmov	r4, r5, d0
 8006a7a:	f000 f841 	bl	8006b00 <__ieee754_log>
 8006a7e:	4622      	mov	r2, r4
 8006a80:	462b      	mov	r3, r5
 8006a82:	4620      	mov	r0, r4
 8006a84:	4629      	mov	r1, r5
 8006a86:	eeb0 8a40 	vmov.f32	s16, s0
 8006a8a:	eef0 8a60 	vmov.f32	s17, s1
 8006a8e:	f7fa f84d 	bl	8000b2c <__aeabi_dcmpun>
 8006a92:	b998      	cbnz	r0, 8006abc <log+0x4c>
 8006a94:	2200      	movs	r2, #0
 8006a96:	2300      	movs	r3, #0
 8006a98:	4620      	mov	r0, r4
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	f7fa f83c 	bl	8000b18 <__aeabi_dcmpgt>
 8006aa0:	b960      	cbnz	r0, 8006abc <log+0x4c>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	f7fa f80d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aae:	b160      	cbz	r0, 8006aca <log+0x5a>
 8006ab0:	f7ff fb66 	bl	8006180 <__errno>
 8006ab4:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8006ae0 <log+0x70>
 8006ab8:	2322      	movs	r3, #34	@ 0x22
 8006aba:	6003      	str	r3, [r0, #0]
 8006abc:	eeb0 0a48 	vmov.f32	s0, s16
 8006ac0:	eef0 0a68 	vmov.f32	s1, s17
 8006ac4:	ecbd 8b02 	vpop	{d8}
 8006ac8:	bd38      	pop	{r3, r4, r5, pc}
 8006aca:	f7ff fb59 	bl	8006180 <__errno>
 8006ace:	ecbd 8b02 	vpop	{d8}
 8006ad2:	2321      	movs	r3, #33	@ 0x21
 8006ad4:	6003      	str	r3, [r0, #0]
 8006ad6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ada:	4803      	ldr	r0, [pc, #12]	@ (8006ae8 <log+0x78>)
 8006adc:	f000 b808 	b.w	8006af0 <nan>
 8006ae0:	00000000 	.word	0x00000000
 8006ae4:	fff00000 	.word	0xfff00000
 8006ae8:	08006ef9 	.word	0x08006ef9
 8006aec:	00000000 	.word	0x00000000

08006af0 <nan>:
 8006af0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006af8 <nan+0x8>
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	00000000 	.word	0x00000000
 8006afc:	7ff80000 	.word	0x7ff80000

08006b00 <__ieee754_log>:
 8006b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b04:	ec51 0b10 	vmov	r0, r1, d0
 8006b08:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006b0c:	b087      	sub	sp, #28
 8006b0e:	460d      	mov	r5, r1
 8006b10:	da26      	bge.n	8006b60 <__ieee754_log+0x60>
 8006b12:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006b16:	4303      	orrs	r3, r0
 8006b18:	4602      	mov	r2, r0
 8006b1a:	d10a      	bne.n	8006b32 <__ieee754_log+0x32>
 8006b1c:	49ce      	ldr	r1, [pc, #824]	@ (8006e58 <__ieee754_log+0x358>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2300      	movs	r3, #0
 8006b22:	2000      	movs	r0, #0
 8006b24:	f7f9 fe92 	bl	800084c <__aeabi_ddiv>
 8006b28:	ec41 0b10 	vmov	d0, r0, r1
 8006b2c:	b007      	add	sp, #28
 8006b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b32:	2900      	cmp	r1, #0
 8006b34:	da05      	bge.n	8006b42 <__ieee754_log+0x42>
 8006b36:	460b      	mov	r3, r1
 8006b38:	f7f9 fba6 	bl	8000288 <__aeabi_dsub>
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	2300      	movs	r3, #0
 8006b40:	e7f0      	b.n	8006b24 <__ieee754_log+0x24>
 8006b42:	4bc6      	ldr	r3, [pc, #792]	@ (8006e5c <__ieee754_log+0x35c>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	f7f9 fd57 	bl	80005f8 <__aeabi_dmul>
 8006b4a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8006b4e:	460d      	mov	r5, r1
 8006b50:	4ac3      	ldr	r2, [pc, #780]	@ (8006e60 <__ieee754_log+0x360>)
 8006b52:	4295      	cmp	r5, r2
 8006b54:	dd06      	ble.n	8006b64 <__ieee754_log+0x64>
 8006b56:	4602      	mov	r2, r0
 8006b58:	460b      	mov	r3, r1
 8006b5a:	f7f9 fb97 	bl	800028c <__adddf3>
 8006b5e:	e7e3      	b.n	8006b28 <__ieee754_log+0x28>
 8006b60:	2300      	movs	r3, #0
 8006b62:	e7f5      	b.n	8006b50 <__ieee754_log+0x50>
 8006b64:	152c      	asrs	r4, r5, #20
 8006b66:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8006b6a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8006b6e:	441c      	add	r4, r3
 8006b70:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8006b74:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8006b78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b7c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8006b80:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8006b84:	ea42 0105 	orr.w	r1, r2, r5
 8006b88:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	4bb5      	ldr	r3, [pc, #724]	@ (8006e64 <__ieee754_log+0x364>)
 8006b90:	f7f9 fb7a 	bl	8000288 <__aeabi_dsub>
 8006b94:	1cab      	adds	r3, r5, #2
 8006b96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	4682      	mov	sl, r0
 8006b9e:	468b      	mov	fp, r1
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	dc53      	bgt.n	8006c4e <__ieee754_log+0x14e>
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	f7f9 ff8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bac:	b1d0      	cbz	r0, 8006be4 <__ieee754_log+0xe4>
 8006bae:	2c00      	cmp	r4, #0
 8006bb0:	f000 8120 	beq.w	8006df4 <__ieee754_log+0x2f4>
 8006bb4:	4620      	mov	r0, r4
 8006bb6:	f7f9 fcb5 	bl	8000524 <__aeabi_i2d>
 8006bba:	a391      	add	r3, pc, #580	@ (adr r3, 8006e00 <__ieee754_log+0x300>)
 8006bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc0:	4606      	mov	r6, r0
 8006bc2:	460f      	mov	r7, r1
 8006bc4:	f7f9 fd18 	bl	80005f8 <__aeabi_dmul>
 8006bc8:	a38f      	add	r3, pc, #572	@ (adr r3, 8006e08 <__ieee754_log+0x308>)
 8006bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bce:	4604      	mov	r4, r0
 8006bd0:	460d      	mov	r5, r1
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	4639      	mov	r1, r7
 8006bd6:	f7f9 fd0f 	bl	80005f8 <__aeabi_dmul>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	460b      	mov	r3, r1
 8006bde:	4620      	mov	r0, r4
 8006be0:	4629      	mov	r1, r5
 8006be2:	e7ba      	b.n	8006b5a <__ieee754_log+0x5a>
 8006be4:	a38a      	add	r3, pc, #552	@ (adr r3, 8006e10 <__ieee754_log+0x310>)
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	4650      	mov	r0, sl
 8006bec:	4659      	mov	r1, fp
 8006bee:	f7f9 fd03 	bl	80005f8 <__aeabi_dmul>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	499b      	ldr	r1, [pc, #620]	@ (8006e68 <__ieee754_log+0x368>)
 8006bfa:	f7f9 fb45 	bl	8000288 <__aeabi_dsub>
 8006bfe:	4652      	mov	r2, sl
 8006c00:	4606      	mov	r6, r0
 8006c02:	460f      	mov	r7, r1
 8006c04:	465b      	mov	r3, fp
 8006c06:	4650      	mov	r0, sl
 8006c08:	4659      	mov	r1, fp
 8006c0a:	f7f9 fcf5 	bl	80005f8 <__aeabi_dmul>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	460b      	mov	r3, r1
 8006c12:	4630      	mov	r0, r6
 8006c14:	4639      	mov	r1, r7
 8006c16:	f7f9 fcef 	bl	80005f8 <__aeabi_dmul>
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460f      	mov	r7, r1
 8006c1e:	b914      	cbnz	r4, 8006c26 <__ieee754_log+0x126>
 8006c20:	4632      	mov	r2, r6
 8006c22:	463b      	mov	r3, r7
 8006c24:	e0a0      	b.n	8006d68 <__ieee754_log+0x268>
 8006c26:	4620      	mov	r0, r4
 8006c28:	f7f9 fc7c 	bl	8000524 <__aeabi_i2d>
 8006c2c:	a374      	add	r3, pc, #464	@ (adr r3, 8006e00 <__ieee754_log+0x300>)
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	4680      	mov	r8, r0
 8006c34:	4689      	mov	r9, r1
 8006c36:	f7f9 fcdf 	bl	80005f8 <__aeabi_dmul>
 8006c3a:	a373      	add	r3, pc, #460	@ (adr r3, 8006e08 <__ieee754_log+0x308>)
 8006c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c40:	4604      	mov	r4, r0
 8006c42:	460d      	mov	r5, r1
 8006c44:	4640      	mov	r0, r8
 8006c46:	4649      	mov	r1, r9
 8006c48:	f7f9 fcd6 	bl	80005f8 <__aeabi_dmul>
 8006c4c:	e0a5      	b.n	8006d9a <__ieee754_log+0x29a>
 8006c4e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006c52:	f7f9 fb1b 	bl	800028c <__adddf3>
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	4650      	mov	r0, sl
 8006c5c:	4659      	mov	r1, fp
 8006c5e:	f7f9 fdf5 	bl	800084c <__aeabi_ddiv>
 8006c62:	e9cd 0100 	strd	r0, r1, [sp]
 8006c66:	4620      	mov	r0, r4
 8006c68:	f7f9 fc5c 	bl	8000524 <__aeabi_i2d>
 8006c6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c74:	4610      	mov	r0, r2
 8006c76:	4619      	mov	r1, r3
 8006c78:	f7f9 fcbe 	bl	80005f8 <__aeabi_dmul>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	460b      	mov	r3, r1
 8006c80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c84:	f7f9 fcb8 	bl	80005f8 <__aeabi_dmul>
 8006c88:	a363      	add	r3, pc, #396	@ (adr r3, 8006e18 <__ieee754_log+0x318>)
 8006c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8e:	4680      	mov	r8, r0
 8006c90:	4689      	mov	r9, r1
 8006c92:	f7f9 fcb1 	bl	80005f8 <__aeabi_dmul>
 8006c96:	a362      	add	r3, pc, #392	@ (adr r3, 8006e20 <__ieee754_log+0x320>)
 8006c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9c:	f7f9 faf6 	bl	800028c <__adddf3>
 8006ca0:	4642      	mov	r2, r8
 8006ca2:	464b      	mov	r3, r9
 8006ca4:	f7f9 fca8 	bl	80005f8 <__aeabi_dmul>
 8006ca8:	a35f      	add	r3, pc, #380	@ (adr r3, 8006e28 <__ieee754_log+0x328>)
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	f7f9 faed 	bl	800028c <__adddf3>
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	464b      	mov	r3, r9
 8006cb6:	f7f9 fc9f 	bl	80005f8 <__aeabi_dmul>
 8006cba:	a35d      	add	r3, pc, #372	@ (adr r3, 8006e30 <__ieee754_log+0x330>)
 8006cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc0:	f7f9 fae4 	bl	800028c <__adddf3>
 8006cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cc8:	f7f9 fc96 	bl	80005f8 <__aeabi_dmul>
 8006ccc:	a35a      	add	r3, pc, #360	@ (adr r3, 8006e38 <__ieee754_log+0x338>)
 8006cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	4649      	mov	r1, r9
 8006cda:	f7f9 fc8d 	bl	80005f8 <__aeabi_dmul>
 8006cde:	a358      	add	r3, pc, #352	@ (adr r3, 8006e40 <__ieee754_log+0x340>)
 8006ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce4:	f7f9 fad2 	bl	800028c <__adddf3>
 8006ce8:	4642      	mov	r2, r8
 8006cea:	464b      	mov	r3, r9
 8006cec:	f7f9 fc84 	bl	80005f8 <__aeabi_dmul>
 8006cf0:	a355      	add	r3, pc, #340	@ (adr r3, 8006e48 <__ieee754_log+0x348>)
 8006cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf6:	f7f9 fac9 	bl	800028c <__adddf3>
 8006cfa:	4642      	mov	r2, r8
 8006cfc:	464b      	mov	r3, r9
 8006cfe:	f7f9 fc7b 	bl	80005f8 <__aeabi_dmul>
 8006d02:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8006d06:	4602      	mov	r2, r0
 8006d08:	460b      	mov	r3, r1
 8006d0a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8006d0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d12:	f7f9 fabb 	bl	800028c <__adddf3>
 8006d16:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8006d1a:	3551      	adds	r5, #81	@ 0x51
 8006d1c:	4335      	orrs	r5, r6
 8006d1e:	2d00      	cmp	r5, #0
 8006d20:	4680      	mov	r8, r0
 8006d22:	4689      	mov	r9, r1
 8006d24:	dd48      	ble.n	8006db8 <__ieee754_log+0x2b8>
 8006d26:	4b50      	ldr	r3, [pc, #320]	@ (8006e68 <__ieee754_log+0x368>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	4650      	mov	r0, sl
 8006d2c:	4659      	mov	r1, fp
 8006d2e:	f7f9 fc63 	bl	80005f8 <__aeabi_dmul>
 8006d32:	4652      	mov	r2, sl
 8006d34:	465b      	mov	r3, fp
 8006d36:	f7f9 fc5f 	bl	80005f8 <__aeabi_dmul>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	4606      	mov	r6, r0
 8006d40:	460f      	mov	r7, r1
 8006d42:	4640      	mov	r0, r8
 8006d44:	4649      	mov	r1, r9
 8006d46:	f7f9 faa1 	bl	800028c <__adddf3>
 8006d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d4e:	f7f9 fc53 	bl	80005f8 <__aeabi_dmul>
 8006d52:	4680      	mov	r8, r0
 8006d54:	4689      	mov	r9, r1
 8006d56:	b964      	cbnz	r4, 8006d72 <__ieee754_log+0x272>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	4639      	mov	r1, r7
 8006d60:	f7f9 fa92 	bl	8000288 <__aeabi_dsub>
 8006d64:	4602      	mov	r2, r0
 8006d66:	460b      	mov	r3, r1
 8006d68:	4650      	mov	r0, sl
 8006d6a:	4659      	mov	r1, fp
 8006d6c:	f7f9 fa8c 	bl	8000288 <__aeabi_dsub>
 8006d70:	e6da      	b.n	8006b28 <__ieee754_log+0x28>
 8006d72:	a323      	add	r3, pc, #140	@ (adr r3, 8006e00 <__ieee754_log+0x300>)
 8006d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d7c:	f7f9 fc3c 	bl	80005f8 <__aeabi_dmul>
 8006d80:	a321      	add	r3, pc, #132	@ (adr r3, 8006e08 <__ieee754_log+0x308>)
 8006d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d86:	4604      	mov	r4, r0
 8006d88:	460d      	mov	r5, r1
 8006d8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d8e:	f7f9 fc33 	bl	80005f8 <__aeabi_dmul>
 8006d92:	4642      	mov	r2, r8
 8006d94:	464b      	mov	r3, r9
 8006d96:	f7f9 fa79 	bl	800028c <__adddf3>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4630      	mov	r0, r6
 8006da0:	4639      	mov	r1, r7
 8006da2:	f7f9 fa71 	bl	8000288 <__aeabi_dsub>
 8006da6:	4652      	mov	r2, sl
 8006da8:	465b      	mov	r3, fp
 8006daa:	f7f9 fa6d 	bl	8000288 <__aeabi_dsub>
 8006dae:	4602      	mov	r2, r0
 8006db0:	460b      	mov	r3, r1
 8006db2:	4620      	mov	r0, r4
 8006db4:	4629      	mov	r1, r5
 8006db6:	e7d9      	b.n	8006d6c <__ieee754_log+0x26c>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4650      	mov	r0, sl
 8006dbe:	4659      	mov	r1, fp
 8006dc0:	f7f9 fa62 	bl	8000288 <__aeabi_dsub>
 8006dc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dc8:	f7f9 fc16 	bl	80005f8 <__aeabi_dmul>
 8006dcc:	4606      	mov	r6, r0
 8006dce:	460f      	mov	r7, r1
 8006dd0:	2c00      	cmp	r4, #0
 8006dd2:	f43f af25 	beq.w	8006c20 <__ieee754_log+0x120>
 8006dd6:	a30a      	add	r3, pc, #40	@ (adr r3, 8006e00 <__ieee754_log+0x300>)
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006de0:	f7f9 fc0a 	bl	80005f8 <__aeabi_dmul>
 8006de4:	a308      	add	r3, pc, #32	@ (adr r3, 8006e08 <__ieee754_log+0x308>)
 8006de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dea:	4604      	mov	r4, r0
 8006dec:	460d      	mov	r5, r1
 8006dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006df2:	e729      	b.n	8006c48 <__ieee754_log+0x148>
 8006df4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8006e50 <__ieee754_log+0x350>
 8006df8:	e698      	b.n	8006b2c <__ieee754_log+0x2c>
 8006dfa:	bf00      	nop
 8006dfc:	f3af 8000 	nop.w
 8006e00:	fee00000 	.word	0xfee00000
 8006e04:	3fe62e42 	.word	0x3fe62e42
 8006e08:	35793c76 	.word	0x35793c76
 8006e0c:	3dea39ef 	.word	0x3dea39ef
 8006e10:	55555555 	.word	0x55555555
 8006e14:	3fd55555 	.word	0x3fd55555
 8006e18:	df3e5244 	.word	0xdf3e5244
 8006e1c:	3fc2f112 	.word	0x3fc2f112
 8006e20:	96cb03de 	.word	0x96cb03de
 8006e24:	3fc74664 	.word	0x3fc74664
 8006e28:	94229359 	.word	0x94229359
 8006e2c:	3fd24924 	.word	0x3fd24924
 8006e30:	55555593 	.word	0x55555593
 8006e34:	3fe55555 	.word	0x3fe55555
 8006e38:	d078c69f 	.word	0xd078c69f
 8006e3c:	3fc39a09 	.word	0x3fc39a09
 8006e40:	1d8e78af 	.word	0x1d8e78af
 8006e44:	3fcc71c5 	.word	0x3fcc71c5
 8006e48:	9997fa04 	.word	0x9997fa04
 8006e4c:	3fd99999 	.word	0x3fd99999
	...
 8006e58:	c3500000 	.word	0xc3500000
 8006e5c:	43500000 	.word	0x43500000
 8006e60:	7fefffff 	.word	0x7fefffff
 8006e64:	3ff00000 	.word	0x3ff00000
 8006e68:	3fe00000 	.word	0x3fe00000

08006e6c <_init>:
 8006e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e6e:	bf00      	nop
 8006e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e72:	bc08      	pop	{r3}
 8006e74:	469e      	mov	lr, r3
 8006e76:	4770      	bx	lr

08006e78 <_fini>:
 8006e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7a:	bf00      	nop
 8006e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e7e:	bc08      	pop	{r3}
 8006e80:	469e      	mov	lr, r3
 8006e82:	4770      	bx	lr
