

================================================================
== Vivado HLS Report for 'outer_product'
================================================================
* Date:           Thu Aug 13 01:50:39 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446470|  446470|  446470|  446470|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- OUTER_OUTER_OUTER_INNER  |  446468|  446468|         6|          1|          1|  446464|    yes   |
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @filtered_gradient_x, float* @filtered_gradient_y, float* @filtered_gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @out_product_val, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:254]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -77824"   --->   Operation 13 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 14 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 16 [1/1] (1.83ns)   --->   "%grad_x = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @filtered_gradient_x)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259]   --->   Operation 16 'read' 'grad_x' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (1.83ns)   --->   "%grad_y = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @filtered_gradient_y)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259]   --->   Operation 17 'read' 'grad_y' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (1.83ns)   --->   "%grad_z = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @filtered_gradient_z)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259]   --->   Operation 18 'read' 'grad_z' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 19 [3/3] (7.01ns)   --->   "%tmp_7 = fmul float %grad_x, %grad_x" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261]   --->   Operation 19 'fmul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [3/3] (7.01ns)   --->   "%tmp_8 = fmul float %grad_y, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:262]   --->   Operation 20 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [3/3] (7.01ns)   --->   "%tmp_9 = fmul float %grad_z, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:263]   --->   Operation 21 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [3/3] (7.01ns)   --->   "%tmp_10 = fmul float %grad_x, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:264]   --->   Operation 22 'fmul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [3/3] (7.01ns)   --->   "%tmp_11 = fmul float %grad_x, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:265]   --->   Operation 23 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [3/3] (7.01ns)   --->   "%tmp_12 = fmul float %grad_y, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:266]   --->   Operation 24 'fmul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 25 [2/3] (7.01ns)   --->   "%tmp_7 = fmul float %grad_x, %grad_x" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261]   --->   Operation 25 'fmul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [2/3] (7.01ns)   --->   "%tmp_8 = fmul float %grad_y, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:262]   --->   Operation 26 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [2/3] (7.01ns)   --->   "%tmp_9 = fmul float %grad_z, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:263]   --->   Operation 27 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [2/3] (7.01ns)   --->   "%tmp_10 = fmul float %grad_x, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:264]   --->   Operation 28 'fmul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [2/3] (7.01ns)   --->   "%tmp_11 = fmul float %grad_x, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:265]   --->   Operation 29 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [2/3] (7.01ns)   --->   "%tmp_12 = fmul float %grad_y, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:266]   --->   Operation 30 'fmul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 31 [1/3] (7.01ns)   --->   "%tmp_7 = fmul float %grad_x, %grad_x" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261]   --->   Operation 31 'fmul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/3] (7.01ns)   --->   "%tmp_8 = fmul float %grad_y, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:262]   --->   Operation 32 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/3] (7.01ns)   --->   "%tmp_9 = fmul float %grad_z, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:263]   --->   Operation 33 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/3] (7.01ns)   --->   "%tmp_10 = fmul float %grad_x, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:264]   --->   Operation 34 'fmul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/3] (7.01ns)   --->   "%tmp_11 = fmul float %grad_x, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:265]   --->   Operation 35 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/3] (7.01ns)   --->   "%tmp_12 = fmul float %grad_y, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:266]   --->   Operation 36 'fmul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @OUTER_OUTER_OUTER_IN)"   --->   Operation 37 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str16) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:257]   --->   Operation 38 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:257]   --->   Operation 39 'specregionbegin' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:258]   --->   Operation 40 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_69 = bitcast float %tmp_7 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 41 'bitcast' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_70 = bitcast float %tmp_8 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 42 'bitcast' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_71 = bitcast float %tmp_9 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 43 'bitcast' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_72 = bitcast float %tmp_10 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 44 'bitcast' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_73 = bitcast float %tmp_11 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 45 'bitcast' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitcast float %tmp_12 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 46 'bitcast' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_74 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %tmp_s, i32 %tmp_73, i32 %tmp_72, i32 %tmp_71, i32 %tmp_70, i32 %tmp_69)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 47 'bitconcatenate' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* @out_product_val, i192 %tmp_74)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 48 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_68)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:268]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 50 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:270]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [9]  (0.656 ns)

 <State 2>: 1.08ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [9]  (0 ns)
	'icmp' operation ('exitcond_flatten') [10]  (1.08 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read on port 'filtered_gradient_x' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259) [18]  (1.84 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261) [21]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261) [21]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261) [21]  (7.02 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo write on port 'out_product_val' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267) [34]  (1.84 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
