13:02:45 INFO  : Registering command handlers for SDK TCF services
13:02:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\temp_xsdb_launch_script.tcl
13:03:00 INFO  : XSCT server has started successfully.
13:03:01 INFO  : Successfully done setting XSCT server connection channel  
13:03:01 INFO  : Successfully done setting SDK workspace  
13:03:01 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper.hdf.
13:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:08:11 INFO  : 'jtag frequency' command is executed.
13:08:11 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:11 INFO  : Context for 'APU' is selected.
13:08:11 INFO  : System reset is completed.
13:08:14 INFO  : 'after 3000' command is executed.
13:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:08:16 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:08:16 INFO  : Context for 'APU' is selected.
13:08:16 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:08:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:16 INFO  : Context for 'APU' is selected.
13:08:17 INFO  : 'ps7_init' command is executed.
13:08:17 INFO  : 'ps7_post_config' command is executed.
13:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:08:17 INFO  : Memory regions updated for context APU
13:08:17 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:10:00 INFO  : Disconnected from the channel tcfchan#1.
13:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:10:02 INFO  : 'jtag frequency' command is executed.
13:10:02 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:02 INFO  : Context for 'APU' is selected.
13:10:02 INFO  : System reset is completed.
13:10:05 INFO  : 'after 3000' command is executed.
13:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:10:07 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:10:07 INFO  : Context for 'APU' is selected.
13:10:09 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:09 INFO  : Context for 'APU' is selected.
13:10:10 INFO  : 'ps7_init' command is executed.
13:10:10 INFO  : 'ps7_post_config' command is executed.
13:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:10:10 INFO  : Memory regions updated for context APU
13:10:10 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:13:10 INFO  : Disconnected from the channel tcfchan#2.
13:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:13:11 INFO  : 'jtag frequency' command is executed.
13:13:11 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:11 INFO  : Context for 'APU' is selected.
13:13:11 INFO  : System reset is completed.
13:13:14 INFO  : 'after 3000' command is executed.
13:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:13:17 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:17 INFO  : Context for 'APU' is selected.
13:13:18 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:18 INFO  : Context for 'APU' is selected.
13:13:19 INFO  : 'ps7_init' command is executed.
13:13:19 INFO  : 'ps7_post_config' command is executed.
13:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:13:19 INFO  : Memory regions updated for context APU
13:13:19 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:17:33 INFO  : Disconnected from the channel tcfchan#3.
13:17:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:17:34 INFO  : 'jtag frequency' command is executed.
13:17:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:34 INFO  : Context for 'APU' is selected.
13:17:35 INFO  : System reset is completed.
13:17:38 INFO  : 'after 3000' command is executed.
13:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:17:40 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:17:40 INFO  : Context for 'APU' is selected.
13:17:42 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:42 INFO  : Context for 'APU' is selected.
13:17:42 INFO  : 'ps7_init' command is executed.
13:17:42 INFO  : 'ps7_post_config' command is executed.
13:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:17:43 INFO  : Memory regions updated for context APU
13:17:43 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:20:00 INFO  : Disconnected from the channel tcfchan#4.
13:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:20:01 INFO  : 'jtag frequency' command is executed.
13:20:01 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:01 INFO  : Context for 'APU' is selected.
13:20:02 INFO  : System reset is completed.
13:20:05 INFO  : 'after 3000' command is executed.
13:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:20:07 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:07 INFO  : Context for 'APU' is selected.
13:20:09 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:09 INFO  : Context for 'APU' is selected.
13:20:10 INFO  : 'ps7_init' command is executed.
13:20:10 INFO  : 'ps7_post_config' command is executed.
13:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:20:10 INFO  : Memory regions updated for context APU
13:20:10 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:26:29 INFO  : Disconnected from the channel tcfchan#5.
13:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:26:31 INFO  : 'jtag frequency' command is executed.
13:26:31 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:31 INFO  : Context for 'APU' is selected.
13:26:31 INFO  : System reset is completed.
13:26:34 INFO  : 'after 3000' command is executed.
13:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:26:36 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:26:36 INFO  : Context for 'APU' is selected.
13:26:38 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:38 INFO  : Context for 'APU' is selected.
13:26:38 INFO  : 'ps7_init' command is executed.
13:26:38 INFO  : 'ps7_post_config' command is executed.
13:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:26:39 INFO  : Memory regions updated for context APU
13:26:39 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:30:56 INFO  : Disconnected from the channel tcfchan#6.
13:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:30:57 INFO  : 'jtag frequency' command is executed.
13:30:57 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:57 INFO  : Context for 'APU' is selected.
13:30:57 INFO  : System reset is completed.
13:31:00 INFO  : 'after 3000' command is executed.
13:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:31:03 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:31:03 INFO  : Context for 'APU' is selected.
13:31:04 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:04 INFO  : Context for 'APU' is selected.
13:31:05 INFO  : 'ps7_init' command is executed.
13:31:05 INFO  : 'ps7_post_config' command is executed.
13:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:31:05 INFO  : Memory regions updated for context APU
13:31:05 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:31:52 INFO  : Disconnected from the channel tcfchan#7.
13:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:31:53 INFO  : 'jtag frequency' command is executed.
13:31:53 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:53 INFO  : Context for 'APU' is selected.
13:31:54 INFO  : System reset is completed.
13:31:57 INFO  : 'after 3000' command is executed.
13:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:31:59 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:31:59 INFO  : Context for 'APU' is selected.
13:32:01 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:01 INFO  : Context for 'APU' is selected.
13:32:01 INFO  : 'ps7_init' command is executed.
13:32:01 INFO  : 'ps7_post_config' command is executed.
13:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:32:01 INFO  : Memory regions updated for context APU
13:32:01 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:33:18 INFO  : Disconnected from the channel tcfchan#8.
13:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:33:19 INFO  : 'jtag frequency' command is executed.
13:33:19 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:19 INFO  : Context for 'APU' is selected.
13:33:19 INFO  : System reset is completed.
13:33:22 INFO  : 'after 3000' command is executed.
13:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:33:25 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:33:25 INFO  : Context for 'APU' is selected.
13:33:27 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:27 INFO  : Context for 'APU' is selected.
13:33:27 INFO  : 'ps7_init' command is executed.
13:33:27 INFO  : 'ps7_post_config' command is executed.
13:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:33:27 INFO  : Memory regions updated for context APU
13:33:27 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:35:16 INFO  : Disconnected from the channel tcfchan#9.
13:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:35:17 INFO  : 'jtag frequency' command is executed.
13:35:17 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:17 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : System reset is completed.
13:35:21 INFO  : 'after 3000' command is executed.
13:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:35:23 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:35:23 INFO  : Context for 'APU' is selected.
13:35:25 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:25 INFO  : Context for 'APU' is selected.
13:35:25 INFO  : 'ps7_init' command is executed.
13:35:25 INFO  : 'ps7_post_config' command is executed.
13:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:35:25 INFO  : Memory regions updated for context APU
13:35:25 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:36:09 INFO  : Disconnected from the channel tcfchan#10.
13:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:36:10 INFO  : 'jtag frequency' command is executed.
13:36:10 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:36:13 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:36:13 INFO  : Context for 'APU' is selected.
13:36:14 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:14 INFO  : Context for 'APU' is selected.
13:36:14 INFO  : 'stop' command is executed.
13:36:15 INFO  : 'ps7_init' command is executed.
13:36:15 INFO  : 'ps7_post_config' command is executed.
13:36:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:36:15 INFO  : Memory regions updated for context APU
13:36:15 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:38:39 INFO  : Disconnected from the channel tcfchan#11.
13:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:38:40 INFO  : 'jtag frequency' command is executed.
13:38:40 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:38:43 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:43 INFO  : Context for 'APU' is selected.
13:38:44 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:44 INFO  : Context for 'APU' is selected.
13:38:44 INFO  : 'stop' command is executed.
13:38:45 INFO  : 'ps7_init' command is executed.
13:38:45 INFO  : 'ps7_post_config' command is executed.
13:38:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:38:45 INFO  : Memory regions updated for context APU
13:38:45 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:43:13 INFO  : Disconnected from the channel tcfchan#12.
13:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:43:14 INFO  : 'jtag frequency' command is executed.
13:43:14 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:43:16 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:16 INFO  : Context for 'APU' is selected.
13:43:18 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:18 INFO  : Context for 'APU' is selected.
13:43:18 INFO  : 'stop' command is executed.
13:43:18 INFO  : 'ps7_init' command is executed.
13:43:18 INFO  : 'ps7_post_config' command is executed.
13:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:43:18 INFO  : Memory regions updated for context APU
13:43:18 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:52:03 INFO  : Disconnected from the channel tcfchan#13.
13:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:52:04 INFO  : 'jtag frequency' command is executed.
13:52:04 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:52:07 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:07 INFO  : Context for 'APU' is selected.
13:52:08 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:09 INFO  : Context for 'APU' is selected.
13:52:09 INFO  : 'stop' command is executed.
13:52:09 INFO  : 'ps7_init' command is executed.
13:52:09 INFO  : 'ps7_post_config' command is executed.
13:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:52:09 INFO  : Memory regions updated for context APU
13:52:09 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:54:10 INFO  : Disconnected from the channel tcfchan#14.
13:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:54:11 INFO  : 'jtag frequency' command is executed.
13:54:11 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:54:13 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:54:13 INFO  : Context for 'APU' is selected.
13:54:15 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:15 INFO  : Context for 'APU' is selected.
13:54:15 INFO  : 'stop' command is executed.
13:54:16 INFO  : 'ps7_init' command is executed.
13:54:16 INFO  : 'ps7_post_config' command is executed.
13:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:54:16 INFO  : Memory regions updated for context APU
13:54:16 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:54:55 INFO  : Disconnected from the channel tcfchan#15.
13:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:54:56 INFO  : 'jtag frequency' command is executed.
13:54:56 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:54:59 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:54:59 INFO  : Context for 'APU' is selected.
13:55:00 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:00 INFO  : Context for 'APU' is selected.
13:55:00 INFO  : 'stop' command is executed.
13:55:00 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
13:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
----------------End of Script----------------

13:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:56:36 INFO  : 'jtag frequency' command is executed.
13:56:36 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:56:38 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:56:38 INFO  : Context for 'APU' is selected.
13:56:38 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:38 INFO  : Context for 'APU' is selected.
13:56:38 INFO  : 'stop' command is executed.
13:56:39 INFO  : 'ps7_init' command is executed.
13:56:39 INFO  : 'ps7_post_config' command is executed.
13:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:56:39 INFO  : Memory regions updated for context APU
13:56:39 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:59:36 INFO  : Disconnected from the channel tcfchan#16.
13:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
13:59:37 INFO  : 'jtag frequency' command is executed.
13:59:37 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
13:59:39 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:39 INFO  : Context for 'APU' is selected.
13:59:41 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:41 INFO  : Context for 'APU' is selected.
13:59:41 INFO  : 'stop' command is executed.
13:59:42 INFO  : 'ps7_init' command is executed.
13:59:42 INFO  : 'ps7_post_config' command is executed.
13:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:59:42 INFO  : Memory regions updated for context APU
13:59:42 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:03:01 INFO  : Disconnected from the channel tcfchan#17.
14:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:03:02 INFO  : 'jtag frequency' command is executed.
14:03:02 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:03:04 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:04 INFO  : Context for 'APU' is selected.
14:03:06 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:06 INFO  : Context for 'APU' is selected.
14:03:06 INFO  : 'stop' command is executed.
14:03:07 INFO  : 'ps7_init' command is executed.
14:03:07 INFO  : 'ps7_post_config' command is executed.
14:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:03:07 INFO  : Memory regions updated for context APU
14:03:07 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:03:22 INFO  : Disconnected from the channel tcfchan#18.
14:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:03:23 INFO  : 'jtag frequency' command is executed.
14:03:23 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:03:25 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:26 INFO  : Context for 'APU' is selected.
14:03:27 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:27 INFO  : Context for 'APU' is selected.
14:03:27 INFO  : 'stop' command is executed.
14:03:28 INFO  : 'ps7_init' command is executed.
14:03:28 INFO  : 'ps7_post_config' command is executed.
14:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:03:28 INFO  : Memory regions updated for context APU
14:03:28 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:08:12 INFO  : Disconnected from the channel tcfchan#19.
14:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE3CBA' is selected.
14:08:13 INFO  : 'jtag frequency' command is executed.
14:08:13 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE3CBA" && level==0} -index 1' command is executed.
14:08:15 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:16 INFO  : Context for 'APU' is selected.
14:08:17 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:17 INFO  : Context for 'APU' is selected.
14:08:17 INFO  : 'stop' command is executed.
14:08:18 INFO  : 'ps7_init' command is executed.
14:08:18 INFO  : 'ps7_post_config' command is executed.
14:08:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE3CBA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE3CBA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE3CBA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:08:18 INFO  : Memory regions updated for context APU
14:08:18 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:08:47 INFO  : Disconnected from the channel tcfchan#20.
14:09:09 INFO  : Registering command handlers for SDK TCF services
14:09:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\temp_xsdb_launch_script.tcl
14:09:11 INFO  : XSCT server has started successfully.
14:09:11 INFO  : Successfully done setting XSCT server connection channel  
14:09:11 INFO  : Successfully done setting SDK workspace  
14:09:11 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper.hdf.
14:09:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:13:08 INFO  : 'jtag frequency' command is executed.
14:13:08 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:13:10 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:10 INFO  : Context for 'APU' is selected.
14:13:10 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:11 INFO  : Context for 'APU' is selected.
14:13:11 INFO  : 'stop' command is executed.
14:13:11 INFO  : 'ps7_init' command is executed.
14:13:11 INFO  : 'ps7_post_config' command is executed.
14:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:13:11 INFO  : Memory regions updated for context APU
14:13:11 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:13:44 INFO  : Disconnected from the channel tcfchan#1.
14:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:13:45 INFO  : 'jtag frequency' command is executed.
14:13:45 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:45 INFO  : Context for 'APU' is selected.
14:13:45 INFO  : System reset is completed.
14:13:48 INFO  : 'after 3000' command is executed.
14:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:13:51 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:51 INFO  : Context for 'APU' is selected.
14:13:52 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:52 INFO  : Context for 'APU' is selected.
14:13:53 INFO  : 'ps7_init' command is executed.
14:13:53 INFO  : 'ps7_post_config' command is executed.
14:13:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:13:53 INFO  : Memory regions updated for context APU
14:13:53 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:14:43 INFO  : Disconnected from the channel tcfchan#2.
14:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:14:44 INFO  : 'fpga -state' command is executed.
14:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:14:44 INFO  : 'jtag frequency' command is executed.
14:14:44 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:44 INFO  : Context for 'APU' is selected.
14:14:46 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:46 INFO  : Context for 'APU' is selected.
14:14:46 INFO  : 'stop' command is executed.
14:14:47 INFO  : 'ps7_init' command is executed.
14:14:47 INFO  : 'ps7_post_config' command is executed.
14:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:47 INFO  : The application 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:47 INFO  : Memory regions updated for context APU
14:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:47 INFO  : 'con' command is executed.
14:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

14:14:47 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multi_test.elf_on_local.tcl'
14:15:33 INFO  : Disconnected from the channel tcfchan#3.
14:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:15:34 INFO  : 'fpga -state' command is executed.
14:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:15:34 INFO  : 'jtag frequency' command is executed.
14:15:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:34 INFO  : Context for 'APU' is selected.
14:15:36 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:15:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:36 INFO  : Context for 'APU' is selected.
14:15:36 INFO  : 'stop' command is executed.
14:15:36 INFO  : 'ps7_init' command is executed.
14:15:36 INFO  : 'ps7_post_config' command is executed.
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:37 INFO  : The application 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:37 INFO  : Memory regions updated for context APU
14:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:37 INFO  : 'con' command is executed.
14:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

14:15:37 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multi_test.elf_on_local.tcl'
14:19:58 INFO  : Disconnected from the channel tcfchan#4.
14:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:19:59 INFO  : 'fpga -state' command is executed.
14:19:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:19:59 INFO  : 'jtag frequency' command is executed.
14:19:59 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:59 INFO  : Context for 'APU' is selected.
14:20:01 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:01 INFO  : Context for 'APU' is selected.
14:20:01 INFO  : 'stop' command is executed.
14:20:02 INFO  : 'ps7_init' command is executed.
14:20:02 INFO  : 'ps7_post_config' command is executed.
14:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:02 INFO  : The application 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:02 INFO  : Memory regions updated for context APU
14:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:02 INFO  : 'con' command is executed.
14:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

14:20:02 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multi_test.elf_on_local.tcl'
14:20:22 INFO  : Disconnected from the channel tcfchan#5.
14:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:20:23 INFO  : 'fpga -state' command is executed.
14:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:20:24 INFO  : 'jtag frequency' command is executed.
14:20:24 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:24 INFO  : Context for 'APU' is selected.
14:20:25 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:25 INFO  : Context for 'APU' is selected.
14:20:25 INFO  : 'stop' command is executed.
14:20:26 INFO  : 'ps7_init' command is executed.
14:20:26 INFO  : 'ps7_post_config' command is executed.
14:20:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:27 INFO  : The application 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:27 INFO  : Memory regions updated for context APU
14:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:27 INFO  : 'con' command is executed.
14:20:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

14:20:27 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multi_test.elf_on_local.tcl'
14:20:56 INFO  : Disconnected from the channel tcfchan#6.
14:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:20:57 INFO  : 'fpga -state' command is executed.
14:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:20:57 INFO  : 'jtag frequency' command is executed.
14:20:57 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:57 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : 'stop' command is executed.
14:21:00 INFO  : 'ps7_init' command is executed.
14:21:00 INFO  : 'ps7_post_config' command is executed.
14:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:00 INFO  : The application 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:00 INFO  : Memory regions updated for context APU
14:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:00 INFO  : 'con' command is executed.
14:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

14:21:00 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multi_test.elf_on_local.tcl'
14:28:00 INFO  : Disconnected from the channel tcfchan#7.
14:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
14:28:01 INFO  : 'fpga -state' command is executed.
14:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
14:28:01 INFO  : 'jtag frequency' command is executed.
14:28:01 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:01 INFO  : Context for 'APU' is selected.
14:28:03 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:03 INFO  : Context for 'APU' is selected.
14:28:03 INFO  : 'stop' command is executed.
14:28:04 INFO  : 'ps7_init' command is executed.
14:28:04 INFO  : 'ps7_post_config' command is executed.
14:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:04 INFO  : The application 'C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab3/Lab3.sdk/multi_test/Debug/multi_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:04 INFO  : Memory regions updated for context APU
14:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:04 INFO  : 'con' command is executed.
14:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

14:28:04 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab3\Lab3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_multi_test.elf_on_local.tcl'
17:53:24 INFO  : Disconnected from the channel tcfchan#8.
