library ieee;
use ieee.std_logic_1164.all;

entity Shift_Register_8Bit is
port(

);
end;

architecture one of Shift_Register_8Bit is
begin

end;