# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_13.srcs/sources_1/new/myAndN.vhd" \
"../../../../guia_13.srcs/sim_1/new/myAndN_tb.vhd" \

# Do not sort compile order
nosort
