;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14.12.2018. 12:55:16
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x24E50000  	9445
0x0008	0x248D0000  	9357
0x000C	0x248D0000  	9357
0x0010	0x248D0000  	9357
0x0014	0x248D0000  	9357
0x0018	0x248D0000  	9357
0x001C	0x248D0000  	9357
0x0020	0x248D0000  	9357
0x0024	0x248D0000  	9357
0x0028	0x248D0000  	9357
0x002C	0x248D0000  	9357
0x0030	0x248D0000  	9357
0x0034	0x248D0000  	9357
0x0038	0x248D0000  	9357
0x003C	0x248D0000  	9357
0x0040	0x248D0000  	9357
0x0044	0x248D0000  	9357
0x0048	0x248D0000  	9357
0x004C	0x248D0000  	9357
0x0050	0x248D0000  	9357
0x0054	0x248D0000  	9357
0x0058	0x248D0000  	9357
0x005C	0x248D0000  	9357
0x0060	0x248D0000  	9357
0x0064	0x248D0000  	9357
0x0068	0x248D0000  	9357
0x006C	0x248D0000  	9357
0x0070	0x248D0000  	9357
0x0074	0x248D0000  	9357
0x0078	0x248D0000  	9357
0x007C	0x248D0000  	9357
0x0080	0x248D0000  	9357
0x0084	0x248D0000  	9357
0x0088	0x248D0000  	9357
0x008C	0x248D0000  	9357
0x0090	0x248D0000  	9357
0x0094	0x248D0000  	9357
0x0098	0x248D0000  	9357
0x009C	0x248D0000  	9357
0x00A0	0x248D0000  	9357
0x00A4	0x248D0000  	9357
0x00A8	0x248D0000  	9357
0x00AC	0x248D0000  	9357
0x00B0	0x248D0000  	9357
0x00B4	0x248D0000  	9357
0x00B8	0x248D0000  	9357
0x00BC	0x248D0000  	9357
0x00C0	0x248D0000  	9357
0x00C4	0x248D0000  	9357
0x00C8	0x248D0000  	9357
0x00CC	0x248D0000  	9357
0x00D0	0x248D0000  	9357
0x00D4	0x248D0000  	9357
0x00D8	0x248D0000  	9357
0x00DC	0x248D0000  	9357
0x00E0	0x248D0000  	9357
0x00E4	0x248D0000  	9357
0x00E8	0x248D0000  	9357
0x00EC	0x248D0000  	9357
0x00F0	0x248D0000  	9357
0x00F4	0x248D0000  	9357
0x00F8	0x248D0000  	9357
0x00FC	0x248D0000  	9357
0x0100	0x248D0000  	9357
0x0104	0x248D0000  	9357
0x0108	0x248D0000  	9357
0x010C	0x248D0000  	9357
0x0110	0x248D0000  	9357
0x0114	0x248D0000  	9357
0x0118	0x248D0000  	9357
0x011C	0x248D0000  	9357
0x0120	0x248D0000  	9357
0x0124	0x248D0000  	9357
0x0128	0x248D0000  	9357
0x012C	0x248D0000  	9357
0x0130	0x248D0000  	9357
0x0134	0x248D0000  	9357
0x0138	0x248D0000  	9357
0x013C	0x248D0000  	9357
0x0140	0x248D0000  	9357
0x0144	0x248D0000  	9357
0x0148	0x248D0000  	9357
0x014C	0x248D0000  	9357
0x0150	0x248D0000  	9357
0x0154	0x248D0000  	9357
0x0158	0x248D0000  	9357
0x015C	0x248D0000  	9357
0x0160	0x248D0000  	9357
0x0164	0x248D0000  	9357
0x0168	0x248D0000  	9357
0x016C	0x248D0000  	9357
0x0170	0x248D0000  	9357
0x0174	0x248D0000  	9357
0x0178	0x248D0000  	9357
0x017C	0x248D0000  	9357
0x0180	0x248D0000  	9357
0x0184	0x248D0000  	9357
; end of ____SysVT
_main:
;Click_TempHum10_STM.c, 72 :: 		void main()
0x24E4	0xF000F810  BL	9480
0x24E8	0xF7FFFFD4  BL	9364
0x24EC	0xF000FB64  BL	11192
0x24F0	0xF7FFFFE6  BL	9408
0x24F4	0xF000FB04  BL	11008
;Click_TempHum10_STM.c, 74 :: 		systemInit();
0x24F8	0xF7FFFFA8  BL	_systemInit+0
;Click_TempHum10_STM.c, 75 :: 		applicationInit();
0x24FC	0xF7FFFF64  BL	_applicationInit+0
;Click_TempHum10_STM.c, 77 :: 		while (1)
L_main2:
;Click_TempHum10_STM.c, 79 :: 		applicationTask();
0x2500	0xF7FFFF1E  BL	_applicationTask+0
;Click_TempHum10_STM.c, 80 :: 		}
0x2504	0xE7FC    B	L_main2
;Click_TempHum10_STM.c, 81 :: 		}
L_end_main:
L__main_end_loop:
0x2506	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x232C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x232E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x2332	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x2336	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x233A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x233C	0xB001    ADD	SP, SP, #4
0x233E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x2410	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x2412	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x2416	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x241A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x241E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x2420	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x2424	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x2426	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x2428	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x242A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x242E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x2432	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x2434	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x2438	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x243A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x243C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x2440	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x2444	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x2446	0xB001    ADD	SP, SP, #4
0x2448	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_TempHum10_STM.c, 34 :: 		void systemInit()
0x244C	0xB081    SUB	SP, SP, #4
0x244E	0xF8CDE000  STR	LR, [SP, #0]
;Click_TempHum10_STM.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2452	0x2200    MOVS	R2, #0
0x2454	0x2102    MOVS	R1, #2
0x2456	0x2000    MOVS	R0, #0
0x2458	0xF7FFFCFE  BL	_mikrobus_gpioInit+0
;Click_TempHum10_STM.c, 37 :: 		mikrobus_i2cInit( _MIKROBUS1, &_TEMPHUM10_I2C_CFG[0] );
0x245C	0x4809    LDR	R0, [PC, #36]
0x245E	0x4601    MOV	R1, R0
0x2460	0x2000    MOVS	R0, #0
0x2462	0xF7FFFEC9  BL	_mikrobus_i2cInit+0
;Click_TempHum10_STM.c, 38 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x2466	0xF2425180  MOVW	R1, #9600
0x246A	0x2020    MOVS	R0, #32
0x246C	0xF7FFFEDC  BL	_mikrobus_logInit+0
;Click_TempHum10_STM.c, 39 :: 		mikrobus_logWrite(" --- System Init ---", _LOG_LINE);
0x2470	0x4805    LDR	R0, [PC, #20]
0x2472	0x2102    MOVS	R1, #2
0x2474	0xF7FFFEFC  BL	_mikrobus_logWrite+0
;Click_TempHum10_STM.c, 40 :: 		Delay_100ms();
0x2478	0xF7FFFE92  BL	_Delay_100ms+0
;Click_TempHum10_STM.c, 41 :: 		}
L_end_systemInit:
0x247C	0xF8DDE000  LDR	LR, [SP, #0]
0x2480	0xB001    ADD	SP, SP, #4
0x2482	0x4770    BX	LR
0x2484	0x20EC0000  	__TEMPHUM10_I2C_CFG+0
0x2488	0x00002000  	?lstr1_Click_TempHum10_STM+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F407VG.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1E58	0xB081    SUB	SP, SP, #4
0x1E5A	0xF8CDE000  STR	LR, [SP, #0]
0x1E5E	0xFA5FFB81  UXTB	R11, R1
0x1E62	0xFA5FFC82  UXTB	R12, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 44 (R11)
; direction start address is: 48 (R12)
;easymx_v7_STM32F407VG.c, 164 :: 		switch( bus )
0x1E66	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F407VG.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x1E68	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x1E6C	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x1E70	0xF7FFFD0E  BL	easymx_v7_STM32F407VG__gpioInit_1+0
0x1E74	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F407VG.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
0x1E76	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x1E7A	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x1E7E	0xF7FFFE67  BL	easymx_v7_STM32F407VG__gpioInit_2+0
0x1E82	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F407VG.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x1E84	0x2001    MOVS	R0, #1
0x1E86	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F407VG.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
; bus start address is: 0 (R0)
0x1E88	0x2800    CMP	R0, #0
0x1E8A	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x1E8C	0x2801    CMP	R0, #1
0x1E8E	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 44 (R11)
; direction end address is: 48 (R12)
0x1E90	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F407VG.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x1E92	0xF8DDE000  LDR	LR, [SP, #0]
0x1E96	0xB001    ADD	SP, SP, #4
0x1E98	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F407VG__gpioInit_1:
;__em_f407vg_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1890	0xB081    SUB	SP, SP, #4
0x1892	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f407vg_gpio.c, 83 :: 		switch( pin )
0x1896	0xE0A9    B	L_easymx_v7_STM32F407VG__gpioInit_10
; pin end address is: 0 (R0)
;__em_f407vg_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F407VG__gpioInit_12:
0x1898	0x2901    CMP	R1, #1
0x189A	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_13
; dir end address is: 4 (R1)
0x189C	0xF2400110  MOVW	R1, #16
0x18A0	0x4865    LDR	R0, [PC, #404]
0x18A2	0xF7FFFE3D  BL	_GPIO_Digital_Input+0
0x18A6	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_14
L_easymx_v7_STM32F407VG__gpioInit_13:
0x18A8	0xF2400110  MOVW	R1, #16
0x18AC	0x4862    LDR	R0, [PC, #392]
0x18AE	0xF7FFFDCF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_14:
0x18B2	0xE0BB    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F407VG__gpioInit_15:
; dir start address is: 4 (R1)
0x18B4	0x2901    CMP	R1, #1
0x18B6	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_16
; dir end address is: 4 (R1)
0x18B8	0xF2400104  MOVW	R1, #4
0x18BC	0x485F    LDR	R0, [PC, #380]
0x18BE	0xF7FFFE2F  BL	_GPIO_Digital_Input+0
0x18C2	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_17
L_easymx_v7_STM32F407VG__gpioInit_16:
0x18C4	0xF2400104  MOVW	R1, #4
0x18C8	0x485C    LDR	R0, [PC, #368]
0x18CA	0xF7FFFDC1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_17:
0x18CE	0xE0AD    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F407VG__gpioInit_18:
; dir start address is: 4 (R1)
0x18D0	0x2901    CMP	R1, #1
0x18D2	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_19
; dir end address is: 4 (R1)
0x18D4	0xF2420100  MOVW	R1, #8192
0x18D8	0x4859    LDR	R0, [PC, #356]
0x18DA	0xF7FFFE21  BL	_GPIO_Digital_Input+0
0x18DE	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_110
L_easymx_v7_STM32F407VG__gpioInit_19:
0x18E0	0xF2420100  MOVW	R1, #8192
0x18E4	0x4856    LDR	R0, [PC, #344]
0x18E6	0xF7FFFDB3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_110:
0x18EA	0xE09F    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F407VG__gpioInit_111:
; dir start address is: 4 (R1)
0x18EC	0x2901    CMP	R1, #1
0x18EE	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_112
; dir end address is: 4 (R1)
0x18F0	0xF2404100  MOVW	R1, #1024
0x18F4	0x4851    LDR	R0, [PC, #324]
0x18F6	0xF7FFFE13  BL	_GPIO_Digital_Input+0
0x18FA	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_113
L_easymx_v7_STM32F407VG__gpioInit_112:
0x18FC	0xF2404100  MOVW	R1, #1024
0x1900	0x484E    LDR	R0, [PC, #312]
0x1902	0xF7FFFDA5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_113:
0x1906	0xE091    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F407VG__gpioInit_114:
; dir start address is: 4 (R1)
0x1908	0x2901    CMP	R1, #1
0x190A	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_115
; dir end address is: 4 (R1)
0x190C	0xF6400100  MOVW	R1, #2048
0x1910	0x484A    LDR	R0, [PC, #296]
0x1912	0xF7FFFE05  BL	_GPIO_Digital_Input+0
0x1916	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_116
L_easymx_v7_STM32F407VG__gpioInit_115:
0x1918	0xF6400100  MOVW	R1, #2048
0x191C	0x4847    LDR	R0, [PC, #284]
0x191E	0xF7FFFD97  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_116:
0x1922	0xE083    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F407VG__gpioInit_117:
; dir start address is: 4 (R1)
0x1924	0x2901    CMP	R1, #1
0x1926	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_118
; dir end address is: 4 (R1)
0x1928	0xF2410100  MOVW	R1, #4096
0x192C	0x4843    LDR	R0, [PC, #268]
0x192E	0xF7FFFDF7  BL	_GPIO_Digital_Input+0
0x1932	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_119
L_easymx_v7_STM32F407VG__gpioInit_118:
0x1934	0xF2410100  MOVW	R1, #4096
0x1938	0x4840    LDR	R0, [PC, #256]
0x193A	0xF7FFFD89  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_119:
0x193E	0xE075    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F407VG__gpioInit_120:
; dir start address is: 4 (R1)
0x1940	0x2901    CMP	R1, #1
0x1942	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_121
; dir end address is: 4 (R1)
0x1944	0xF2400101  MOVW	R1, #1
0x1948	0x483B    LDR	R0, [PC, #236]
0x194A	0xF7FFFDE9  BL	_GPIO_Digital_Input+0
0x194E	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_122
L_easymx_v7_STM32F407VG__gpioInit_121:
0x1950	0xF2400101  MOVW	R1, #1
0x1954	0x4838    LDR	R0, [PC, #224]
0x1956	0xF7FFFD7B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_122:
0x195A	0xE067    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F407VG__gpioInit_123:
; dir start address is: 4 (R1)
0x195C	0x2901    CMP	R1, #1
0x195E	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_124
; dir end address is: 4 (R1)
0x1960	0xF2404100  MOVW	R1, #1024
0x1964	0x4836    LDR	R0, [PC, #216]
0x1966	0xF7FFFDDB  BL	_GPIO_Digital_Input+0
0x196A	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_125
L_easymx_v7_STM32F407VG__gpioInit_124:
0x196C	0xF2404100  MOVW	R1, #1024
0x1970	0x4833    LDR	R0, [PC, #204]
0x1972	0xF7FFFD6D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_125:
0x1976	0xE059    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F407VG__gpioInit_126:
; dir start address is: 4 (R1)
0x1978	0x2901    CMP	R1, #1
0x197A	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_127
; dir end address is: 4 (R1)
0x197C	0xF2402100  MOVW	R1, #512
0x1980	0x482F    LDR	R0, [PC, #188]
0x1982	0xF7FFFDCD  BL	_GPIO_Digital_Input+0
0x1986	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_128
L_easymx_v7_STM32F407VG__gpioInit_127:
0x1988	0xF2402100  MOVW	R1, #512
0x198C	0x482C    LDR	R0, [PC, #176]
0x198E	0xF7FFFD5F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_128:
0x1992	0xE04B    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F407VG__gpioInit_129:
; dir start address is: 4 (R1)
0x1994	0x2901    CMP	R1, #1
0x1996	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_130
; dir end address is: 4 (R1)
0x1998	0xF2401100  MOVW	R1, #256
0x199C	0x4828    LDR	R0, [PC, #160]
0x199E	0xF7FFFDBF  BL	_GPIO_Digital_Input+0
0x19A2	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_131
L_easymx_v7_STM32F407VG__gpioInit_130:
0x19A4	0xF2401100  MOVW	R1, #256
0x19A8	0x4825    LDR	R0, [PC, #148]
0x19AA	0xF7FFFD51  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_131:
0x19AE	0xE03D    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F407VG__gpioInit_132:
; dir start address is: 4 (R1)
0x19B0	0x2901    CMP	R1, #1
0x19B2	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_133
; dir end address is: 4 (R1)
0x19B4	0xF2400140  MOVW	R1, #64
0x19B8	0x4822    LDR	R0, [PC, #136]
0x19BA	0xF7FFFDB1  BL	_GPIO_Digital_Input+0
0x19BE	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_134
L_easymx_v7_STM32F407VG__gpioInit_133:
0x19C0	0xF2400140  MOVW	R1, #64
0x19C4	0x481F    LDR	R0, [PC, #124]
0x19C6	0xF7FFFD43  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_134:
0x19CA	0xE02F    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F407VG__gpioInit_135:
; dir start address is: 4 (R1)
0x19CC	0x2901    CMP	R1, #1
0x19CE	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_136
; dir end address is: 4 (R1)
0x19D0	0xF2400180  MOVW	R1, #128
0x19D4	0x481B    LDR	R0, [PC, #108]
0x19D6	0xF7FFFDA3  BL	_GPIO_Digital_Input+0
0x19DA	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_137
L_easymx_v7_STM32F407VG__gpioInit_136:
0x19DC	0xF2400180  MOVW	R1, #128
0x19E0	0x4818    LDR	R0, [PC, #96]
0x19E2	0xF7FFFD35  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_137:
0x19E6	0xE021    B	L_easymx_v7_STM32F407VG__gpioInit_11
;__em_f407vg_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F407VG__gpioInit_138:
0x19E8	0x2001    MOVS	R0, #1
0x19EA	0xE020    B	L_end__gpioInit_1
;__em_f407vg_gpio.c, 98 :: 		}
L_easymx_v7_STM32F407VG__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x19EC	0x2800    CMP	R0, #0
0x19EE	0xF43FAF53  BEQ	L_easymx_v7_STM32F407VG__gpioInit_12
0x19F2	0x2801    CMP	R0, #1
0x19F4	0xF43FAF5E  BEQ	L_easymx_v7_STM32F407VG__gpioInit_15
0x19F8	0x2802    CMP	R0, #2
0x19FA	0xF43FAF69  BEQ	L_easymx_v7_STM32F407VG__gpioInit_18
0x19FE	0x2803    CMP	R0, #3
0x1A00	0xF43FAF74  BEQ	L_easymx_v7_STM32F407VG__gpioInit_111
0x1A04	0x2804    CMP	R0, #4
0x1A06	0xF43FAF7F  BEQ	L_easymx_v7_STM32F407VG__gpioInit_114
0x1A0A	0x2805    CMP	R0, #5
0x1A0C	0xF43FAF8A  BEQ	L_easymx_v7_STM32F407VG__gpioInit_117
0x1A10	0x2806    CMP	R0, #6
0x1A12	0xF43FAF95  BEQ	L_easymx_v7_STM32F407VG__gpioInit_120
0x1A16	0x2807    CMP	R0, #7
0x1A18	0xD0A0    BEQ	L_easymx_v7_STM32F407VG__gpioInit_123
0x1A1A	0x2808    CMP	R0, #8
0x1A1C	0xD0AC    BEQ	L_easymx_v7_STM32F407VG__gpioInit_126
0x1A1E	0x2809    CMP	R0, #9
0x1A20	0xD0B8    BEQ	L_easymx_v7_STM32F407VG__gpioInit_129
0x1A22	0x280A    CMP	R0, #10
0x1A24	0xD0C4    BEQ	L_easymx_v7_STM32F407VG__gpioInit_132
0x1A26	0x280B    CMP	R0, #11
0x1A28	0xD0D0    BEQ	L_easymx_v7_STM32F407VG__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1A2A	0xE7DD    B	L_easymx_v7_STM32F407VG__gpioInit_138
L_easymx_v7_STM32F407VG__gpioInit_11:
;__em_f407vg_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1A2C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f407vg_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1A2E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A32	0xB001    ADD	SP, SP, #4
0x1A34	0x4770    BX	LR
0x1A36	0xBF00    NOP
0x1A38	0x00004002  	GPIOA_BASE+0
0x1A3C	0x08004002  	GPIOC_BASE+0
0x1A40	0x0C004002  	GPIOD_BASE+0
0x1A44	0x04004002  	GPIOB_BASE+0
; end of easymx_v7_STM32F407VG__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1520	0xB081    SUB	SP, SP, #4
0x1522	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x1526	0xF04F0242  MOV	R2, #66
0x152A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x152C	0xF7FFFD18  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x1530	0xF8DDE000  LDR	LR, [SP, #0]
0x1534	0xB001    ADD	SP, SP, #4
0x1536	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0F60	0xB084    SUB	SP, SP, #16
0x0F62	0xF8CDE000  STR	LR, [SP, #0]
0x0F66	0xB28D    UXTH	R5, R1
0x0F68	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0F6A	0x4B86    LDR	R3, [PC, #536]
0x0F6C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0F70	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0F72	0x4618    MOV	R0, R3
0x0F74	0xF7FFF9A6  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0F78	0xF1B50FFF  CMP	R5, #255
0x0F7C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0F7E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0F80	0x4B81    LDR	R3, [PC, #516]
0x0F82	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0F86	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0F88	0x4B80    LDR	R3, [PC, #512]
0x0F8A	0x429E    CMP	R6, R3
0x0F8C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0F8E	0xF2455355  MOVW	R3, #21845
0x0F92	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0F96	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0F98	0x1D3D    ADDS	R5, R7, #4
0x0F9A	0x682C    LDR	R4, [R5, #0]
0x0F9C	0xF06F03FF  MVN	R3, #255
0x0FA0	0xEA040303  AND	R3, R4, R3, LSL #0
0x0FA4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0FA6	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0FAA	0x682C    LDR	R4, [R5, #0]
0x0FAC	0xF64F73FF  MOVW	R3, #65535
0x0FB0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0FB4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0FB6	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0FB8	0x2E42    CMP	R6, #66
0x0FBA	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0FBC	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0FBE	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0FC0	0x4B73    LDR	R3, [PC, #460]
0x0FC2	0x429D    CMP	R5, R3
0x0FC4	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0FC6	0x4B71    LDR	R3, [PC, #452]
0x0FC8	0x429E    CMP	R6, R3
0x0FCA	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0FCC	0xF04F3355  MOV	R3, #1431655765
0x0FD0	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0FD2	0x1D3C    ADDS	R4, R7, #4
0x0FD4	0x2300    MOVS	R3, #0
0x0FD6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0FD8	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0FDC	0xF04F33FF  MOV	R3, #-1
0x0FE0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0FE2	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0FE4	0x2E42    CMP	R6, #66
0x0FE6	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0FE8	0x2300    MOVS	R3, #0
0x0FEA	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0FEC	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0FEE	0xF0060301  AND	R3, R6, #1
0x0FF2	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0FF4	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0FF6	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0FF8	0xF0060308  AND	R3, R6, #8
0x0FFC	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0FFE	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x1000	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x1002	0xF0060304  AND	R3, R6, #4
0x1006	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x1008	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x100A	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x100C	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x100E	0x4B61    LDR	R3, [PC, #388]
0x1010	0xEA060303  AND	R3, R6, R3, LSL #0
0x1014	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x1016	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x1018	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x101A	0xF4066380  AND	R3, R6, #1024
0x101E	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x1020	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x1022	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x1024	0xF4067300  AND	R3, R6, #512
0x1028	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x102A	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x102C	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x102E	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x1030	0xF0060320  AND	R3, R6, #32
0x1034	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x1036	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x1038	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x103A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x103C	0xF4067380  AND	R3, R6, #256
0x1040	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x1042	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x1044	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x1046	0xF0060380  AND	R3, R6, #128
0x104A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x104C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x104E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x1050	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x1052	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x1056	0x9201    STR	R2, [SP, #4]
0x1058	0xFA1FF985  UXTH	R9, R5
0x105C	0x46B0    MOV	R8, R6
0x105E	0x4606    MOV	R6, R0
0x1060	0x4618    MOV	R0, R3
0x1062	0x460A    MOV	R2, R1
0x1064	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x1066	0xF1BA0F10  CMP	R10, #16
0x106A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x106E	0xF04F0301  MOV	R3, #1
0x1072	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x1076	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x107A	0x42A3    CMP	R3, R4
0x107C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x1080	0xEA4F044A  LSL	R4, R10, #1
0x1084	0xF04F0303  MOV	R3, #3
0x1088	0x40A3    LSLS	R3, R4
0x108A	0x43DC    MVN	R4, R3
0x108C	0x683B    LDR	R3, [R7, #0]
0x108E	0x4023    ANDS	R3, R4
0x1090	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x1092	0xEA4F034A  LSL	R3, R10, #1
0x1096	0xFA06F403  LSL	R4, R6, R3
0x109A	0x683B    LDR	R3, [R7, #0]
0x109C	0x4323    ORRS	R3, R4
0x109E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x10A0	0xF008030C  AND	R3, R8, #12
0x10A4	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x10A6	0xF2070508  ADDW	R5, R7, #8
0x10AA	0xEA4F044A  LSL	R4, R10, #1
0x10AE	0xF04F0303  MOV	R3, #3
0x10B2	0x40A3    LSLS	R3, R4
0x10B4	0x43DC    MVN	R4, R3
0x10B6	0x682B    LDR	R3, [R5, #0]
0x10B8	0x4023    ANDS	R3, R4
0x10BA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x10BC	0xF2070508  ADDW	R5, R7, #8
0x10C0	0xEA4F034A  LSL	R3, R10, #1
0x10C4	0xFA02F403  LSL	R4, R2, R3
0x10C8	0x682B    LDR	R3, [R5, #0]
0x10CA	0x4323    ORRS	R3, R4
0x10CC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x10CE	0x1D3D    ADDS	R5, R7, #4
0x10D0	0xFA1FF48A  UXTH	R4, R10
0x10D4	0xF04F0301  MOV	R3, #1
0x10D8	0x40A3    LSLS	R3, R4
0x10DA	0x43DC    MVN	R4, R3
0x10DC	0x682B    LDR	R3, [R5, #0]
0x10DE	0x4023    ANDS	R3, R4
0x10E0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x10E2	0x1D3D    ADDS	R5, R7, #4
0x10E4	0xFA1FF48A  UXTH	R4, R10
0x10E8	0xB28B    UXTH	R3, R1
0x10EA	0xFA03F404  LSL	R4, R3, R4
0x10EE	0xB2A4    UXTH	R4, R4
0x10F0	0x682B    LDR	R3, [R5, #0]
0x10F2	0x4323    ORRS	R3, R4
0x10F4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x10F6	0xF207050C  ADDW	R5, R7, #12
0x10FA	0xFA1FF38A  UXTH	R3, R10
0x10FE	0x005C    LSLS	R4, R3, #1
0x1100	0xB2A4    UXTH	R4, R4
0x1102	0xF04F0303  MOV	R3, #3
0x1106	0x40A3    LSLS	R3, R4
0x1108	0x43DC    MVN	R4, R3
0x110A	0x682B    LDR	R3, [R5, #0]
0x110C	0x4023    ANDS	R3, R4
0x110E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x1110	0xF207050C  ADDW	R5, R7, #12
0x1114	0xEA4F034A  LSL	R3, R10, #1
0x1118	0xFA00F403  LSL	R4, R0, R3
0x111C	0x682B    LDR	R3, [R5, #0]
0x111E	0x4323    ORRS	R3, R4
0x1120	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x1122	0xF0080308  AND	R3, R8, #8
0x1126	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x1128	0xF4080370  AND	R3, R8, #15728640
0x112C	0x0D1B    LSRS	R3, R3, #20
0x112E	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x1132	0xF1BA0F07  CMP	R10, #7
0x1136	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x1138	0xF2070324  ADDW	R3, R7, #36
0x113C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x113E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x1142	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x1144	0xF2070320  ADDW	R3, R7, #32
0x1148	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x114A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x114C	0x00AC    LSLS	R4, R5, #2
0x114E	0xF04F030F  MOV	R3, #15
0x1152	0x40A3    LSLS	R3, R4
0x1154	0x43DC    MVN	R4, R3
0x1156	0x9B02    LDR	R3, [SP, #8]
0x1158	0x681B    LDR	R3, [R3, #0]
0x115A	0xEA030404  AND	R4, R3, R4, LSL #0
0x115E	0x9B02    LDR	R3, [SP, #8]
0x1160	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x1162	0xF89D400C  LDRB	R4, [SP, #12]
0x1166	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x1168	0x409C    LSLS	R4, R3
0x116A	0x9B02    LDR	R3, [SP, #8]
0x116C	0x681B    LDR	R3, [R3, #0]
0x116E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x1172	0x9B02    LDR	R3, [SP, #8]
0x1174	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x1176	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x117A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x117C	0xF8DDE000  LDR	LR, [SP, #0]
0x1180	0xB004    ADD	SP, SP, #16
0x1182	0x4770    BX	LR
0x1184	0xFC00FFFF  	#-1024
0x1188	0x0000FFFF  	#-65536
0x118C	0x00140008  	#524308
0x1190	0xFFFF0000  	#65535
0x1194	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x02C4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x02C6	0x491E    LDR	R1, [PC, #120]
0x02C8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x02CC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x02CE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x02D0	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x02D2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x02D4	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x02D6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x02D8	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x02DA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x02DC	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x02DE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x02E0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x02E2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x02E4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x02E6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x02E8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x02EA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x02EC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x02EE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x02F0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x02F2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x02F6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x02F8	0x4912    LDR	R1, [PC, #72]
0x02FA	0x4288    CMP	R0, R1
0x02FC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x02FE	0x4912    LDR	R1, [PC, #72]
0x0300	0x4288    CMP	R0, R1
0x0302	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0304	0x4911    LDR	R1, [PC, #68]
0x0306	0x4288    CMP	R0, R1
0x0308	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x030A	0x4911    LDR	R1, [PC, #68]
0x030C	0x4288    CMP	R0, R1
0x030E	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0310	0x4910    LDR	R1, [PC, #64]
0x0312	0x4288    CMP	R0, R1
0x0314	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0316	0x4910    LDR	R1, [PC, #64]
0x0318	0x4288    CMP	R0, R1
0x031A	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x031C	0x490F    LDR	R1, [PC, #60]
0x031E	0x4288    CMP	R0, R1
0x0320	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0322	0x490F    LDR	R1, [PC, #60]
0x0324	0x4288    CMP	R0, R1
0x0326	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0328	0x490E    LDR	R1, [PC, #56]
0x032A	0x4288    CMP	R0, R1
0x032C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x032E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0330	0x490D    LDR	R1, [PC, #52]
0x0332	0x6809    LDR	R1, [R1, #0]
0x0334	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0338	0x490B    LDR	R1, [PC, #44]
0x033A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x033C	0xB001    ADD	SP, SP, #4
0x033E	0x4770    BX	LR
0x0340	0xFC00FFFF  	#-1024
0x0344	0x00004002  	#1073872896
0x0348	0x04004002  	#1073873920
0x034C	0x08004002  	#1073874944
0x0350	0x0C004002  	#1073875968
0x0354	0x10004002  	#1073876992
0x0358	0x14004002  	#1073878016
0x035C	0x18004002  	#1073879040
0x0360	0x1C004002  	#1073880064
0x0364	0x20004002  	#1073881088
0x0368	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1450	0xB081    SUB	SP, SP, #4
0x1452	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x1456	0x4A04    LDR	R2, [PC, #16]
0x1458	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x145A	0xF7FFFD81  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x145E	0xF8DDE000  LDR	LR, [SP, #0]
0x1462	0xB001    ADD	SP, SP, #4
0x1464	0x4770    BX	LR
0x1466	0xBF00    NOP
0x1468	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F407VG__gpioInit_2:
;__em_f407vg_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1B50	0xB081    SUB	SP, SP, #4
0x1B52	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f407vg_gpio.c, 104 :: 		switch( pin )
0x1B56	0xE0A9    B	L_easymx_v7_STM32F407VG__gpioInit_239
; pin end address is: 0 (R0)
;__em_f407vg_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F407VG__gpioInit_241:
0x1B58	0x2901    CMP	R1, #1
0x1B5A	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_242
; dir end address is: 4 (R1)
0x1B5C	0xF2400120  MOVW	R1, #32
0x1B60	0x4865    LDR	R0, [PC, #404]
0x1B62	0xF7FFFCDD  BL	_GPIO_Digital_Input+0
0x1B66	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_243
L_easymx_v7_STM32F407VG__gpioInit_242:
0x1B68	0xF2400120  MOVW	R1, #32
0x1B6C	0x4862    LDR	R0, [PC, #392]
0x1B6E	0xF7FFFC6F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_243:
0x1B72	0xE0BB    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F407VG__gpioInit_244:
; dir start address is: 4 (R1)
0x1B74	0x2901    CMP	R1, #1
0x1B76	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_245
; dir end address is: 4 (R1)
0x1B78	0xF2400108  MOVW	R1, #8
0x1B7C	0x485F    LDR	R0, [PC, #380]
0x1B7E	0xF7FFFCCF  BL	_GPIO_Digital_Input+0
0x1B82	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_246
L_easymx_v7_STM32F407VG__gpioInit_245:
0x1B84	0xF2400108  MOVW	R1, #8
0x1B88	0x485C    LDR	R0, [PC, #368]
0x1B8A	0xF7FFFC61  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_246:
0x1B8E	0xE0AD    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F407VG__gpioInit_247:
; dir start address is: 4 (R1)
0x1B90	0x2901    CMP	R1, #1
0x1B92	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_248
; dir end address is: 4 (R1)
0x1B94	0xF2440100  MOVW	R1, #16384
0x1B98	0x4859    LDR	R0, [PC, #356]
0x1B9A	0xF7FFFCC1  BL	_GPIO_Digital_Input+0
0x1B9E	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_249
L_easymx_v7_STM32F407VG__gpioInit_248:
0x1BA0	0xF2440100  MOVW	R1, #16384
0x1BA4	0x4856    LDR	R0, [PC, #344]
0x1BA6	0xF7FFFC53  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_249:
0x1BAA	0xE09F    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F407VG__gpioInit_250:
; dir start address is: 4 (R1)
0x1BAC	0x2901    CMP	R1, #1
0x1BAE	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_251
; dir end address is: 4 (R1)
0x1BB0	0xF2404100  MOVW	R1, #1024
0x1BB4	0x4851    LDR	R0, [PC, #324]
0x1BB6	0xF7FFFCB3  BL	_GPIO_Digital_Input+0
0x1BBA	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_252
L_easymx_v7_STM32F407VG__gpioInit_251:
0x1BBC	0xF2404100  MOVW	R1, #1024
0x1BC0	0x484E    LDR	R0, [PC, #312]
0x1BC2	0xF7FFFC45  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_252:
0x1BC6	0xE091    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F407VG__gpioInit_253:
; dir start address is: 4 (R1)
0x1BC8	0x2901    CMP	R1, #1
0x1BCA	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_254
; dir end address is: 4 (R1)
0x1BCC	0xF6400100  MOVW	R1, #2048
0x1BD0	0x484A    LDR	R0, [PC, #296]
0x1BD2	0xF7FFFCA5  BL	_GPIO_Digital_Input+0
0x1BD6	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_255
L_easymx_v7_STM32F407VG__gpioInit_254:
0x1BD8	0xF6400100  MOVW	R1, #2048
0x1BDC	0x4847    LDR	R0, [PC, #284]
0x1BDE	0xF7FFFC37  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_255:
0x1BE2	0xE083    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F407VG__gpioInit_256:
; dir start address is: 4 (R1)
0x1BE4	0x2901    CMP	R1, #1
0x1BE6	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_257
; dir end address is: 4 (R1)
0x1BE8	0xF2410100  MOVW	R1, #4096
0x1BEC	0x4843    LDR	R0, [PC, #268]
0x1BEE	0xF7FFFC97  BL	_GPIO_Digital_Input+0
0x1BF2	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_258
L_easymx_v7_STM32F407VG__gpioInit_257:
0x1BF4	0xF2410100  MOVW	R1, #4096
0x1BF8	0x4840    LDR	R0, [PC, #256]
0x1BFA	0xF7FFFC29  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_258:
0x1BFE	0xE075    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F407VG__gpioInit_259:
; dir start address is: 4 (R1)
0x1C00	0x2901    CMP	R1, #1
0x1C02	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_260
; dir end address is: 4 (R1)
0x1C04	0xF2410100  MOVW	R1, #4096
0x1C08	0x483D    LDR	R0, [PC, #244]
0x1C0A	0xF7FFFC89  BL	_GPIO_Digital_Input+0
0x1C0E	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_261
L_easymx_v7_STM32F407VG__gpioInit_260:
0x1C10	0xF2410100  MOVW	R1, #4096
0x1C14	0x483A    LDR	R0, [PC, #232]
0x1C16	0xF7FFFC1B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_261:
0x1C1A	0xE067    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F407VG__gpioInit_262:
; dir start address is: 4 (R1)
0x1C1C	0x2901    CMP	R1, #1
0x1C1E	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_263
; dir end address is: 4 (R1)
0x1C20	0xF6400100  MOVW	R1, #2048
0x1C24	0x4836    LDR	R0, [PC, #216]
0x1C26	0xF7FFFC7B  BL	_GPIO_Digital_Input+0
0x1C2A	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_264
L_easymx_v7_STM32F407VG__gpioInit_263:
0x1C2C	0xF6400100  MOVW	R1, #2048
0x1C30	0x4833    LDR	R0, [PC, #204]
0x1C32	0xF7FFFC0D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_264:
0x1C36	0xE059    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F407VG__gpioInit_265:
; dir start address is: 4 (R1)
0x1C38	0x2901    CMP	R1, #1
0x1C3A	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_266
; dir end address is: 4 (R1)
0x1C3C	0xF2400140  MOVW	R1, #64
0x1C40	0x482F    LDR	R0, [PC, #188]
0x1C42	0xF7FFFC6D  BL	_GPIO_Digital_Input+0
0x1C46	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_267
L_easymx_v7_STM32F407VG__gpioInit_266:
0x1C48	0xF2400140  MOVW	R1, #64
0x1C4C	0x482C    LDR	R0, [PC, #176]
0x1C4E	0xF7FFFBFF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_267:
0x1C52	0xE04B    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F407VG__gpioInit_268:
; dir start address is: 4 (R1)
0x1C54	0x2901    CMP	R1, #1
0x1C56	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_269
; dir end address is: 4 (R1)
0x1C58	0xF2400120  MOVW	R1, #32
0x1C5C	0x4828    LDR	R0, [PC, #160]
0x1C5E	0xF7FFFC5F  BL	_GPIO_Digital_Input+0
0x1C62	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_270
L_easymx_v7_STM32F407VG__gpioInit_269:
0x1C64	0xF2400120  MOVW	R1, #32
0x1C68	0x4825    LDR	R0, [PC, #148]
0x1C6A	0xF7FFFBF1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_270:
0x1C6E	0xE03D    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F407VG__gpioInit_271:
; dir start address is: 4 (R1)
0x1C70	0x2901    CMP	R1, #1
0x1C72	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_272
; dir end address is: 4 (R1)
0x1C74	0xF2400140  MOVW	R1, #64
0x1C78	0x4822    LDR	R0, [PC, #136]
0x1C7A	0xF7FFFC51  BL	_GPIO_Digital_Input+0
0x1C7E	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_273
L_easymx_v7_STM32F407VG__gpioInit_272:
0x1C80	0xF2400140  MOVW	R1, #64
0x1C84	0x481F    LDR	R0, [PC, #124]
0x1C86	0xF7FFFBE3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_273:
0x1C8A	0xE02F    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F407VG__gpioInit_274:
; dir start address is: 4 (R1)
0x1C8C	0x2901    CMP	R1, #1
0x1C8E	0xD105    BNE	L_easymx_v7_STM32F407VG__gpioInit_275
; dir end address is: 4 (R1)
0x1C90	0xF2400180  MOVW	R1, #128
0x1C94	0x481B    LDR	R0, [PC, #108]
0x1C96	0xF7FFFC43  BL	_GPIO_Digital_Input+0
0x1C9A	0xE004    B	L_easymx_v7_STM32F407VG__gpioInit_276
L_easymx_v7_STM32F407VG__gpioInit_275:
0x1C9C	0xF2400180  MOVW	R1, #128
0x1CA0	0x4818    LDR	R0, [PC, #96]
0x1CA2	0xF7FFFBD5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F407VG__gpioInit_276:
0x1CA6	0xE021    B	L_easymx_v7_STM32F407VG__gpioInit_240
;__em_f407vg_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F407VG__gpioInit_277:
0x1CA8	0x2001    MOVS	R0, #1
0x1CAA	0xE020    B	L_end__gpioInit_2
;__em_f407vg_gpio.c, 119 :: 		}
L_easymx_v7_STM32F407VG__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1CAC	0x2800    CMP	R0, #0
0x1CAE	0xF43FAF53  BEQ	L_easymx_v7_STM32F407VG__gpioInit_241
0x1CB2	0x2801    CMP	R0, #1
0x1CB4	0xF43FAF5E  BEQ	L_easymx_v7_STM32F407VG__gpioInit_244
0x1CB8	0x2802    CMP	R0, #2
0x1CBA	0xF43FAF69  BEQ	L_easymx_v7_STM32F407VG__gpioInit_247
0x1CBE	0x2803    CMP	R0, #3
0x1CC0	0xF43FAF74  BEQ	L_easymx_v7_STM32F407VG__gpioInit_250
0x1CC4	0x2804    CMP	R0, #4
0x1CC6	0xF43FAF7F  BEQ	L_easymx_v7_STM32F407VG__gpioInit_253
0x1CCA	0x2805    CMP	R0, #5
0x1CCC	0xF43FAF8A  BEQ	L_easymx_v7_STM32F407VG__gpioInit_256
0x1CD0	0x2806    CMP	R0, #6
0x1CD2	0xF43FAF95  BEQ	L_easymx_v7_STM32F407VG__gpioInit_259
0x1CD6	0x2807    CMP	R0, #7
0x1CD8	0xD0A0    BEQ	L_easymx_v7_STM32F407VG__gpioInit_262
0x1CDA	0x2808    CMP	R0, #8
0x1CDC	0xD0AC    BEQ	L_easymx_v7_STM32F407VG__gpioInit_265
0x1CDE	0x2809    CMP	R0, #9
0x1CE0	0xD0B8    BEQ	L_easymx_v7_STM32F407VG__gpioInit_268
0x1CE2	0x280A    CMP	R0, #10
0x1CE4	0xD0C4    BEQ	L_easymx_v7_STM32F407VG__gpioInit_271
0x1CE6	0x280B    CMP	R0, #11
0x1CE8	0xD0D0    BEQ	L_easymx_v7_STM32F407VG__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1CEA	0xE7DD    B	L_easymx_v7_STM32F407VG__gpioInit_277
L_easymx_v7_STM32F407VG__gpioInit_240:
;__em_f407vg_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x1CEC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f407vg_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x1CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF2	0xB001    ADD	SP, SP, #4
0x1CF4	0x4770    BX	LR
0x1CF6	0xBF00    NOP
0x1CF8	0x00004002  	GPIOA_BASE+0
0x1CFC	0x08004002  	GPIOC_BASE+0
0x1D00	0x0C004002  	GPIOD_BASE+0
0x1D04	0x04004002  	GPIOB_BASE+0
; end of easymx_v7_STM32F407VG__gpioInit_2
_mikrobus_i2cInit:
;easymx_v7_STM32F407VG.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x21F8	0xB081    SUB	SP, SP, #4
0x21FA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_STM32F407VG.c, 224 :: 		switch( bus )
0x21FE	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F407VG.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x2200	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2202	0xF7FFFC85  BL	easymx_v7_STM32F407VG__i2cInit_1+0
0x2206	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F407VG.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 4 (R1)
0x2208	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x220A	0xF7FFFC91  BL	easymx_v7_STM32F407VG__i2cInit_2+0
0x220E	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F407VG.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x2210	0x2001    MOVS	R0, #1
0x2212	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F407VG.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2214	0x2800    CMP	R0, #0
0x2216	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x2218	0x2801    CMP	R0, #1
0x221A	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x221C	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_STM32F407VG.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x221E	0xF8DDE000  LDR	LR, [SP, #0]
0x2222	0xB001    ADD	SP, SP, #4
0x2224	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_STM32F407VG__i2cInit_1:
;__em_f407vg_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1B10	0xB081    SUB	SP, SP, #4
0x1B12	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f407vg_i2c.c, 31 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1B16	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1B18	0x4608    MOV	R0, R1
0x1B1A	0x4904    LDR	R1, [PC, #16]
0x1B1C	0xF7FFFD76  BL	_I2C1_Init_Advanced+0
;__em_f407vg_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x1B20	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f407vg_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x1B22	0xF8DDE000  LDR	LR, [SP, #0]
0x1B26	0xB001    ADD	SP, SP, #4
0x1B28	0x4770    BX	LR
0x1B2A	0xBF00    NOP
0x1B2C	0x28680000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F407VG__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_123.c, 565 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x160C	0xB081    SUB	SP, SP, #4
0x160E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 566 :: 		
0x1612	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1614	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1616	0x4803    LDR	R0, [PC, #12]
0x1618	0xF7FFFDBE  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 567 :: 		
L_end_I2C1_Init_Advanced:
0x161C	0xF8DDE000  LDR	LR, [SP, #0]
0x1620	0xB001    ADD	SP, SP, #4
0x1622	0x4770    BX	LR
0x1624	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_123.c, 642 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1198	0xB088    SUB	SP, SP, #32
0x119A	0xF8CDE000  STR	LR, [SP, #0]
0x119E	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_123.c, 644 :: 		
;__Lib_I2C_123.c, 651 :: 		
0x11A0	0x4B5E    LDR	R3, [PC, #376]
0x11A2	0x4298    CMP	R0, R3
0x11A4	0xD10D    BNE	L_I2Cx_Init_Advanced120
;__Lib_I2C_123.c, 652 :: 		
0x11A6	0x2401    MOVS	R4, #1
0x11A8	0xB264    SXTB	R4, R4
0x11AA	0x4B5D    LDR	R3, [PC, #372]
0x11AC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 653 :: 		
0x11AE	0x4C5D    LDR	R4, [PC, #372]
0x11B0	0x4B5D    LDR	R3, [PC, #372]
0x11B2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 654 :: 		
0x11B4	0x4C5D    LDR	R4, [PC, #372]
0x11B6	0x4B5E    LDR	R3, [PC, #376]
0x11B8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 655 :: 		
0x11BA	0x4C5E    LDR	R4, [PC, #376]
0x11BC	0x4B5E    LDR	R3, [PC, #376]
0x11BE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 656 :: 		
0x11C0	0xE020    B	L_I2Cx_Init_Advanced121
L_I2Cx_Init_Advanced120:
;__Lib_I2C_123.c, 657 :: 		
0x11C2	0x4B5E    LDR	R3, [PC, #376]
0x11C4	0x4298    CMP	R0, R3
0x11C6	0xD10D    BNE	L_I2Cx_Init_Advanced122
;__Lib_I2C_123.c, 658 :: 		
0x11C8	0x2401    MOVS	R4, #1
0x11CA	0xB264    SXTB	R4, R4
0x11CC	0x4B5C    LDR	R3, [PC, #368]
0x11CE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 659 :: 		
0x11D0	0x4C5C    LDR	R4, [PC, #368]
0x11D2	0x4B55    LDR	R3, [PC, #340]
0x11D4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 660 :: 		
0x11D6	0x4C5C    LDR	R4, [PC, #368]
0x11D8	0x4B55    LDR	R3, [PC, #340]
0x11DA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 661 :: 		
0x11DC	0x4C5B    LDR	R4, [PC, #364]
0x11DE	0x4B56    LDR	R3, [PC, #344]
0x11E0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 662 :: 		
0x11E2	0xE00F    B	L_I2Cx_Init_Advanced123
L_I2Cx_Init_Advanced122:
;__Lib_I2C_123.c, 663 :: 		
0x11E4	0x4B5A    LDR	R3, [PC, #360]
0x11E6	0x4298    CMP	R0, R3
0x11E8	0xD10C    BNE	L_I2Cx_Init_Advanced124
;__Lib_I2C_123.c, 664 :: 		
0x11EA	0x2401    MOVS	R4, #1
0x11EC	0xB264    SXTB	R4, R4
0x11EE	0x4B59    LDR	R3, [PC, #356]
0x11F0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 665 :: 		
0x11F2	0x4C59    LDR	R4, [PC, #356]
0x11F4	0x4B4C    LDR	R3, [PC, #304]
0x11F6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 666 :: 		
0x11F8	0x4C58    LDR	R4, [PC, #352]
0x11FA	0x4B4D    LDR	R3, [PC, #308]
0x11FC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 667 :: 		
0x11FE	0x4C58    LDR	R4, [PC, #352]
0x1200	0x4B4D    LDR	R3, [PC, #308]
0x1202	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 668 :: 		
L_I2Cx_Init_Advanced124:
L_I2Cx_Init_Advanced123:
L_I2Cx_Init_Advanced121:
;__Lib_I2C_123.c, 669 :: 		
0x1204	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x1206	0x9002    STR	R0, [SP, #8]
0x1208	0x4610    MOV	R0, R2
0x120A	0xF7FFF8F1  BL	_GPIO_Alternate_Function_Enable+0
0x120E	0x9802    LDR	R0, [SP, #8]
0x1210	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 674 :: 		
0x1212	0x1D03    ADDS	R3, R0, #4
0x1214	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_123.c, 676 :: 		
0x1216	0xB29C    UXTH	R4, R3
0x1218	0xF06F033F  MVN	R3, #63
0x121C	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1220	0xB29D    UXTH	R5, R3
;__Lib_I2C_123.c, 678 :: 		
0x1222	0xAB03    ADD	R3, SP, #12
0x1224	0x9001    STR	R0, [SP, #4]
0x1226	0x4618    MOV	R0, R3
0x1228	0xF7FFF8A0  BL	_RCC_GetClocksFrequency+0
0x122C	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_123.c, 679 :: 		
; pclk1 start address is: 28 (R7)
0x122E	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_123.c, 681 :: 		
0x1230	0x9C05    LDR	R4, [SP, #20]
0x1232	0x4B4C    LDR	R3, [PC, #304]
0x1234	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x1238	0xB299    UXTH	R1, R3
;__Lib_I2C_123.c, 682 :: 		
0x123A	0xB29B    UXTH	R3, R3
0x123C	0xEA450403  ORR	R4, R5, R3, LSL #0
0x1240	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_123.c, 684 :: 		
0x1242	0x1D03    ADDS	R3, R0, #4
0x1244	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 688 :: 		
0x1246	0x2400    MOVS	R4, #0
0x1248	0x6803    LDR	R3, [R0, #0]
0x124A	0xF3640300  BFI	R3, R4, #0, #1
0x124E	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 691 :: 		
; tmpreg start address is: 8 (R2)
0x1250	0x2200    MOVS	R2, #0
;__Lib_I2C_123.c, 694 :: 		
0x1252	0x4B45    LDR	R3, [PC, #276]
0x1254	0x429E    CMP	R6, R3
0x1256	0xD812    BHI	L_I2Cx_Init_Advanced125
;__Lib_I2C_123.c, 697 :: 		
0x1258	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x125A	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x125E	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 699 :: 		
0x1260	0x2C04    CMP	R4, #4
0x1262	0xD202    BCS	L__I2Cx_Init_Advanced154
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 702 :: 		
; result start address is: 12 (R3)
0x1264	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x1266	0x461C    MOV	R4, R3
;__Lib_I2C_123.c, 703 :: 		
0x1268	0xE7FF    B	L_I2Cx_Init_Advanced126
L__I2Cx_Init_Advanced154:
;__Lib_I2C_123.c, 699 :: 		
;__Lib_I2C_123.c, 703 :: 		
L_I2Cx_Init_Advanced126:
;__Lib_I2C_123.c, 705 :: 		
; result start address is: 16 (R4)
0x126A	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x126E	0xB29A    UXTH	R2, R3
;__Lib_I2C_123.c, 707 :: 		
0x1270	0xF2000420  ADDW	R4, R0, #32
0x1274	0x1C4B    ADDS	R3, R1, #1
0x1276	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x1278	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_123.c, 708 :: 		
0x127A	0xB291    UXTH	R1, R2
0x127C	0xE03F    B	L_I2Cx_Init_Advanced127
L_I2Cx_Init_Advanced125:
;__Lib_I2C_123.c, 713 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x127E	0x2303    MOVS	R3, #3
0x1280	0xFB06F403  MUL	R4, R6, R3
0x1284	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x1288	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_123.c, 716 :: 		
0x128C	0x2319    MOVS	R3, #25
0x128E	0xFB06F503  MUL	R5, R6, R3
0x1292	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x1296	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_123.c, 718 :: 		
0x129A	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_123.c, 720 :: 		
0x129E	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_123.c, 722 :: 		
0x12A2	0x1B3C    SUB	R4, R7, R4
0x12A4	0x1AFB    SUB	R3, R7, R3
0x12A6	0x429C    CMP	R4, R3
0x12A8	0xD205    BCS	L_I2Cx_Init_Advanced128
;__Lib_I2C_123.c, 723 :: 		
0x12AA	0x2303    MOVS	R3, #3
0x12AC	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x12AE	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x12B2	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 724 :: 		
; result end address is: 16 (R4)
0x12B4	0xE006    B	L_I2Cx_Init_Advanced129
L_I2Cx_Init_Advanced128:
;__Lib_I2C_123.c, 726 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x12B6	0x2319    MOVS	R3, #25
0x12B8	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x12BA	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x12BE	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 727 :: 		
0x12C0	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 728 :: 		
L_I2Cx_Init_Advanced129:
;__Lib_I2C_123.c, 731 :: 		
; result start address is: 16 (R4)
0x12C4	0xF64073FF  MOVW	R3, #4095
0x12C8	0xEA040303  AND	R3, R4, R3, LSL #0
0x12CC	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced155
;__Lib_I2C_123.c, 734 :: 		
0x12CE	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 735 :: 		
0x12D2	0xE7FF    B	L_I2Cx_Init_Advanced130
L__I2Cx_Init_Advanced155:
;__Lib_I2C_123.c, 731 :: 		
;__Lib_I2C_123.c, 735 :: 		
L_I2Cx_Init_Advanced130:
;__Lib_I2C_123.c, 737 :: 		
; result start address is: 16 (R4)
0x12D4	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x12D8	0xB29B    UXTH	R3, R3
0x12DA	0x431A    ORRS	R2, R3
0x12DC	0xB292    UXTH	R2, R2
;__Lib_I2C_123.c, 739 :: 		
0x12DE	0xF2000520  ADDW	R5, R0, #32
0x12E2	0xF240132C  MOVW	R3, #300
0x12E6	0xFB01F403  MUL	R4, R1, R3
0x12EA	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x12EC	0xF24033E8  MOVW	R3, #1000
0x12F0	0xFBB4F3F3  UDIV	R3, R4, R3
0x12F4	0xB29B    UXTH	R3, R3
0x12F6	0x1C5B    ADDS	R3, R3, #1
0x12F8	0xB29B    UXTH	R3, R3
0x12FA	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x12FC	0xB291    UXTH	R1, R2
;__Lib_I2C_123.c, 740 :: 		
L_I2Cx_Init_Advanced127:
;__Lib_I2C_123.c, 742 :: 		
; tmpreg start address is: 4 (R1)
0x12FE	0xF200031C  ADDW	R3, R0, #28
0x1302	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_123.c, 744 :: 		
0x1304	0x2300    MOVS	R3, #0
0x1306	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 745 :: 		
0x1308	0x2401    MOVS	R4, #1
0x130A	0x6803    LDR	R3, [R0, #0]
0x130C	0xF3640300  BFI	R3, R4, #0, #1
0x1310	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 746 :: 		
L_end_I2Cx_Init_Advanced:
0x1312	0xF8DDE000  LDR	LR, [SP, #0]
0x1316	0xB008    ADD	SP, SP, #32
0x1318	0x4770    BX	LR
0x131A	0xBF00    NOP
0x131C	0x54004000  	I2C1_CR1+0
0x1320	0x08544247  	RCC_APB1ENR+0
0x1324	0x149D0000  	_I2C1_Start+0
0x1328	0x00A82000  	_I2C_Start_Ptr+0
0x132C	0x0F3D0000  	_I2C1_Read+0
0x1330	0x00AC2000  	_I2C_Read_Ptr+0
0x1334	0x16290000  	_I2C1_Write+0
0x1338	0x00B02000  	_I2C_Write_Ptr+0
0x133C	0x58004000  	I2C2_CR1+0
0x1340	0x08584247  	RCC_APB1ENR+0
0x1344	0x146D0000  	_I2C2_Start+0
0x1348	0x0F190000  	_I2C2_Read+0
0x134C	0x15E90000  	_I2C2_Write+0
0x1350	0x5C004000  	I2C3_CR1+0
0x1354	0x085C4247  	RCC_APB1ENR+0
0x1358	0x14850000  	_I2C3_Start+0
0x135C	0x136D0000  	_I2C3_Read+0
0x1360	0x164D0000  	_I2C3_Write+0
0x1364	0x4240000F  	#1000000
0x1368	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 398 :: 		
; RCC_Clocks start address is: 0 (R0)
0x036C	0xB082    SUB	SP, SP, #8
0x036E	0xF8CDE000  STR	LR, [SP, #0]
0x0372	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 400 :: 		
;__Lib_System_4XX.c, 402 :: 		
0x0374	0x4619    MOV	R1, R3
0x0376	0x9101    STR	R1, [SP, #4]
0x0378	0xF7FFFF9E  BL	_Get_Fosc_kHz+0
0x037C	0xF24031E8  MOVW	R1, #1000
0x0380	0xFB00F201  MUL	R2, R0, R1
0x0384	0x9901    LDR	R1, [SP, #4]
0x0386	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 405 :: 		
0x0388	0x4917    LDR	R1, [PC, #92]
0x038A	0x6809    LDR	R1, [R1, #0]
0x038C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 406 :: 		
0x0390	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 407 :: 		
0x0392	0x4916    LDR	R1, [PC, #88]
0x0394	0x1889    ADDS	R1, R1, R2
0x0396	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0398	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 409 :: 		
0x039A	0x1D1A    ADDS	R2, R3, #4
0x039C	0x6819    LDR	R1, [R3, #0]
0x039E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03A0	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 412 :: 		
0x03A2	0x4911    LDR	R1, [PC, #68]
0x03A4	0x6809    LDR	R1, [R1, #0]
0x03A6	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 413 :: 		
0x03AA	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 414 :: 		
0x03AC	0x490F    LDR	R1, [PC, #60]
0x03AE	0x1889    ADDS	R1, R1, R2
0x03B0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03B2	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 416 :: 		
0x03B4	0xF2030208  ADDW	R2, R3, #8
0x03B8	0x1D19    ADDS	R1, R3, #4
0x03BA	0x6809    LDR	R1, [R1, #0]
0x03BC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03BE	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 419 :: 		
0x03C0	0x4909    LDR	R1, [PC, #36]
0x03C2	0x6809    LDR	R1, [R1, #0]
0x03C4	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 420 :: 		
0x03C8	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 421 :: 		
0x03CA	0x4908    LDR	R1, [PC, #32]
0x03CC	0x1889    ADDS	R1, R1, R2
0x03CE	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x03D0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 423 :: 		
0x03D2	0xF203020C  ADDW	R2, R3, #12
0x03D6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x03D8	0x6809    LDR	R1, [R1, #0]
0x03DA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03DC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 424 :: 		
L_end_RCC_GetClocksFrequency:
0x03DE	0xF8DDE000  LDR	LR, [SP, #0]
0x03E2	0xB002    ADD	SP, SP, #8
0x03E4	0x4770    BX	LR
0x03E6	0xBF00    NOP
0x03E8	0x38084002  	RCC_CFGR+0
0x03EC	0x006C2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02B8	0x4801    LDR	R0, [PC, #4]
0x02BA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02BC	0x4770    BX	LR
0x02BE	0xBF00    NOP
0x02C0	0x00942000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x03F0	0xB083    SUB	SP, SP, #12
0x03F2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x03F6	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x03F8	0x00A1    LSLS	R1, R4, #2
0x03FA	0x1841    ADDS	R1, R0, R1
0x03FC	0x6809    LDR	R1, [R1, #0]
0x03FE	0xF1B13FFF  CMP	R1, #-1
0x0402	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0404	0xF2000134  ADDW	R1, R0, #52
0x0408	0x00A3    LSLS	R3, R4, #2
0x040A	0x18C9    ADDS	R1, R1, R3
0x040C	0x6809    LDR	R1, [R1, #0]
0x040E	0x460A    MOV	R2, R1
0x0410	0x18C1    ADDS	R1, R0, R3
0x0412	0x6809    LDR	R1, [R1, #0]
0x0414	0x9001    STR	R0, [SP, #4]
0x0416	0xF8AD4008  STRH	R4, [SP, #8]
0x041A	0x4608    MOV	R0, R1
0x041C	0x4611    MOV	R1, R2
0x041E	0xF7FFFEC1  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0422	0xF8BD4008  LDRH	R4, [SP, #8]
0x0426	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0428	0x1C64    ADDS	R4, R4, #1
0x042A	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x042C	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x042E	0xF8DDE000  LDR	LR, [SP, #0]
0x0432	0xB003    ADD	SP, SP, #12
0x0434	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01A4	0xB083    SUB	SP, SP, #12
0x01A6	0xF8CDE000  STR	LR, [SP, #0]
0x01AA	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x01AC	0xF00403FF  AND	R3, R4, #255
0x01B0	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01B2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x01B4	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x01B8	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x01BA	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01BC	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01C0	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01C2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01C4	0x4A2D    LDR	R2, [PC, #180]
0x01C6	0x9202    STR	R2, [SP, #8]
0x01C8	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01CA	0x4A2D    LDR	R2, [PC, #180]
0x01CC	0x9202    STR	R2, [SP, #8]
0x01CE	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01D0	0x4A2C    LDR	R2, [PC, #176]
0x01D2	0x9202    STR	R2, [SP, #8]
0x01D4	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01D6	0x4A2C    LDR	R2, [PC, #176]
0x01D8	0x9202    STR	R2, [SP, #8]
0x01DA	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01DC	0x4A2B    LDR	R2, [PC, #172]
0x01DE	0x9202    STR	R2, [SP, #8]
0x01E0	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01E2	0x4A2B    LDR	R2, [PC, #172]
0x01E4	0x9202    STR	R2, [SP, #8]
0x01E6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01E8	0x4A2A    LDR	R2, [PC, #168]
0x01EA	0x9202    STR	R2, [SP, #8]
0x01EC	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01EE	0x4A2A    LDR	R2, [PC, #168]
0x01F0	0x9202    STR	R2, [SP, #8]
0x01F2	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01F4	0x4A29    LDR	R2, [PC, #164]
0x01F6	0x9202    STR	R2, [SP, #8]
0x01F8	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01FA	0x2800    CMP	R0, #0
0x01FC	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01FE	0x2801    CMP	R0, #1
0x0200	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0202	0x2802    CMP	R0, #2
0x0204	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x0206	0x2803    CMP	R0, #3
0x0208	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x020A	0x2804    CMP	R0, #4
0x020C	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x020E	0x2805    CMP	R0, #5
0x0210	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0212	0x2806    CMP	R0, #6
0x0214	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0216	0x2807    CMP	R0, #7
0x0218	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x021A	0x2808    CMP	R0, #8
0x021C	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x021E	0x2201    MOVS	R2, #1
0x0220	0xB212    SXTH	R2, R2
0x0222	0xFA02F20C  LSL	R2, R2, R12
0x0226	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x022A	0x9802    LDR	R0, [SP, #8]
0x022C	0x460A    MOV	R2, R1
0x022E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0232	0xF000FE95  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0236	0x9A02    LDR	R2, [SP, #8]
0x0238	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x023C	0xF1BC0F07  CMP	R12, #7
0x0240	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0242	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0244	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0246	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x024A	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x024C	0x9101    STR	R1, [SP, #4]
0x024E	0x4601    MOV	R1, R0
0x0250	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0252	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0254	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0256	0x0083    LSLS	R3, R0, #2
0x0258	0xF04F020F  MOV	R2, #15
0x025C	0x409A    LSLS	R2, R3
0x025E	0x43D3    MVN	R3, R2
0x0260	0x680A    LDR	R2, [R1, #0]
0x0262	0x401A    ANDS	R2, R3
0x0264	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0266	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0268	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x026C	0x680A    LDR	R2, [R1, #0]
0x026E	0x431A    ORRS	R2, R3
0x0270	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0272	0xF8DDE000  LDR	LR, [SP, #0]
0x0276	0xB003    ADD	SP, SP, #12
0x0278	0x4770    BX	LR
0x027A	0xBF00    NOP
0x027C	0x00004002  	#1073872896
0x0280	0x04004002  	#1073873920
0x0284	0x08004002  	#1073874944
0x0288	0x0C004002  	#1073875968
0x028C	0x10004002  	#1073876992
0x0290	0x14004002  	#1073878016
0x0294	0x18004002  	#1073879040
0x0298	0x1C004002  	#1073880064
0x029C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
easymx_v7_STM32F407VG__i2cInit_2:
;__em_f407vg_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1B30	0xB081    SUB	SP, SP, #4
0x1B32	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f407vg_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1B36	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1B38	0x4608    MOV	R0, R1
0x1B3A	0x4904    LDR	R1, [PC, #16]
0x1B3C	0xF7FFFD66  BL	_I2C1_Init_Advanced+0
;__em_f407vg_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x1B40	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f407vg_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x1B42	0xF8DDE000  LDR	LR, [SP, #0]
0x1B46	0xB001    ADD	SP, SP, #4
0x1B48	0x4770    BX	LR
0x1B4A	0xBF00    NOP
0x1B4C	0x28680000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F407VG__i2cInit_2
_mikrobus_logInit:
;easymx_v7_STM32F407VG.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2228	0xB081    SUB	SP, SP, #4
0x222A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F407VG.c, 285 :: 		switch( port )
0x222E	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F407VG.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x2230	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2232	0xF7FFFC35  BL	easymx_v7_STM32F407VG__log_init1+0
0x2236	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F407VG.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x2238	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x223A	0xF7FFFC4D  BL	easymx_v7_STM32F407VG__log_init2+0
0x223E	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F407VG.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x2240	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2242	0xF7FFFD71  BL	easymx_v7_STM32F407VG__log_initUartA+0
0x2246	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F407VG.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x2248	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x224A	0xF7FFFD89  BL	easymx_v7_STM32F407VG__log_initUartB+0
0x224E	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F407VG.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x2250	0x2001    MOVS	R0, #1
0x2252	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F407VG.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2254	0x2800    CMP	R0, #0
0x2256	0xD0EB    BEQ	L_mikrobus_logInit90
0x2258	0x2801    CMP	R0, #1
0x225A	0xD0ED    BEQ	L_mikrobus_logInit91
0x225C	0x2820    CMP	R0, #32
0x225E	0xD0EF    BEQ	L_mikrobus_logInit92
0x2260	0x2830    CMP	R0, #48
0x2262	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2264	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F407VG.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2266	0xF8DDE000  LDR	LR, [SP, #0]
0x226A	0xB001    ADD	SP, SP, #4
0x226C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F407VG__log_init1:
;__em_f407vg_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1AA0	0xB081    SUB	SP, SP, #4
0x1AA2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f407vg_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1AA6	0x4909    LDR	R1, [PC, #36]
0x1AA8	0xB402    PUSH	(R1)
0x1AAA	0xF2400300  MOVW	R3, #0
0x1AAE	0xF2400200  MOVW	R2, #0
0x1AB2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1AB6	0xF7FFFDDB  BL	_UART3_Init_Advanced+0
0x1ABA	0xB001    ADD	SP, SP, #4
;__em_f407vg_log.c, 26 :: 		logger = UART3_Write;
0x1ABC	0x4A04    LDR	R2, [PC, #16]
0x1ABE	0x4905    LDR	R1, [PC, #20]
0x1AC0	0x600A    STR	R2, [R1, #0]
;__em_f407vg_log.c, 27 :: 		return 0;
0x1AC2	0x2000    MOVS	R0, #0
;__em_f407vg_log.c, 28 :: 		}
L_end__log_init1:
0x1AC4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AC8	0xB001    ADD	SP, SP, #4
0x1ACA	0x4770    BX	LR
0x1ACC	0x29400000  	__GPIO_MODULE_USART3_PD89+0
0x1AD0	0x16B50000  	_UART3_Write+0
0x1AD4	0x00902000  	_logger+0
; end of easymx_v7_STM32F407VG__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1670	0xB081    SUB	SP, SP, #4
0x1672	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1676	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x1678	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x167A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x167C	0xB408    PUSH	(R3)
0x167E	0xB293    UXTH	R3, R2
0x1680	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1682	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1684	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1686	0xF7FFFAED  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x168A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x168C	0xF8DDE000  LDR	LR, [SP, #0]
0x1690	0xB001    ADD	SP, SP, #4
0x1692	0x4770    BX	LR
0x1694	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0C64	0xB08B    SUB	SP, SP, #44
0x0C66	0xF8CDE000  STR	LR, [SP, #0]
0x0C6A	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0C6C	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0C70	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0C72	0xAC06    ADD	R4, SP, #24
0x0C74	0xF8AD3004  STRH	R3, [SP, #4]
0x0C78	0xF8AD2008  STRH	R2, [SP, #8]
0x0C7C	0x9103    STR	R1, [SP, #12]
0x0C7E	0x9004    STR	R0, [SP, #16]
0x0C80	0x4620    MOV	R0, R4
0x0C82	0xF7FFFB73  BL	_RCC_GetClocksFrequency+0
0x0C86	0x9804    LDR	R0, [SP, #16]
0x0C88	0x9903    LDR	R1, [SP, #12]
0x0C8A	0xF8BD2008  LDRH	R2, [SP, #8]
0x0C8E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0C92	0x4C71    LDR	R4, [PC, #452]
0x0C94	0x42A0    CMP	R0, R4
0x0C96	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0C98	0x2501    MOVS	R5, #1
0x0C9A	0xB26D    SXTB	R5, R5
0x0C9C	0x4C6F    LDR	R4, [PC, #444]
0x0C9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0CA0	0x4D6F    LDR	R5, [PC, #444]
0x0CA2	0x4C70    LDR	R4, [PC, #448]
0x0CA4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0CA6	0x4D70    LDR	R5, [PC, #448]
0x0CA8	0x4C70    LDR	R4, [PC, #448]
0x0CAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0CAC	0x4D70    LDR	R5, [PC, #448]
0x0CAE	0x4C71    LDR	R4, [PC, #452]
0x0CB0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0CB2	0x4D71    LDR	R5, [PC, #452]
0x0CB4	0x4C71    LDR	R4, [PC, #452]
0x0CB6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0CB8	0x9C09    LDR	R4, [SP, #36]
0x0CBA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0CBC	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0CBE	0x4C70    LDR	R4, [PC, #448]
0x0CC0	0x42A0    CMP	R0, R4
0x0CC2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0CC4	0x2501    MOVS	R5, #1
0x0CC6	0xB26D    SXTB	R5, R5
0x0CC8	0x4C6E    LDR	R4, [PC, #440]
0x0CCA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0CCC	0x4D6E    LDR	R5, [PC, #440]
0x0CCE	0x4C65    LDR	R4, [PC, #404]
0x0CD0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0CD2	0x4D6E    LDR	R5, [PC, #440]
0x0CD4	0x4C65    LDR	R4, [PC, #404]
0x0CD6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0CD8	0x4D6D    LDR	R5, [PC, #436]
0x0CDA	0x4C66    LDR	R4, [PC, #408]
0x0CDC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0CDE	0x4D6D    LDR	R5, [PC, #436]
0x0CE0	0x4C66    LDR	R4, [PC, #408]
0x0CE2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0CE4	0x9C08    LDR	R4, [SP, #32]
0x0CE6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0CE8	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0CEA	0x4C6B    LDR	R4, [PC, #428]
0x0CEC	0x42A0    CMP	R0, R4
0x0CEE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0CF0	0x2501    MOVS	R5, #1
0x0CF2	0xB26D    SXTB	R5, R5
0x0CF4	0x4C69    LDR	R4, [PC, #420]
0x0CF6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0CF8	0x4D69    LDR	R5, [PC, #420]
0x0CFA	0x4C5A    LDR	R4, [PC, #360]
0x0CFC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x0CFE	0x4D69    LDR	R5, [PC, #420]
0x0D00	0x4C5A    LDR	R4, [PC, #360]
0x0D02	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0D04	0x4D68    LDR	R5, [PC, #416]
0x0D06	0x4C5B    LDR	R4, [PC, #364]
0x0D08	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0D0A	0x4D68    LDR	R5, [PC, #416]
0x0D0C	0x4C5B    LDR	R4, [PC, #364]
0x0D0E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0D10	0x9C08    LDR	R4, [SP, #32]
0x0D12	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0D14	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0D16	0x4C66    LDR	R4, [PC, #408]
0x0D18	0x42A0    CMP	R0, R4
0x0D1A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0D1C	0x2501    MOVS	R5, #1
0x0D1E	0xB26D    SXTB	R5, R5
0x0D20	0x4C64    LDR	R4, [PC, #400]
0x0D22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0D24	0x4D64    LDR	R5, [PC, #400]
0x0D26	0x4C4F    LDR	R4, [PC, #316]
0x0D28	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0D2A	0x4D64    LDR	R5, [PC, #400]
0x0D2C	0x4C4F    LDR	R4, [PC, #316]
0x0D2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0D30	0x4D63    LDR	R5, [PC, #396]
0x0D32	0x4C50    LDR	R4, [PC, #320]
0x0D34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0D36	0x4D63    LDR	R5, [PC, #396]
0x0D38	0x4C50    LDR	R4, [PC, #320]
0x0D3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0D3C	0x9C08    LDR	R4, [SP, #32]
0x0D3E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0D40	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0D42	0x4C61    LDR	R4, [PC, #388]
0x0D44	0x42A0    CMP	R0, R4
0x0D46	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0D48	0x2501    MOVS	R5, #1
0x0D4A	0xB26D    SXTB	R5, R5
0x0D4C	0x4C5F    LDR	R4, [PC, #380]
0x0D4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0D50	0x4D5F    LDR	R5, [PC, #380]
0x0D52	0x4C44    LDR	R4, [PC, #272]
0x0D54	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0D56	0x4D5F    LDR	R5, [PC, #380]
0x0D58	0x4C44    LDR	R4, [PC, #272]
0x0D5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0D5C	0x4D5E    LDR	R5, [PC, #376]
0x0D5E	0x4C45    LDR	R4, [PC, #276]
0x0D60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0D62	0x4D5E    LDR	R5, [PC, #376]
0x0D64	0x4C45    LDR	R4, [PC, #276]
0x0D66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0D68	0x9C08    LDR	R4, [SP, #32]
0x0D6A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0D6C	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0D6E	0x4C5C    LDR	R4, [PC, #368]
0x0D70	0x42A0    CMP	R0, R4
0x0D72	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0D74	0x2501    MOVS	R5, #1
0x0D76	0xB26D    SXTB	R5, R5
0x0D78	0x4C5A    LDR	R4, [PC, #360]
0x0D7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0D7C	0x4D5A    LDR	R5, [PC, #360]
0x0D7E	0x4C39    LDR	R4, [PC, #228]
0x0D80	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0D82	0x4D5A    LDR	R5, [PC, #360]
0x0D84	0x4C39    LDR	R4, [PC, #228]
0x0D86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0D88	0x4D59    LDR	R5, [PC, #356]
0x0D8A	0x4C3A    LDR	R4, [PC, #232]
0x0D8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0D8E	0x4D59    LDR	R5, [PC, #356]
0x0D90	0x4C3A    LDR	R4, [PC, #232]
0x0D92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0D94	0x9C09    LDR	R4, [SP, #36]
0x0D96	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0D98	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0D9C	0xF8AD2008  STRH	R2, [SP, #8]
0x0DA0	0x9103    STR	R1, [SP, #12]
0x0DA2	0x9004    STR	R0, [SP, #16]
0x0DA4	0x4630    MOV	R0, R6
0x0DA6	0xF7FFFB23  BL	_GPIO_Alternate_Function_Enable+0
0x0DAA	0x9804    LDR	R0, [SP, #16]
0x0DAC	0x9903    LDR	R1, [SP, #12]
0x0DAE	0xF8BD2008  LDRH	R2, [SP, #8]
0x0DB2	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0DB6	0xF2000510  ADDW	R5, R0, #16
0x0DBA	0x2400    MOVS	R4, #0
0x0DBC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0DBE	0xF2000510  ADDW	R5, R0, #16
0x0DC2	0x682C    LDR	R4, [R5, #0]
0x0DC4	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0DC6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0DC8	0xF200050C  ADDW	R5, R0, #12
0x0DCC	0x2400    MOVS	R4, #0
0x0DCE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0DD0	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0DD2	0xF4426280  ORR	R2, R2, #1024
0x0DD6	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0DD8	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0DDA	0xF200050C  ADDW	R5, R0, #12
0x0DDE	0x682C    LDR	R4, [R5, #0]
0x0DE0	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0DE2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0DE4	0xF200060C  ADDW	R6, R0, #12
0x0DE8	0x2501    MOVS	R5, #1
0x0DEA	0x6834    LDR	R4, [R6, #0]
0x0DEC	0xF365344D  BFI	R4, R5, #13, #1
0x0DF0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0DF2	0xF200060C  ADDW	R6, R0, #12
0x0DF6	0x2501    MOVS	R5, #1
0x0DF8	0x6834    LDR	R4, [R6, #0]
0x0DFA	0xF36504C3  BFI	R4, R5, #3, #1
0x0DFE	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0E00	0xF200060C  ADDW	R6, R0, #12
0x0E04	0x2501    MOVS	R5, #1
0x0E06	0x6834    LDR	R4, [R6, #0]
0x0E08	0xF3650482  BFI	R4, R5, #2, #1
0x0E0C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0E0E	0xF2000514  ADDW	R5, R0, #20
0x0E12	0x2400    MOVS	R4, #0
0x0E14	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0E16	0x9D05    LDR	R5, [SP, #20]
0x0E18	0x2419    MOVS	R4, #25
0x0E1A	0x4365    MULS	R5, R4, R5
0x0E1C	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0E1E	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0E22	0x2464    MOVS	R4, #100
0x0E24	0xFBB7F4F4  UDIV	R4, R7, R4
0x0E28	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0E2A	0x0935    LSRS	R5, R6, #4
0x0E2C	0x2464    MOVS	R4, #100
0x0E2E	0x436C    MULS	R4, R5, R4
0x0E30	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0E32	0x0124    LSLS	R4, R4, #4
0x0E34	0xF2040532  ADDW	R5, R4, #50
0x0E38	0x2464    MOVS	R4, #100
0x0E3A	0xFBB5F4F4  UDIV	R4, R5, R4
0x0E3E	0xF004040F  AND	R4, R4, #15
0x0E42	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0E46	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0E4A	0xB2A4    UXTH	R4, R4
0x0E4C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0E4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E52	0xB00B    ADD	SP, SP, #44
0x0E54	0x4770    BX	LR
0x0E56	0xBF00    NOP
0x0E58	0x10004001  	USART1_SR+0
0x0E5C	0x08904247  	RCC_APB2ENR+0
0x0E60	0x17210000  	_UART1_Write+0
0x0E64	0x00B82000  	_UART_Wr_Ptr+0
0x0E68	0x15090000  	_UART1_Read+0
0x0E6C	0x00BC2000  	_UART_Rd_Ptr+0
0x0E70	0x14D90000  	_UART1_Data_Ready+0
0x0E74	0x00C02000  	_UART_Rdy_Ptr+0
0x0E78	0x14F10000  	_UART1_Tx_Idle+0
0x0E7C	0x00C42000  	_UART_Tx_Idle_Ptr+0
0x0E80	0x44004000  	USART2_SR+0
0x0E84	0x08444247  	RCC_APB1ENR+0
0x0E88	0x176D0000  	_UART2_Write+0
0x0E8C	0x13C10000  	_UART2_Read+0
0x0E90	0x13A90000  	_UART2_Data_Ready+0
0x0E94	0x13910000  	_UART2_Tx_Idle+0
0x0E98	0x48004000  	USART3_SR+0
0x0E9C	0x08484247  	RCC_APB1ENR+0
0x0EA0	0x16B50000  	_UART3_Write+0
0x0EA4	0x13D90000  	_UART3_Read+0
0x0EA8	0x14210000  	_UART3_Data_Ready+0
0x0EAC	0x14390000  	_UART3_Tx_Idle+0
0x0EB0	0x4C004000  	UART4_SR+0
0x0EB4	0x084C4247  	RCC_APB1ENR+0
0x0EB8	0x16990000  	_UART4_Write+0
0x0EBC	0x13F10000  	_UART4_Read+0
0x0EC0	0x14090000  	_UART4_Data_Ready+0
0x0EC4	0x15390000  	_UART4_Tx_Idle+0
0x0EC8	0x50004000  	UART5_SR+0
0x0ECC	0x08504247  	RCC_APB1ENR+0
0x0ED0	0x16D10000  	_UART5_Write+0
0x0ED4	0x16ED0000  	_UART5_Read+0
0x0ED8	0x173D0000  	_UART5_Data_Ready+0
0x0EDC	0x17550000  	_UART5_Tx_Idle+0
0x0EE0	0x14004001  	USART6_SR+0
0x0EE4	0x08944247  	RCC_APB2ENR+0
0x0EE8	0x17050000  	_UART6_Write+0
0x0EEC	0x15A90000  	_UART6_Read+0
0x0EF0	0x15910000  	_UART6_Data_Ready+0
0x0EF4	0x15790000  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
easymx_v7_STM32F407VG__log_init2:
;__em_f407vg_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1AD8	0xB081    SUB	SP, SP, #4
0x1ADA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f407vg_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1ADE	0x4909    LDR	R1, [PC, #36]
0x1AE0	0xB402    PUSH	(R1)
0x1AE2	0xF2400300  MOVW	R3, #0
0x1AE6	0xF2400200  MOVW	R2, #0
0x1AEA	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1AEE	0xF7FFFD2F  BL	_UART2_Init_Advanced+0
0x1AF2	0xB001    ADD	SP, SP, #4
;__em_f407vg_log.c, 33 :: 		logger = UART2_Write;
0x1AF4	0x4A04    LDR	R2, [PC, #16]
0x1AF6	0x4905    LDR	R1, [PC, #20]
0x1AF8	0x600A    STR	R2, [R1, #0]
;__em_f407vg_log.c, 34 :: 		return 0;
0x1AFA	0x2000    MOVS	R0, #0
;__em_f407vg_log.c, 35 :: 		}
L_end__log_init2:
0x1AFC	0xF8DDE000  LDR	LR, [SP, #0]
0x1B00	0xB001    ADD	SP, SP, #4
0x1B02	0x4770    BX	LR
0x1B04	0x28D40000  	__GPIO_MODULE_USART2_PD56+0
0x1B08	0x176D0000  	_UART2_Write+0
0x1B0C	0x00902000  	_logger+0
; end of easymx_v7_STM32F407VG__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45_6.c, 410 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1550	0xB081    SUB	SP, SP, #4
0x1552	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1556	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 412 :: 		
0x1558	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x155A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x155C	0xB408    PUSH	(R3)
0x155E	0xB293    UXTH	R3, R2
0x1560	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1562	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1564	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1566	0xF7FFFB7D  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x156A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 413 :: 		
L_end_UART2_Init_Advanced:
0x156C	0xF8DDE000  LDR	LR, [SP, #0]
0x1570	0xB001    ADD	SP, SP, #4
0x1572	0x4770    BX	LR
0x1574	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F407VG__log_initUartA:
;__em_f407vg_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1D28	0xB081    SUB	SP, SP, #4
0x1D2A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f407vg_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1D2E	0x4909    LDR	R1, [PC, #36]
0x1D30	0xB402    PUSH	(R1)
0x1D32	0xF2400300  MOVW	R3, #0
0x1D36	0xF2400200  MOVW	R2, #0
0x1D3A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D3E	0xF7FFFC3F  BL	_UART1_Init_Advanced+0
0x1D42	0xB001    ADD	SP, SP, #4
;__em_f407vg_log.c, 40 :: 		logger = UART1_Write;
0x1D44	0x4A04    LDR	R2, [PC, #16]
0x1D46	0x4905    LDR	R1, [PC, #20]
0x1D48	0x600A    STR	R2, [R1, #0]
;__em_f407vg_log.c, 41 :: 		return 0;
0x1D4A	0x2000    MOVS	R0, #0
;__em_f407vg_log.c, 42 :: 		}
L_end__log_initUartA:
0x1D4C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D50	0xB001    ADD	SP, SP, #4
0x1D52	0x4770    BX	LR
0x1D54	0x29AC0000  	__GPIO_MODULE_USART1_PA9_10+0
0x1D58	0x17210000  	_UART1_Write+0
0x1D5C	0x00902000  	_logger+0
; end of easymx_v7_STM32F407VG__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45_6.c, 404 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x15C0	0xB081    SUB	SP, SP, #4
0x15C2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x15C6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 406 :: 		
0x15C8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x15CA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x15CC	0xB408    PUSH	(R3)
0x15CE	0xB293    UXTH	R3, R2
0x15D0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x15D2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x15D4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x15D6	0xF7FFFB45  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x15DA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 407 :: 		
L_end_UART1_Init_Advanced:
0x15DC	0xF8DDE000  LDR	LR, [SP, #0]
0x15E0	0xB001    ADD	SP, SP, #4
0x15E2	0x4770    BX	LR
0x15E4	0x10004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F407VG__log_initUartB:
;__em_f407vg_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1D60	0xB081    SUB	SP, SP, #4
0x1D62	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f407vg_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1D66	0x4909    LDR	R1, [PC, #36]
0x1D68	0xB402    PUSH	(R1)
0x1D6A	0xF2400300  MOVW	R3, #0
0x1D6E	0xF2400200  MOVW	R2, #0
0x1D72	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D76	0xF7FFFBEB  BL	_UART2_Init_Advanced+0
0x1D7A	0xB001    ADD	SP, SP, #4
;__em_f407vg_log.c, 47 :: 		logger = UART2_Write;
0x1D7C	0x4A04    LDR	R2, [PC, #16]
0x1D7E	0x4905    LDR	R1, [PC, #20]
0x1D80	0x600A    STR	R2, [R1, #0]
;__em_f407vg_log.c, 48 :: 		return 0;
0x1D82	0x2000    MOVS	R0, #0
;__em_f407vg_log.c, 49 :: 		}
L_end__log_initUartB:
0x1D84	0xF8DDE000  LDR	LR, [SP, #0]
0x1D88	0xB001    ADD	SP, SP, #4
0x1D8A	0x4770    BX	LR
0x1D8C	0x28D40000  	__GPIO_MODULE_USART2_PD56+0
0x1D90	0x176D0000  	_UART2_Write+0
0x1D94	0x00902000  	_logger+0
; end of easymx_v7_STM32F407VG__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F407VG.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2270	0xB083    SUB	SP, SP, #12
0x2272	0xF8CDE000  STR	LR, [SP, #0]
0x2276	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F407VG.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2278	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F407VG.c, 322 :: 		uint8_t row = 13;
0x227A	0x220D    MOVS	R2, #13
0x227C	0xF88D2008  STRB	R2, [SP, #8]
0x2280	0x220A    MOVS	R2, #10
0x2282	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F407VG.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F407VG.c, 324 :: 		switch( format )
0x2286	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F407VG.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F407VG.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2288	0xF7FFFD3E  BL	easymx_v7_STM32F407VG__log_write+0
;easymx_v7_STM32F407VG.c, 328 :: 		break;
0x228C	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F407VG.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F407VG.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x228E	0x7802    LDRB	R2, [R0, #0]
0x2290	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F407VG.c, 332 :: 		_log_write( ptr );
0x2292	0x9001    STR	R0, [SP, #4]
0x2294	0xF7FFFD38  BL	easymx_v7_STM32F407VG__log_write+0
0x2298	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F407VG.c, 333 :: 		ptr++;
0x229A	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F407VG.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x229C	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F407VG.c, 335 :: 		break;
0x229E	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F407VG.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F407VG.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x22A0	0x7802    LDRB	R2, [R0, #0]
0x22A2	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F407VG.c, 339 :: 		_log_write( ptr );
0x22A4	0x9001    STR	R0, [SP, #4]
0x22A6	0xF7FFFD2F  BL	easymx_v7_STM32F407VG__log_write+0
0x22AA	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F407VG.c, 340 :: 		ptr++;
0x22AC	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F407VG.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x22AE	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F407VG.c, 342 :: 		_log_write( &row );
0x22B0	0xAA02    ADD	R2, SP, #8
0x22B2	0x4610    MOV	R0, R2
0x22B4	0xF7FFFD28  BL	easymx_v7_STM32F407VG__log_write+0
;easymx_v7_STM32F407VG.c, 343 :: 		_log_write( &line );
0x22B8	0xF10D0209  ADD	R2, SP, #9
0x22BC	0x4610    MOV	R0, R2
0x22BE	0xF7FFFD23  BL	easymx_v7_STM32F407VG__log_write+0
;easymx_v7_STM32F407VG.c, 344 :: 		break;
0x22C2	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F407VG.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F407VG.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x22C4	0x2006    MOVS	R0, #6
0x22C6	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F407VG.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x22C8	0x2900    CMP	R1, #0
0x22CA	0xD0DD    BEQ	L_mikrobus_logWrite97
0x22CC	0x2901    CMP	R1, #1
0x22CE	0xD0DE    BEQ	L_mikrobus_logWrite98
0x22D0	0x2902    CMP	R1, #2
0x22D2	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x22D4	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F407VG.c, 348 :: 		return 0;
0x22D6	0x2000    MOVS	R0, #0
;easymx_v7_STM32F407VG.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x22D8	0xF8DDE000  LDR	LR, [SP, #0]
0x22DC	0xB003    ADD	SP, SP, #12
0x22DE	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F407VG__log_write:
;__em_f407vg_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1D08	0xB081    SUB	SP, SP, #4
0x1D0A	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f407vg_log.c, 19 :: 		logger( *data_ );
0x1D0E	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1D10	0xB2CC    UXTB	R4, R1
0x1D12	0xB2A0    UXTH	R0, R4
0x1D14	0x4C03    LDR	R4, [PC, #12]
0x1D16	0x6824    LDR	R4, [R4, #0]
0x1D18	0x47A0    BLX	R4
;__em_f407vg_log.c, 20 :: 		return 0;
0x1D1A	0x2000    MOVS	R0, #0
;__em_f407vg_log.c, 21 :: 		}
L_end__log_write:
0x1D1C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D20	0xB001    ADD	SP, SP, #4
0x1D22	0x4770    BX	LR
0x1D24	0x00902000  	_logger+0
; end of easymx_v7_STM32F407VG__log_write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x1720	0xB081    SUB	SP, SP, #4
0x1722	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x1726	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1728	0x4803    LDR	R0, [PC, #12]
0x172A	0xF7FFFBE5  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x172E	0xF8DDE000  LDR	LR, [SP, #0]
0x1732	0xB001    ADD	SP, SP, #4
0x1734	0x4770    BX	LR
0x1736	0xBF00    NOP
0x1738	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0EF8	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0EFA	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0EFE	0x4601    MOV	R1, R0
0x0F00	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0F04	0x680B    LDR	R3, [R1, #0]
0x0F06	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0F0A	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0F0C	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0F0E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0F10	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0F12	0xB001    ADD	SP, SP, #4
0x0F14	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x176C	0xB081    SUB	SP, SP, #4
0x176E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x1772	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1774	0x4803    LDR	R0, [PC, #12]
0x1776	0xF7FFFBBF  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x177A	0xF8DDE000  LDR	LR, [SP, #0]
0x177E	0xB001    ADD	SP, SP, #4
0x1780	0x4770    BX	LR
0x1782	0xBF00    NOP
0x1784	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x16B4	0xB081    SUB	SP, SP, #4
0x16B6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x16BA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x16BC	0x4803    LDR	R0, [PC, #12]
0x16BE	0xF7FFFC1B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x16C2	0xF8DDE000  LDR	LR, [SP, #0]
0x16C6	0xB001    ADD	SP, SP, #4
0x16C8	0x4770    BX	LR
0x16CA	0xBF00    NOP
0x16CC	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x1698	0xB081    SUB	SP, SP, #4
0x169A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x169E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x16A0	0x4803    LDR	R0, [PC, #12]
0x16A2	0xF7FFFC29  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x16A6	0xF8DDE000  LDR	LR, [SP, #0]
0x16AA	0xB001    ADD	SP, SP, #4
0x16AC	0x4770    BX	LR
0x16AE	0xBF00    NOP
0x16B0	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x16D0	0xB081    SUB	SP, SP, #4
0x16D2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x16D6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x16D8	0x4803    LDR	R0, [PC, #12]
0x16DA	0xF7FFFC0D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x16DE	0xF8DDE000  LDR	LR, [SP, #0]
0x16E2	0xB001    ADD	SP, SP, #4
0x16E4	0x4770    BX	LR
0x16E6	0xBF00    NOP
0x16E8	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x1704	0xB081    SUB	SP, SP, #4
0x1706	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x170A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x170C	0x4803    LDR	R0, [PC, #12]
0x170E	0xF7FFFBF3  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x1712	0xF8DDE000  LDR	LR, [SP, #0]
0x1716	0xB001    ADD	SP, SP, #4
0x1718	0x4770    BX	LR
0x171A	0xBF00    NOP
0x171C	0x14004001  	USART6_SR+0
; end of _UART6_Write
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x21A0	0xF2423753  MOVW	R7, #9043
0x21A4	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x21A8	0x1E7F    SUBS	R7, R7, #1
0x21AA	0xD1FD    BNE	L_Delay_100ms20
0x21AC	0xBF00    NOP
0x21AE	0xBF00    NOP
0x21B0	0xBF00    NOP
0x21B2	0xBF00    NOP
0x21B4	0xBF00    NOP
0x21B6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x21B8	0x4770    BX	LR
; end of _Delay_100ms
_applicationInit:
;Click_TempHum10_STM.c, 43 :: 		void applicationInit()
0x23C8	0xB081    SUB	SP, SP, #4
0x23CA	0xF8CDE000  STR	LR, [SP, #0]
;Click_TempHum10_STM.c, 45 :: 		temphum10_i2cDriverInit( (T_TEMPHUM10_P)&_MIKROBUS1_GPIO, (T_TEMPHUM10_P)&_MIKROBUS1_I2C, 0x7F );
0x23CE	0x227F    MOVS	R2, #127
0x23D0	0x490D    LDR	R1, [PC, #52]
0x23D2	0x480E    LDR	R0, [PC, #56]
0x23D4	0xF7FFFEF2  BL	_temphum10_i2cDriverInit+0
;Click_TempHum10_STM.c, 46 :: 		temphum10_setDeviceMode(_TEMPHUM10_MODE_STANDBY);
0x23D8	0x2001    MOVS	R0, __TEMPHUM10_MODE_STANDBY
0x23DA	0xF7FFFF01  BL	_temphum10_setDeviceMode+0
;Click_TempHum10_STM.c, 47 :: 		Delay_ms( 1000 );
0x23DE	0xF2461753  MOVW	R7, #24915
0x23E2	0xF2C00751  MOVT	R7, #81
0x23E6	0xBF00    NOP
0x23E8	0xBF00    NOP
L_applicationInit0:
0x23EA	0x1E7F    SUBS	R7, R7, #1
0x23EC	0xD1FD    BNE	L_applicationInit0
0x23EE	0xBF00    NOP
0x23F0	0xBF00    NOP
0x23F2	0xBF00    NOP
0x23F4	0xBF00    NOP
;Click_TempHum10_STM.c, 48 :: 		temphum10_writeByte(_TEMPHUM10_REG_DEVICE_RESET, _TEMPHUM10_RST_NORMAL_OPERATION);
0x23F6	0x2100    MOVS	R1, __TEMPHUM10_RST_NORMAL_OPERATION
0x23F8	0x2000    MOVS	R0, __TEMPHUM10_REG_DEVICE_RESET
0x23FA	0xF7FFFEB5  BL	_temphum10_writeByte+0
;Click_TempHum10_STM.c, 50 :: 		}
L_end_applicationInit:
0x23FE	0xF8DDE000  LDR	LR, [SP, #0]
0x2402	0xB001    ADD	SP, SP, #4
0x2404	0x4770    BX	LR
0x2406	0xBF00    NOP
0x2408	0x2AF40000  	__MIKROBUS1_I2C+0
0x240C	0x2A180000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_temphum10_i2cDriverInit:
;__temphum10_driver.c, 86 :: 		void temphum10_i2cDriverInit(T_TEMPHUM10_P gpioObj, T_TEMPHUM10_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x21BC	0xB081    SUB	SP, SP, #4
0x21BE	0xF8CDE000  STR	LR, [SP, #0]
0x21C2	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__temphum10_driver.c, 88 :: 		_slaveAddress = slave;
0x21C4	0x4B05    LDR	R3, [PC, #20]
0x21C6	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__temphum10_driver.c, 89 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x21C8	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x21CA	0xF7FFFC3D  BL	__temphum10_driver_hal_i2cMap+0
;__temphum10_driver.c, 90 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x21CE	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x21D0	0xF7FFFB50  BL	__temphum10_driver_hal_gpioMap+0
;__temphum10_driver.c, 91 :: 		}
L_end_temphum10_i2cDriverInit:
0x21D4	0xF8DDE000  LDR	LR, [SP, #0]
0x21D8	0xB001    ADD	SP, SP, #4
0x21DA	0x4770    BX	LR
0x21DC	0x00172000  	__temphum10_driver__slaveAddress+0
; end of _temphum10_i2cDriverInit
__temphum10_driver_hal_i2cMap:
;__hal_stm32.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1A48	0x6802    LDR	R2, [R0, #0]
0x1A4A	0x4906    LDR	R1, [PC, #24]
0x1A4C	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1A4E	0x1D01    ADDS	R1, R0, #4
0x1A50	0x680A    LDR	R2, [R1, #0]
0x1A52	0x4905    LDR	R1, [PC, #20]
0x1A54	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x1A56	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x1A5A	0x680A    LDR	R2, [R1, #0]
0x1A5C	0x4903    LDR	R1, [PC, #12]
0x1A5E	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		}
L_end_hal_i2cMap:
0x1A60	0x4770    BX	LR
0x1A62	0xBF00    NOP
0x1A64	0x00C82000  	__temphum10_driver_fp_i2cStart+0
0x1A68	0x00D02000  	__temphum10_driver_fp_i2cWrite+0
0x1A6C	0x00D42000  	__temphum10_driver_fp_i2cRead+0
; end of __temphum10_driver_hal_i2cMap
__temphum10_driver_hal_gpioMap:
;__temphum10_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__temphum10_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1874	0xF2000108  ADDW	R1, R0, #8
; gpioObj end address is: 0 (R0)
0x1878	0x680A    LDR	R2, [R1, #0]
0x187A	0x4901    LDR	R1, [PC, #4]
0x187C	0x600A    STR	R2, [R1, #0]
;__temphum10_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x187E	0x4770    BX	LR
0x1880	0x00CC2000  	__temphum10_driver_hal_gpio_csSet+0
; end of __temphum10_driver_hal_gpioMap
_temphum10_setDeviceMode:
;__temphum10_driver.c, 168 :: 		void temphum10_setDeviceMode(uint8_t mode)
; mode start address is: 0 (R0)
0x21E0	0xB081    SUB	SP, SP, #4
0x21E2	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 0 (R0)
; mode start address is: 0 (R0)
;__temphum10_driver.c, 170 :: 		hal_gpio_csSet(mode);
; mode end address is: 0 (R0)
0x21E6	0x4C03    LDR	R4, [PC, #12]
0x21E8	0x6824    LDR	R4, [R4, #0]
0x21EA	0x47A0    BLX	R4
;__temphum10_driver.c, 171 :: 		}
L_end_temphum10_setDeviceMode:
0x21EC	0xF8DDE000  LDR	LR, [SP, #0]
0x21F0	0xB001    ADD	SP, SP, #4
0x21F2	0x4770    BX	LR
0x21F4	0x00CC2000  	__temphum10_driver_hal_gpio_csSet+0
; end of _temphum10_setDeviceMode
easymx_v7_STM32F407VG__setAN_1:
;__em_f407vg_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1884	0x4901    LDR	R1, [PC, #4]
0x1886	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1888	0x4770    BX	LR
0x188A	0xBF00    NOP
0x188C	0x02904240  	GPIOA_ODR+0
; end of easymx_v7_STM32F407VG__setAN_1
easymx_v7_STM32F407VG__setRST_1:
;__em_f407vg_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A88	0x4901    LDR	R1, [PC, #4]
0x1A8A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1A8C	0x4770    BX	LR
0x1A8E	0xBF00    NOP
0x1A90	0x02884241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setRST_1
easymx_v7_STM32F407VG__setCS_1:
;__em_f407vg_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A94	0x4901    LDR	R1, [PC, #4]
0x1A96	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1A98	0x4770    BX	LR
0x1A9A	0xBF00    NOP
0x1A9C	0x82B44241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setCS_1
easymx_v7_STM32F407VG__setSCK_1:
;__em_f407vg_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A70	0x4901    LDR	R1, [PC, #4]
0x1A72	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1A74	0x4770    BX	LR
0x1A76	0xBF00    NOP
0x1A78	0x02A84241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setSCK_1
easymx_v7_STM32F407VG__setMISO_1:
;__em_f407vg_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A7C	0x4901    LDR	R1, [PC, #4]
0x1A7E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1A80	0x4770    BX	LR
0x1A82	0xBF00    NOP
0x1A84	0x02AC4241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setMISO_1
easymx_v7_STM32F407VG__setMOSI_1:
;__em_f407vg_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D98	0x4901    LDR	R1, [PC, #4]
0x1D9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1D9C	0x4770    BX	LR
0x1D9E	0xBF00    NOP
0x1DA0	0x02B04241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setMOSI_1
easymx_v7_STM32F407VG__setPWM_1:
;__em_f407vg_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E28	0x4901    LDR	R1, [PC, #4]
0x1E2A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1E2C	0x4770    BX	LR
0x1E2E	0xBF00    NOP
0x1E30	0x02804240  	GPIOA_ODR+0
; end of easymx_v7_STM32F407VG__setPWM_1
easymx_v7_STM32F407VG__setINT_1:
;__em_f407vg_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E34	0x4901    LDR	R1, [PC, #4]
0x1E36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1E38	0x4770    BX	LR
0x1E3A	0xBF00    NOP
0x1E3C	0x82A84241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setINT_1
easymx_v7_STM32F407VG__setRX_1:
;__em_f407vg_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E1C	0x4901    LDR	R1, [PC, #4]
0x1E1E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1E20	0x4770    BX	LR
0x1E22	0xBF00    NOP
0x1E24	0x82A44241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setRX_1
easymx_v7_STM32F407VG__setTX_1:
;__em_f407vg_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E04	0x4901    LDR	R1, [PC, #4]
0x1E06	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1E08	0x4770    BX	LR
0x1E0A	0xBF00    NOP
0x1E0C	0x82A04241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setTX_1
easymx_v7_STM32F407VG__setSCL_1:
;__em_f407vg_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E10	0x4901    LDR	R1, [PC, #4]
0x1E12	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1E14	0x4770    BX	LR
0x1E16	0xBF00    NOP
0x1E18	0x82984240  	GPIOB_ODR+0
; end of easymx_v7_STM32F407VG__setSCL_1
easymx_v7_STM32F407VG__setSDA_1:
;__em_f407vg_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E4C	0x4901    LDR	R1, [PC, #4]
0x1E4E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1E50	0x4770    BX	LR
0x1E52	0xBF00    NOP
0x1E54	0x829C4240  	GPIOB_ODR+0
; end of easymx_v7_STM32F407VG__setSDA_1
easymx_v7_STM32F407VG__setAN_2:
;__em_f407vg_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E40	0x4901    LDR	R1, [PC, #4]
0x1E42	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1E44	0x4770    BX	LR
0x1E46	0xBF00    NOP
0x1E48	0x02944240  	GPIOA_ODR+0
; end of easymx_v7_STM32F407VG__setAN_2
easymx_v7_STM32F407VG__setRST_2:
;__em_f407vg_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DBC	0x4901    LDR	R1, [PC, #4]
0x1DBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x028C4241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setRST_2
easymx_v7_STM32F407VG__setCS_2:
;__em_f407vg_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DC8	0x4901    LDR	R1, [PC, #4]
0x1DCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1DCC	0x4770    BX	LR
0x1DCE	0xBF00    NOP
0x1DD0	0x82B84241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setCS_2
easymx_v7_STM32F407VG__setSCK_2:
;__em_f407vg_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DA4	0x4901    LDR	R1, [PC, #4]
0x1DA6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1DA8	0x4770    BX	LR
0x1DAA	0xBF00    NOP
0x1DAC	0x02A84241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setSCK_2
easymx_v7_STM32F407VG__setMISO_2:
;__em_f407vg_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DB0	0x4901    LDR	R1, [PC, #4]
0x1DB2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1DB4	0x4770    BX	LR
0x1DB6	0xBF00    NOP
0x1DB8	0x02AC4241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setMISO_2
easymx_v7_STM32F407VG__setMOSI_2:
;__em_f407vg_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DEC	0x4901    LDR	R1, [PC, #4]
0x1DEE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1DF0	0x4770    BX	LR
0x1DF2	0xBF00    NOP
0x1DF4	0x02B04241  	GPIOC_ODR+0
; end of easymx_v7_STM32F407VG__setMOSI_2
easymx_v7_STM32F407VG__setPWM_2:
;__em_f407vg_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DF8	0x4901    LDR	R1, [PC, #4]
0x1DFA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1DFC	0x4770    BX	LR
0x1DFE	0xBF00    NOP
0x1E00	0x82B04241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setPWM_2
easymx_v7_STM32F407VG__setINT_2:
;__em_f407vg_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DD4	0x4901    LDR	R1, [PC, #4]
0x1DD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x1DD8	0x4770    BX	LR
0x1DDA	0xBF00    NOP
0x1DDC	0x82AC4241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setINT_2
easymx_v7_STM32F407VG__setRX_2:
;__em_f407vg_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DE0	0x4901    LDR	R1, [PC, #4]
0x1DE2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x1DE4	0x4770    BX	LR
0x1DE6	0xBF00    NOP
0x1DE8	0x82984241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setRX_2
easymx_v7_STM32F407VG__setTX_2:
;__em_f407vg_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1868	0x4901    LDR	R1, [PC, #4]
0x186A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x186C	0x4770    BX	LR
0x186E	0xBF00    NOP
0x1870	0x82944241  	GPIOD_ODR+0
; end of easymx_v7_STM32F407VG__setTX_2
easymx_v7_STM32F407VG__setSCL_2:
;__em_f407vg_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x17C0	0x4901    LDR	R1, [PC, #4]
0x17C2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x17C4	0x4770    BX	LR
0x17C6	0xBF00    NOP
0x17C8	0x82984240  	GPIOB_ODR+0
; end of easymx_v7_STM32F407VG__setSCL_2
easymx_v7_STM32F407VG__setSDA_2:
;__em_f407vg_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x17B4	0x4901    LDR	R1, [PC, #4]
0x17B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x17B8	0x4770    BX	LR
0x17BA	0xBF00    NOP
0x17BC	0x829C4240  	GPIOB_ODR+0
; end of easymx_v7_STM32F407VG__setSDA_2
_temphum10_writeByte:
;__temphum10_driver.c, 105 :: 		void temphum10_writeByte(uint8_t reg, uint8_t _data)
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x2168	0xB082    SUB	SP, SP, #8
0x216A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__temphum10_driver.c, 109 :: 		writeReg[ 0 ] = reg;
0x216E	0xAB01    ADD	R3, SP, #4
0x2170	0x7018    STRB	R0, [R3, #0]
; reg end address is: 0 (R0)
;__temphum10_driver.c, 110 :: 		writeReg[ 1 ] = _data;
0x2172	0x1C5A    ADDS	R2, R3, #1
0x2174	0x7011    STRB	R1, [R2, #0]
;__temphum10_driver.c, 111 :: 		writeReg[ 2 ] = _data;
0x2176	0x1C9A    ADDS	R2, R3, #2
0x2178	0x7011    STRB	R1, [R2, #0]
; _data end address is: 4 (R1)
;__temphum10_driver.c, 113 :: 		hal_i2cStart();
0x217A	0xF7FFFB05  BL	__temphum10_driver_hal_i2cStart+0
;__temphum10_driver.c, 114 :: 		hal_i2cWrite(_slaveAddress, writeReg, 3, END_MODE_STOP);
0x217E	0xAB01    ADD	R3, SP, #4
0x2180	0x4A05    LDR	R2, [PC, #20]
0x2182	0x7812    LDRB	R2, [R2, #0]
0x2184	0x4619    MOV	R1, R3
0x2186	0x2301    MOVS	R3, #1
0x2188	0xB2D0    UXTB	R0, R2
0x218A	0x2203    MOVS	R2, #3
0x218C	0xF7FFFB44  BL	__temphum10_driver_hal_i2cWrite+0
;__temphum10_driver.c, 115 :: 		}
L_end_temphum10_writeByte:
0x2190	0xF8DDE000  LDR	LR, [SP, #0]
0x2194	0xB002    ADD	SP, SP, #8
0x2196	0x4770    BX	LR
0x2198	0x00172000  	__temphum10_driver__slaveAddress+0
; end of _temphum10_writeByte
__temphum10_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x1788	0xB082    SUB	SP, SP, #8
0x178A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x178E	0xF2400400  MOVW	R4, #0
0x1792	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x1796	0x4C06    LDR	R4, [PC, #24]
0x1798	0x6824    LDR	R4, [R4, #0]
0x179A	0x47A0    BLX	R4
0x179C	0xF9BD1004  LDRSH	R1, [SP, #4]
0x17A0	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x17A4	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x17A6	0xF8DDE000  LDR	LR, [SP, #0]
0x17AA	0xB002    ADD	SP, SP, #8
0x17AC	0x4770    BX	LR
0x17AE	0xBF00    NOP
0x17B0	0x00C82000  	__temphum10_driver_fp_i2cStart+0
; end of __temphum10_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_123.c, 557 :: 		
0x149C	0xB081    SUB	SP, SP, #4
0x149E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 558 :: 		
0x14A2	0x4803    LDR	R0, [PC, #12]
0x14A4	0xF7FFFB50  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 559 :: 		
L_end_I2C1_Start:
0x14A8	0xF8DDE000  LDR	LR, [SP, #0]
0x14AC	0xB001    ADD	SP, SP, #4
0x14AE	0x4770    BX	LR
0x14B0	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_123.c, 213 :: 		
; I2C_BASE start address is: 0 (R0)
0x0B48	0xB083    SUB	SP, SP, #12
0x0B4A	0xF8CDE000  STR	LR, [SP, #0]
0x0B4E	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_123.c, 214 :: 		
; timeout start address is: 0 (R0)
0x0B50	0xF04F0000  MOV	R0, #0
;__Lib_I2C_123.c, 217 :: 		
0x0B54	0x492B    LDR	R1, [PC, #172]
0x0B56	0x428B    CMP	R3, R1
0x0B58	0xD106    BNE	L_I2Cx_Start9
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 218 :: 		
0x0B5A	0x492B    LDR	R1, [PC, #172]
; timeout start address is: 16 (R4)
0x0B5C	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_123.c, 219 :: 		
0x0B5E	0x492B    LDR	R1, [PC, #172]
0x0B60	0x680A    LDR	R2, [R1, #0]
0x0B62	0x492B    LDR	R1, [PC, #172]
0x0B64	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 220 :: 		
; timeout end address is: 16 (R4)
0x0B66	0xE015    B	L_I2Cx_Start10
L_I2Cx_Start9:
;__Lib_I2C_123.c, 221 :: 		
; timeout start address is: 0 (R0)
0x0B68	0x492A    LDR	R1, [PC, #168]
0x0B6A	0x428B    CMP	R3, R1
0x0B6C	0xD107    BNE	L_I2Cx_Start11
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 222 :: 		
0x0B6E	0x492A    LDR	R1, [PC, #168]
; timeout start address is: 0 (R0)
0x0B70	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_123.c, 223 :: 		
0x0B72	0x492A    LDR	R1, [PC, #168]
0x0B74	0x680A    LDR	R2, [R1, #0]
0x0B76	0x4926    LDR	R1, [PC, #152]
0x0B78	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 224 :: 		
0x0B7A	0x4604    MOV	R4, R0
0x0B7C	0xE00A    B	L_I2Cx_Start12
L_I2Cx_Start11:
;__Lib_I2C_123.c, 225 :: 		
0x0B7E	0x4928    LDR	R1, [PC, #160]
0x0B80	0x428B    CMP	R3, R1
0x0B82	0xD106    BNE	L__I2Cx_Start133
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 226 :: 		
0x0B84	0x4927    LDR	R1, [PC, #156]
; timeout start address is: 0 (R0)
0x0B86	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_123.c, 227 :: 		
0x0B88	0x4927    LDR	R1, [PC, #156]
0x0B8A	0x680A    LDR	R2, [R1, #0]
0x0B8C	0x4920    LDR	R1, [PC, #128]
0x0B8E	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 228 :: 		
0x0B90	0xE7FF    B	L_I2Cx_Start13
L__I2Cx_Start133:
;__Lib_I2C_123.c, 225 :: 		
;__Lib_I2C_123.c, 228 :: 		
L_I2Cx_Start13:
; timeout start address is: 0 (R0)
0x0B92	0x4604    MOV	R4, R0
; timeout end address is: 0 (R0)
L_I2Cx_Start12:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start10:
;__Lib_I2C_123.c, 230 :: 		
; timeout start address is: 16 (R4)
0x0B94	0x4925    LDR	R1, [PC, #148]
0x0B96	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 232 :: 		
0x0B98	0x9401    STR	R4, [SP, #4]
0x0B9A	0x9302    STR	R3, [SP, #8]
0x0B9C	0x4618    MOV	R0, R3
0x0B9E	0xF7FFFE9B  BL	__Lib_I2C_123_I2Cx_Wait_For_Idle+0
0x0BA2	0x9B02    LDR	R3, [SP, #8]
0x0BA4	0x9C01    LDR	R4, [SP, #4]
0x0BA6	0xB910    CBNZ	R0, L_I2Cx_Start14
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 233 :: 		
0x0BA8	0xF64F70FF  MOVW	R0, #65535
0x0BAC	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 234 :: 		
L_I2Cx_Start14:
;__Lib_I2C_123.c, 237 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0BAE	0x2201    MOVS	R2, #1
0x0BB0	0x6819    LDR	R1, [R3, #0]
0x0BB2	0xF3622108  BFI	R1, R2, #8, #1
0x0BB6	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_123.c, 239 :: 		
0x0BB8	0xF2030114  ADDW	R1, R3, #20
0x0BBC	0x680A    LDR	R2, [R1, #0]
0x0BBE	0xF3C22140  UBFX	R1, R2, #9, #1
0x0BC2	0xB111    CBZ	R1, L_I2Cx_Start15
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 240 :: 		
0x0BC4	0xF64F70FF  MOVW	R0, #65535
0x0BC8	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 241 :: 		
L_I2Cx_Start15:
;__Lib_I2C_123.c, 242 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0BCA	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0BCC	0x461C    MOV	R4, R3
L_I2Cx_Start16:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0BCE	0x4918    LDR	R1, [PC, #96]
0x0BD0	0x4620    MOV	R0, R4
0x0BD2	0xF7FFFE6F  BL	_ChekXForEvent+0
0x0BD6	0xB978    CBNZ	R0, L_I2Cx_Start17
;__Lib_I2C_123.c, 243 :: 		
0x0BD8	0x4914    LDR	R1, [PC, #80]
0x0BDA	0x6809    LDR	R1, [R1, #0]
0x0BDC	0xB159    CBZ	R1, L__I2Cx_Start134
;__Lib_I2C_123.c, 244 :: 		
0x0BDE	0xB935    CBNZ	R5, L_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 245 :: 		
0x0BE0	0x2006    MOVS	R0, #6
0x0BE2	0x4C0B    LDR	R4, [PC, #44]
0x0BE4	0x6824    LDR	R4, [R4, #0]
0x0BE6	0x47A0    BLX	R4
;__Lib_I2C_123.c, 246 :: 		
0x0BE8	0xF64F70FF  MOVW	R0, #65535
0x0BEC	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 247 :: 		
L_I2Cx_Start19:
;__Lib_I2C_123.c, 248 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0BEE	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0BF0	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0BF2	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 249 :: 		
0x0BF4	0xE7FF    B	L_I2Cx_Start18
L__I2Cx_Start134:
;__Lib_I2C_123.c, 243 :: 		
;__Lib_I2C_123.c, 249 :: 		
L_I2Cx_Start18:
;__Lib_I2C_123.c, 250 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0BF6	0xE7EA    B	L_I2Cx_Start16
L_I2Cx_Start17:
;__Lib_I2C_123.c, 251 :: 		
0x0BF8	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 252 :: 		
L_end_I2Cx_Start:
0x0BFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFE	0xB003    ADD	SP, SP, #12
0x0C00	0x4770    BX	LR
0x0C02	0xBF00    NOP
0x0C04	0x54004000  	I2C1_CR1+0
0x0C08	0x005C2000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0C0C	0x009C2000  	_I2C1_Timeout_Ptr+0
0x0C10	0x00982000  	_I2Cx_Timeout_Ptr+0
0x0C14	0x58004000  	I2C2_CR1+0
0x0C18	0x00602000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0C1C	0x00A02000  	_I2C2_Timeout_Ptr+0
0x0C20	0x5C004000  	I2C3_CR1+0
0x0C24	0x00642000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x0C28	0x00A42000  	_I2C3_Timeout_Ptr+0
0x0C2C	0x00682000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x0C30	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_123.c, 177 :: 		
; I2C_BASE start address is: 0 (R0)
0x08D8	0xB081    SUB	SP, SP, #4
0x08DA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 178 :: 		
; timeout start address is: 8 (R2)
0x08DE	0xF04F0200  MOV	R2, #0
;__Lib_I2C_123.c, 181 :: 		
0x08E2	0x491F    LDR	R1, [PC, #124]
0x08E4	0x4288    CMP	R0, R1
0x08E6	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 182 :: 		
0x08E8	0x491E    LDR	R1, [PC, #120]
; timeout start address is: 12 (R3)
0x08EA	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 183 :: 		
0x08EC	0x491E    LDR	R1, [PC, #120]
0x08EE	0x680A    LDR	R2, [R1, #0]
0x08F0	0x491E    LDR	R1, [PC, #120]
0x08F2	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 184 :: 		
0x08F4	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x08F6	0xE017    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle1
L___Lib_I2C_123_I2Cx_Wait_For_Idle0:
;__Lib_I2C_123.c, 185 :: 		
; timeout start address is: 8 (R2)
0x08F8	0x491D    LDR	R1, [PC, #116]
0x08FA	0x4288    CMP	R0, R1
0x08FC	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle2
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 186 :: 		
0x08FE	0x491D    LDR	R1, [PC, #116]
; timeout start address is: 12 (R3)
0x0900	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 187 :: 		
0x0902	0x491D    LDR	R1, [PC, #116]
0x0904	0x680A    LDR	R2, [R1, #0]
0x0906	0x4919    LDR	R1, [PC, #100]
0x0908	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 188 :: 		
0x090A	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x090C	0xE00C    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle3
L___Lib_I2C_123_I2Cx_Wait_For_Idle2:
;__Lib_I2C_123.c, 189 :: 		
; timeout start address is: 8 (R2)
0x090E	0x491B    LDR	R1, [PC, #108]
0x0910	0x4288    CMP	R0, R1
0x0912	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle131
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 190 :: 		
0x0914	0x491A    LDR	R1, [PC, #104]
; timeout start address is: 12 (R3)
0x0916	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 191 :: 		
0x0918	0x491A    LDR	R1, [PC, #104]
0x091A	0x680A    LDR	R2, [R1, #0]
0x091C	0x4913    LDR	R1, [PC, #76]
0x091E	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x0920	0x4619    MOV	R1, R3
;__Lib_I2C_123.c, 192 :: 		
0x0922	0xE000    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle4
L___Lib_I2C_123_I2Cx_Wait_For_Idle131:
;__Lib_I2C_123.c, 189 :: 		
0x0924	0x4611    MOV	R1, R2
;__Lib_I2C_123.c, 192 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle4:
; timeout start address is: 4 (R1)
0x0926	0x460C    MOV	R4, R1
; timeout end address is: 4 (R1)
L___Lib_I2C_123_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_123.c, 194 :: 		
; timeout start address is: 16 (R4)
0x0928	0x4917    LDR	R1, [PC, #92]
0x092A	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x092C	0x4603    MOV	R3, R0
;__Lib_I2C_123.c, 196 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle5:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x092E	0x4618    MOV	R0, R3
0x0930	0xF7FFFCB6  BL	_I2Cx_Is_Idle+0
0x0934	0xB970    CBNZ	R0, L___Lib_I2C_123_I2Cx_Wait_For_Idle6
;__Lib_I2C_123.c, 197 :: 		
0x0936	0x4914    LDR	R1, [PC, #80]
0x0938	0x6809    LDR	R1, [R1, #0]
0x093A	0xB151    CBZ	R1, L___Lib_I2C_123_I2Cx_Wait_For_Idle132
;__Lib_I2C_123.c, 198 :: 		
0x093C	0xB92C    CBNZ	R4, L___Lib_I2C_123_I2Cx_Wait_For_Idle8
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 199 :: 		
0x093E	0x2005    MOVS	R0, #5
0x0940	0x4C0A    LDR	R4, [PC, #40]
0x0942	0x6824    LDR	R4, [R4, #0]
0x0944	0x47A0    BLX	R4
;__Lib_I2C_123.c, 200 :: 		
0x0946	0x2000    MOVS	R0, #0
0x0948	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_123.c, 201 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle8:
;__Lib_I2C_123.c, 202 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x094A	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x094C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x094E	0x4604    MOV	R4, R0
;__Lib_I2C_123.c, 203 :: 		
0x0950	0xE7FF    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle7
L___Lib_I2C_123_I2Cx_Wait_For_Idle132:
;__Lib_I2C_123.c, 197 :: 		
;__Lib_I2C_123.c, 203 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle7:
;__Lib_I2C_123.c, 204 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x0952	0xE7EC    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle5
L___Lib_I2C_123_I2Cx_Wait_For_Idle6:
;__Lib_I2C_123.c, 205 :: 		
0x0954	0x2001    MOVS	R0, #1
;__Lib_I2C_123.c, 206 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0956	0xF8DDE000  LDR	LR, [SP, #0]
0x095A	0xB001    ADD	SP, SP, #4
0x095C	0x4770    BX	LR
0x095E	0xBF00    NOP
0x0960	0x54004000  	I2C1_CR1+0
0x0964	0x005C2000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0968	0x009C2000  	_I2C1_Timeout_Ptr+0
0x096C	0x00982000  	_I2Cx_Timeout_Ptr+0
0x0970	0x58004000  	I2C2_CR1+0
0x0974	0x00602000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0978	0x00A02000  	_I2C2_Timeout_Ptr+0
0x097C	0x5C004000  	I2C3_CR1+0
0x0980	0x00642000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x0984	0x00A42000  	_I2C3_Timeout_Ptr+0
0x0988	0x00682000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
; end of __Lib_I2C_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_123.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x02A0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 173 :: 		
0x02A2	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x02A6	0x680A    LDR	R2, [R1, #0]
0x02A8	0xF3C20140  UBFX	R1, R2, #1, #1
0x02AC	0xF0810101  EOR	R1, R1, #1
0x02B0	0xB2C9    UXTB	R1, R1
0x02B2	0xB2C8    UXTB	R0, R1
;__Lib_I2C_123.c, 174 :: 		
L_end_I2Cx_Is_Idle:
0x02B4	0xB001    ADD	SP, SP, #4
0x02B6	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_123.c, 208 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08B4	0xB081    SUB	SP, SP, #4
0x08B6	0xF8CDE000  STR	LR, [SP, #0]
0x08BA	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_123.c, 209 :: 		
; I2C_BASE end address is: 0 (R0)
0x08BC	0xF7FFFC64  BL	_I2Cx_Get_Status+0
0x08C0	0xEA000203  AND	R2, R0, R3, LSL #0
0x08C4	0x429A    CMP	R2, R3
0x08C6	0xF2400200  MOVW	R2, #0
0x08CA	0xD100    BNE	L__ChekXForEvent167
0x08CC	0x2201    MOVS	R2, #1
L__ChekXForEvent167:
; Event end address is: 12 (R3)
0x08CE	0xB2D0    UXTB	R0, R2
;__Lib_I2C_123.c, 210 :: 		
L_end_ChekXForEvent:
0x08D0	0xF8DDE000  LDR	LR, [SP, #0]
0x08D4	0xB001    ADD	SP, SP, #4
0x08D6	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_123.c, 160 :: 		
; I2C_BASE start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 163 :: 		
0x018A	0xF2000114  ADDW	R1, R0, #20
0x018E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_123.c, 164 :: 		
0x0190	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0194	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_123.c, 166 :: 		
0x0196	0x0409    LSLS	R1, R1, #16
0x0198	0xEA420101  ORR	R1, R2, R1, LSL #0
0x019C	0x4608    MOV	R0, R1
;__Lib_I2C_123.c, 167 :: 		
L_end_I2Cx_Get_Status:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_123.c, 587 :: 		
0x146C	0xB081    SUB	SP, SP, #4
0x146E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 588 :: 		
0x1472	0x4803    LDR	R0, [PC, #12]
0x1474	0xF7FFFB68  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 589 :: 		
L_end_I2C2_Start:
0x1478	0xF8DDE000  LDR	LR, [SP, #0]
0x147C	0xB001    ADD	SP, SP, #4
0x147E	0x4770    BX	LR
0x1480	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2C3_Start:
;__Lib_I2C_123.c, 617 :: 		
0x1484	0xB081    SUB	SP, SP, #4
0x1486	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 618 :: 		
0x148A	0x4803    LDR	R0, [PC, #12]
0x148C	0xF7FFFB5C  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 619 :: 		
L_end_I2C3_Start:
0x1490	0xF8DDE000  LDR	LR, [SP, #0]
0x1494	0xB001    ADD	SP, SP, #4
0x1496	0x4770    BX	LR
0x1498	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Start
_UART1_Read:
;__Lib_UART_123_45_6.c, 110 :: 		
0x1508	0xB081    SUB	SP, SP, #4
0x150A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 111 :: 		
0x150E	0x4803    LDR	R0, [PC, #12]
0x1510	0xF7FFFB90  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 112 :: 		
L_end_UART1_Read:
0x1514	0xF8DDE000  LDR	LR, [SP, #0]
0x1518	0xB001    ADD	SP, SP, #4
0x151A	0x4770    BX	LR
0x151C	0x10004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x0C34	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0C36	0x6802    LDR	R2, [R0, #0]
0x0C38	0xF3C21140  UBFX	R1, R2, #5, #1
0x0C3C	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x0C3E	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x0C40	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0C42	0x6809    LDR	R1, [R1, #0]
0x0C44	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x0C46	0xB001    ADD	SP, SP, #4
0x0C48	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45_6.c, 140 :: 		
0x14D8	0xB081    SUB	SP, SP, #4
0x14DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 141 :: 		
0x14DE	0x4803    LDR	R0, [PC, #12]
0x14E0	0xF7FFFBB4  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 142 :: 		
L_end_UART1_Data_Ready:
0x14E4	0xF8DDE000  LDR	LR, [SP, #0]
0x14E8	0xB001    ADD	SP, SP, #4
0x14EA	0x4770    BX	LR
0x14EC	0x10004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x0C4C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x0C4E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0C50	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x0C54	0xB001    ADD	SP, SP, #4
0x0C56	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45_6.c, 227 :: 		
0x14F0	0xB081    SUB	SP, SP, #4
0x14F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 228 :: 		
0x14F6	0x4803    LDR	R0, [PC, #12]
0x14F8	0xF7FFFBAE  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 229 :: 		
L_end_UART1_Tx_Idle:
0x14FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1500	0xB001    ADD	SP, SP, #4
0x1502	0x4770    BX	LR
0x1504	0x10004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_6_UARTx_Tx_Idle:
;__Lib_UART_123_45_6.c, 223 :: 		
; UART_Base start address is: 0 (R0)
0x0C58	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 224 :: 		
0x0C5A	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0C5C	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45_6.c, 225 :: 		
L_end_UARTx_Tx_Idle:
0x0C60	0xB001    ADD	SP, SP, #4
0x0C62	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0x13C0	0xB081    SUB	SP, SP, #4
0x13C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0x13C6	0x4803    LDR	R0, [PC, #12]
0x13C8	0xF7FFFC34  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0x13CC	0xF8DDE000  LDR	LR, [SP, #0]
0x13D0	0xB001    ADD	SP, SP, #4
0x13D2	0x4770    BX	LR
0x13D4	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0x13A8	0xB081    SUB	SP, SP, #4
0x13AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0x13AE	0x4803    LDR	R0, [PC, #12]
0x13B0	0xF7FFFC4C  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0x13B4	0xF8DDE000  LDR	LR, [SP, #0]
0x13B8	0xB001    ADD	SP, SP, #4
0x13BA	0x4770    BX	LR
0x13BC	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45_6.c, 231 :: 		
0x1390	0xB081    SUB	SP, SP, #4
0x1392	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 232 :: 		
0x1396	0x4803    LDR	R0, [PC, #12]
0x1398	0xF7FFFC5E  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 233 :: 		
L_end_UART2_Tx_Idle:
0x139C	0xF8DDE000  LDR	LR, [SP, #0]
0x13A0	0xB001    ADD	SP, SP, #4
0x13A2	0x4770    BX	LR
0x13A4	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x13D8	0xB081    SUB	SP, SP, #4
0x13DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x13DE	0x4803    LDR	R0, [PC, #12]
0x13E0	0xF7FFFC28  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x13E4	0xF8DDE000  LDR	LR, [SP, #0]
0x13E8	0xB001    ADD	SP, SP, #4
0x13EA	0x4770    BX	LR
0x13EC	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45_6.c, 148 :: 		
0x1420	0xB081    SUB	SP, SP, #4
0x1422	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 149 :: 		
0x1426	0x4803    LDR	R0, [PC, #12]
0x1428	0xF7FFFC10  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 150 :: 		
L_end_UART3_Data_Ready:
0x142C	0xF8DDE000  LDR	LR, [SP, #0]
0x1430	0xB001    ADD	SP, SP, #4
0x1432	0x4770    BX	LR
0x1434	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45_6.c, 235 :: 		
0x1438	0xB081    SUB	SP, SP, #4
0x143A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 236 :: 		
0x143E	0x4803    LDR	R0, [PC, #12]
0x1440	0xF7FFFC0A  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 237 :: 		
L_end_UART3_Tx_Idle:
0x1444	0xF8DDE000  LDR	LR, [SP, #0]
0x1448	0xB001    ADD	SP, SP, #4
0x144A	0x4770    BX	LR
0x144C	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45_6.c, 122 :: 		
0x13F0	0xB081    SUB	SP, SP, #4
0x13F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 123 :: 		
0x13F6	0x4803    LDR	R0, [PC, #12]
0x13F8	0xF7FFFC1C  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 124 :: 		
L_end_UART4_Read:
0x13FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1400	0xB001    ADD	SP, SP, #4
0x1402	0x4770    BX	LR
0x1404	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45_6.c, 152 :: 		
0x1408	0xB081    SUB	SP, SP, #4
0x140A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 153 :: 		
0x140E	0x4803    LDR	R0, [PC, #12]
0x1410	0xF7FFFC1C  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 154 :: 		
L_end_UART4_Data_Ready:
0x1414	0xF8DDE000  LDR	LR, [SP, #0]
0x1418	0xB001    ADD	SP, SP, #4
0x141A	0x4770    BX	LR
0x141C	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45_6.c, 239 :: 		
0x1538	0xB081    SUB	SP, SP, #4
0x153A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 240 :: 		
0x153E	0x4803    LDR	R0, [PC, #12]
0x1540	0xF7FFFB8A  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 241 :: 		
L_end_UART4_Tx_Idle:
0x1544	0xF8DDE000  LDR	LR, [SP, #0]
0x1548	0xB001    ADD	SP, SP, #4
0x154A	0x4770    BX	LR
0x154C	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45_6.c, 126 :: 		
0x16EC	0xB081    SUB	SP, SP, #4
0x16EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 127 :: 		
0x16F2	0x4803    LDR	R0, [PC, #12]
0x16F4	0xF7FFFA9E  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 128 :: 		
L_end_UART5_Read:
0x16F8	0xF8DDE000  LDR	LR, [SP, #0]
0x16FC	0xB001    ADD	SP, SP, #4
0x16FE	0x4770    BX	LR
0x1700	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45_6.c, 156 :: 		
0x173C	0xB081    SUB	SP, SP, #4
0x173E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 157 :: 		
0x1742	0x4803    LDR	R0, [PC, #12]
0x1744	0xF7FFFA82  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 158 :: 		
L_end_UART5_Data_Ready:
0x1748	0xF8DDE000  LDR	LR, [SP, #0]
0x174C	0xB001    ADD	SP, SP, #4
0x174E	0x4770    BX	LR
0x1750	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45_6.c, 243 :: 		
0x1754	0xB081    SUB	SP, SP, #4
0x1756	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 244 :: 		
0x175A	0x4803    LDR	R0, [PC, #12]
0x175C	0xF7FFFA7C  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 245 :: 		
L_end_UART5_Tx_Idle:
0x1760	0xF8DDE000  LDR	LR, [SP, #0]
0x1764	0xB001    ADD	SP, SP, #4
0x1766	0x4770    BX	LR
0x1768	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_123_45_6.c, 130 :: 		
0x15A8	0xB081    SUB	SP, SP, #4
0x15AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 131 :: 		
0x15AE	0x4803    LDR	R0, [PC, #12]
0x15B0	0xF7FFFB40  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 132 :: 		
L_end_UART6_Read:
0x15B4	0xF8DDE000  LDR	LR, [SP, #0]
0x15B8	0xB001    ADD	SP, SP, #4
0x15BA	0x4770    BX	LR
0x15BC	0x14004001  	USART6_SR+0
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_123_45_6.c, 160 :: 		
0x1590	0xB081    SUB	SP, SP, #4
0x1592	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 161 :: 		
0x1596	0x4803    LDR	R0, [PC, #12]
0x1598	0xF7FFFB58  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 162 :: 		
L_end_UART6_Data_Ready:
0x159C	0xF8DDE000  LDR	LR, [SP, #0]
0x15A0	0xB001    ADD	SP, SP, #4
0x15A2	0x4770    BX	LR
0x15A4	0x14004001  	USART6_SR+0
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_123_45_6.c, 247 :: 		
0x1578	0xB081    SUB	SP, SP, #4
0x157A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 248 :: 		
0x157E	0x4803    LDR	R0, [PC, #12]
0x1580	0xF7FFFB6A  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 249 :: 		
L_end_UART6_Tx_Idle:
0x1584	0xF8DDE000  LDR	LR, [SP, #0]
0x1588	0xB001    ADD	SP, SP, #4
0x158A	0x4770    BX	LR
0x158C	0x14004001  	USART6_SR+0
; end of _UART6_Tx_Idle
__temphum10_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1818	0xB082    SUB	SP, SP, #8
0x181A	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x181E	0xF2400400  MOVW	R4, #0
0x1822	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x1826	0x4C05    LDR	R4, [PC, #20]
0x1828	0x6824    LDR	R4, [R4, #0]
0x182A	0x47A0    BLX	R4
0x182C	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1830	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x1832	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x1834	0xF8DDE000  LDR	LR, [SP, #0]
0x1838	0xB002    ADD	SP, SP, #8
0x183A	0x4770    BX	LR
0x183C	0x00D02000  	__temphum10_driver_fp_i2cWrite+0
; end of __temphum10_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_123.c, 577 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1628	0xB081    SUB	SP, SP, #4
0x162A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 578 :: 		
0x162E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1630	0x4613    MOV	R3, R2
0x1632	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1634	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1636	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1638	0xF7FFF9A8  BL	_I2Cx_Write+0
0x163C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 579 :: 		
L_end_I2C1_Write:
0x163E	0xF8DDE000  LDR	LR, [SP, #0]
0x1642	0xB001    ADD	SP, SP, #4
0x1644	0x4770    BX	LR
0x1646	0xBF00    NOP
0x1648	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_123.c, 258 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x098C	0xB082    SUB	SP, SP, #8
0x098E	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0992	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_123.c, 260 :: 		
; timeout start address is: 20 (R5)
0x0994	0xF04F0500  MOV	R5, #0
;__Lib_I2C_123.c, 263 :: 		
0x0998	0x4C5C    LDR	R4, [PC, #368]
0x099A	0x42A0    CMP	R0, R4
0x099C	0xD106    BNE	L_I2Cx_Write20
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 264 :: 		
0x099E	0x4C5C    LDR	R4, [PC, #368]
; timeout start address is: 28 (R7)
0x09A0	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 265 :: 		
0x09A2	0x4C5C    LDR	R4, [PC, #368]
0x09A4	0x6825    LDR	R5, [R4, #0]
0x09A6	0x4C5C    LDR	R4, [PC, #368]
0x09A8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 266 :: 		
; timeout end address is: 28 (R7)
0x09AA	0xE016    B	L_I2Cx_Write21
L_I2Cx_Write20:
;__Lib_I2C_123.c, 267 :: 		
; timeout start address is: 20 (R5)
0x09AC	0x4C5B    LDR	R4, [PC, #364]
0x09AE	0x42A0    CMP	R0, R4
0x09B0	0xD106    BNE	L_I2Cx_Write22
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 268 :: 		
0x09B2	0x4C5B    LDR	R4, [PC, #364]
; timeout start address is: 28 (R7)
0x09B4	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 269 :: 		
0x09B6	0x4C5B    LDR	R4, [PC, #364]
0x09B8	0x6825    LDR	R5, [R4, #0]
0x09BA	0x4C57    LDR	R4, [PC, #348]
0x09BC	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 270 :: 		
; timeout end address is: 28 (R7)
0x09BE	0xE00C    B	L_I2Cx_Write23
L_I2Cx_Write22:
;__Lib_I2C_123.c, 271 :: 		
; timeout start address is: 20 (R5)
0x09C0	0x4C59    LDR	R4, [PC, #356]
0x09C2	0x42A0    CMP	R0, R4
0x09C4	0xD107    BNE	L__I2Cx_Write135
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 272 :: 		
0x09C6	0x4C59    LDR	R4, [PC, #356]
; timeout start address is: 28 (R7)
0x09C8	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 273 :: 		
0x09CA	0x4C59    LDR	R4, [PC, #356]
0x09CC	0x6825    LDR	R5, [R4, #0]
0x09CE	0x4C52    LDR	R4, [PC, #328]
0x09D0	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
0x09D2	0x463C    MOV	R4, R7
;__Lib_I2C_123.c, 274 :: 		
0x09D4	0xE000    B	L_I2Cx_Write24
L__I2Cx_Write135:
;__Lib_I2C_123.c, 271 :: 		
0x09D6	0x462C    MOV	R4, R5
;__Lib_I2C_123.c, 274 :: 		
L_I2Cx_Write24:
; timeout start address is: 16 (R4)
0x09D8	0x4627    MOV	R7, R4
; timeout end address is: 16 (R4)
L_I2Cx_Write23:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write21:
;__Lib_I2C_123.c, 276 :: 		
; timeout start address is: 28 (R7)
0x09DA	0x4C56    LDR	R4, [PC, #344]
0x09DC	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_123.c, 278 :: 		
0x09DE	0xF2000510  ADDW	R5, R0, #16
0x09E2	0x004C    LSLS	R4, R1, #1
0x09E4	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x09E6	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x09E8	0x46B9    MOV	R9, R7
0x09EA	0x4607    MOV	R7, R0
0x09EC	0x4690    MOV	R8, R2
0x09EE	0x4635    MOV	R5, R6
0x09F0	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 279 :: 		
L_I2Cx_Write25:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x09F2	0x4951    LDR	R1, [PC, #324]
0x09F4	0x4638    MOV	R0, R7
0x09F6	0xF7FFFF5D  BL	_ChekXForEvent+0
0x09FA	0xB988    CBNZ	R0, L_I2Cx_Write26
;__Lib_I2C_123.c, 280 :: 		
0x09FC	0x4C4D    LDR	R4, [PC, #308]
0x09FE	0x6824    LDR	R4, [R4, #0]
0x0A00	0xB16C    CBZ	R4, L__I2Cx_Write136
;__Lib_I2C_123.c, 281 :: 		
0x0A02	0xF1B90F00  CMP	R9, #0
0x0A06	0xD106    BNE	L_I2Cx_Write28
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_123.c, 282 :: 		
0x0A08	0x2004    MOVS	R0, #4
0x0A0A	0x4C43    LDR	R4, [PC, #268]
0x0A0C	0x6824    LDR	R4, [R4, #0]
0x0A0E	0x47A0    BLX	R4
;__Lib_I2C_123.c, 283 :: 		
0x0A10	0xF64F70FF  MOVW	R0, #65535
0x0A14	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 284 :: 		
L_I2Cx_Write28:
;__Lib_I2C_123.c, 285 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x0A16	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A1A	0x4681    MOV	R9, R0
;__Lib_I2C_123.c, 286 :: 		
0x0A1C	0xE7FF    B	L_I2Cx_Write27
L__I2Cx_Write136:
;__Lib_I2C_123.c, 280 :: 		
;__Lib_I2C_123.c, 286 :: 		
L_I2Cx_Write27:
;__Lib_I2C_123.c, 287 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0A1E	0xE7E8    B	L_I2Cx_Write25
L_I2Cx_Write26:
;__Lib_I2C_123.c, 288 :: 		
; i start address is: 0 (R0)
0x0A20	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x0A22	0x9701    STR	R7, [SP, #4]
0x0A24	0x4629    MOV	R1, R5
0x0A26	0x4637    MOV	R7, R6
0x0A28	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write29:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0A2A	0x1E7C    SUBS	R4, R7, #1
0x0A2C	0x42A0    CMP	R0, R4
0x0A2E	0xD226    BCS	L_I2Cx_Write30
;__Lib_I2C_123.c, 289 :: 		
0x0A30	0xF2060510  ADDW	R5, R6, #16
0x0A34	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0A38	0x7824    LDRB	R4, [R4, #0]
0x0A3A	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_123.c, 291 :: 		
0x0A3C	0x4C3D    LDR	R4, [PC, #244]
; timeout start address is: 36 (R9)
0x0A3E	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0A42	0x4682    MOV	R10, R0
0x0A44	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 292 :: 		
L_I2Cx_Write32:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x0A46	0x493D    LDR	R1, [PC, #244]
0x0A48	0x4630    MOV	R0, R6
0x0A4A	0xF7FFFF33  BL	_ChekXForEvent+0
0x0A4E	0xB988    CBNZ	R0, L_I2Cx_Write33
;__Lib_I2C_123.c, 293 :: 		
0x0A50	0x4C38    LDR	R4, [PC, #224]
0x0A52	0x6824    LDR	R4, [R4, #0]
0x0A54	0xB16C    CBZ	R4, L__I2Cx_Write137
;__Lib_I2C_123.c, 294 :: 		
0x0A56	0xF1B90F00  CMP	R9, #0
0x0A5A	0xD106    BNE	L_I2Cx_Write35
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 295 :: 		
0x0A5C	0x2004    MOVS	R0, #4
0x0A5E	0x4C2E    LDR	R4, [PC, #184]
0x0A60	0x6824    LDR	R4, [R4, #0]
0x0A62	0x47A0    BLX	R4
;__Lib_I2C_123.c, 296 :: 		
0x0A64	0xF64F70FF  MOVW	R0, #65535
0x0A68	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 297 :: 		
L_I2Cx_Write35:
;__Lib_I2C_123.c, 298 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0A6A	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A6E	0x4681    MOV	R9, R0
;__Lib_I2C_123.c, 299 :: 		
0x0A70	0xE7FF    B	L_I2Cx_Write34
L__I2Cx_Write137:
;__Lib_I2C_123.c, 293 :: 		
;__Lib_I2C_123.c, 299 :: 		
L_I2Cx_Write34:
;__Lib_I2C_123.c, 300 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0A72	0xE7E8    B	L_I2Cx_Write32
L_I2Cx_Write33:
;__Lib_I2C_123.c, 288 :: 		
0x0A74	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0A78	0x4620    MOV	R0, R4
;__Lib_I2C_123.c, 301 :: 		
0x0A7A	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0A7C	0xE7D5    B	L_I2Cx_Write29
L_I2Cx_Write30:
;__Lib_I2C_123.c, 303 :: 		
; END_mode start address is: 4 (R1)
0x0A7E	0xF2060510  ADDW	R5, R6, #16
0x0A82	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0A86	0x7824    LDRB	R4, [R4, #0]
0x0A88	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_123.c, 305 :: 		
0x0A8A	0x4C2A    LDR	R4, [PC, #168]
; timeout start address is: 28 (R7)
0x0A8C	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0A8E	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 306 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0A90	0x492B    LDR	R1, [PC, #172]
0x0A92	0x4630    MOV	R0, R6
0x0A94	0xF7FFFF0E  BL	_ChekXForEvent+0
0x0A98	0xB970    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_123.c, 307 :: 		
0x0A9A	0x4C26    LDR	R4, [PC, #152]
0x0A9C	0x6824    LDR	R4, [R4, #0]
0x0A9E	0xB154    CBZ	R4, L__I2Cx_Write138
;__Lib_I2C_123.c, 308 :: 		
0x0AA0	0xB937    CBNZ	R7, L_I2Cx_Write39
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 309 :: 		
0x0AA2	0x2004    MOVS	R0, #4
0x0AA4	0x4C1C    LDR	R4, [PC, #112]
0x0AA6	0x6824    LDR	R4, [R4, #0]
0x0AA8	0x47A0    BLX	R4
;__Lib_I2C_123.c, 310 :: 		
0x0AAA	0xF64F70FF  MOVW	R0, #65535
0x0AAE	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 311 :: 		
L_I2Cx_Write39:
;__Lib_I2C_123.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0AB0	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0AB2	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 313 :: 		
0x0AB4	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write138:
;__Lib_I2C_123.c, 307 :: 		
;__Lib_I2C_123.c, 313 :: 		
L_I2Cx_Write38:
;__Lib_I2C_123.c, 314 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0AB6	0xE7EB    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_123.c, 315 :: 		
0x0AB8	0x2D01    CMP	R5, #1
0x0ABA	0xD105    BNE	L_I2Cx_Write40
; END_mode end address is: 20 (R5)
;__Lib_I2C_123.c, 316 :: 		
0x0ABC	0x2501    MOVS	R5, #1
0x0ABE	0x6834    LDR	R4, [R6, #0]
0x0AC0	0xF3652449  BFI	R4, R5, #9, #1
0x0AC4	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0AC6	0xE01C    B	L_I2Cx_Write41
L_I2Cx_Write40:
;__Lib_I2C_123.c, 318 :: 		
; I2C_BASE start address is: 24 (R6)
0x0AC8	0x2501    MOVS	R5, #1
0x0ACA	0x6834    LDR	R4, [R6, #0]
0x0ACC	0xF3652408  BFI	R4, R5, #8, #1
0x0AD0	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 320 :: 		
0x0AD2	0x4C18    LDR	R4, [PC, #96]
; timeout start address is: 28 (R7)
0x0AD4	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0AD6	0x4635    MOV	R5, R6
;__Lib_I2C_123.c, 321 :: 		
L_I2Cx_Write42:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0AD8	0x491A    LDR	R1, [PC, #104]
0x0ADA	0x4628    MOV	R0, R5
0x0ADC	0xF7FFFEEA  BL	_ChekXForEvent+0
0x0AE0	0xB978    CBNZ	R0, L_I2Cx_Write43
;__Lib_I2C_123.c, 322 :: 		
0x0AE2	0x4C14    LDR	R4, [PC, #80]
0x0AE4	0x6824    LDR	R4, [R4, #0]
0x0AE6	0xB15C    CBZ	R4, L__I2Cx_Write139
;__Lib_I2C_123.c, 323 :: 		
0x0AE8	0xB937    CBNZ	R7, L_I2Cx_Write45
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 324 :: 		
0x0AEA	0x2004    MOVS	R0, #4
0x0AEC	0x4C0A    LDR	R4, [PC, #40]
0x0AEE	0x6824    LDR	R4, [R4, #0]
0x0AF0	0x47A0    BLX	R4
;__Lib_I2C_123.c, 325 :: 		
0x0AF2	0xF64F70FF  MOVW	R0, #65535
0x0AF6	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 326 :: 		
L_I2Cx_Write45:
;__Lib_I2C_123.c, 327 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0AF8	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x0AFA	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0AFC	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 328 :: 		
0x0AFE	0xE7FF    B	L_I2Cx_Write44
L__I2Cx_Write139:
;__Lib_I2C_123.c, 322 :: 		
;__Lib_I2C_123.c, 328 :: 		
L_I2Cx_Write44:
;__Lib_I2C_123.c, 329 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x0B00	0xE7EA    B	L_I2Cx_Write42
L_I2Cx_Write43:
;__Lib_I2C_123.c, 330 :: 		
L_I2Cx_Write41:
;__Lib_I2C_123.c, 331 :: 		
0x0B02	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 332 :: 		
L_end_I2Cx_Write:
0x0B04	0xF8DDE000  LDR	LR, [SP, #0]
0x0B08	0xB002    ADD	SP, SP, #8
0x0B0A	0x4770    BX	LR
0x0B0C	0x54004000  	I2C1_CR1+0
0x0B10	0x005C2000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0B14	0x009C2000  	_I2C1_Timeout_Ptr+0
0x0B18	0x00982000  	_I2Cx_Timeout_Ptr+0
0x0B1C	0x58004000  	I2C2_CR1+0
0x0B20	0x00602000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0B24	0x00A02000  	_I2C2_Timeout_Ptr+0
0x0B28	0x5C004000  	I2C3_CR1+0
0x0B2C	0x00642000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x0B30	0x00A42000  	_I2C3_Timeout_Ptr+0
0x0B34	0x00682000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x0B38	0x00820007  	#458882
0x0B3C	0x00800007  	#458880
0x0B40	0x00840007  	#458884
0x0B44	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_123.c, 607 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x15E8	0xB081    SUB	SP, SP, #4
0x15EA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 608 :: 		
0x15EE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x15F0	0x4613    MOV	R3, R2
0x15F2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x15F4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x15F6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x15F8	0xF7FFF9C8  BL	_I2Cx_Write+0
0x15FC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 609 :: 		
L_end_I2C2_Write:
0x15FE	0xF8DDE000  LDR	LR, [SP, #0]
0x1602	0xB001    ADD	SP, SP, #4
0x1604	0x4770    BX	LR
0x1606	0xBF00    NOP
0x1608	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_123.c, 637 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x164C	0xB081    SUB	SP, SP, #4
0x164E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 638 :: 		
0x1652	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1654	0x4613    MOV	R3, R2
0x1656	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1658	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x165A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x165C	0xF7FFF996  BL	_I2Cx_Write+0
0x1660	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 639 :: 		
L_end_I2C3_Write:
0x1662	0xF8DDE000  LDR	LR, [SP, #0]
0x1666	0xB001    ADD	SP, SP, #4
0x1668	0x4770    BX	LR
0x166A	0xBF00    NOP
0x166C	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Write
_applicationTask:
;Click_TempHum10_STM.c, 52 :: 		void applicationTask()
0x2340	0xB081    SUB	SP, SP, #4
0x2342	0xF8CDE000  STR	LR, [SP, #0]
;Click_TempHum10_STM.c, 54 :: 		temphum10_repeatMeasurement(_TEMPHUM10_AM_TIMES_AVERAGE_MODE_2 | _TEMPHUM10_AM_TEMP_AVERAGE_MODE_TIMES_16);
0x2346	0x2008    MOVS	R0, __TEMPHUM10_AM_TIMES_AVERAGE_MODE_2
0x2348	0xF0400004  ORR	R0, R0, __TEMPHUM10_AM_TEMP_AVERAGE_MODE_TIMES_16
0x234C	0xF7FFFDCC  BL	_temphum10_repeatMeasurement+0
;Click_TempHum10_STM.c, 56 :: 		Temperature = temphum10_getTemperature();
0x2350	0xF7FFFEDC  BL	_temphum10_getTemperature+0
0x2354	0x4816    LDR	R0, [PC, #88]
0x2356	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_TempHum10_STM.c, 57 :: 		Humidity = temphum10_getHumidity();
0x235A	0xF7FFFD9F  BL	_temphum10_getHumidity+0
0x235E	0x4815    LDR	R0, [PC, #84]
0x2360	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_TempHum10_STM.c, 59 :: 		FloatToStr(Temperature, demoText);
0x2364	0x4812    LDR	R0, [PC, #72]
0x2366	0xED100A00  VLDR.32	S0, [R0, #0]
0x236A	0x4813    LDR	R0, [PC, #76]
0x236C	0xF7FFFDC8  BL	_FloatToStr+0
;Click_TempHum10_STM.c, 60 :: 		mikrobus_logWrite(" Temperature : ", _LOG_TEXT);
0x2370	0x4812    LDR	R0, [PC, #72]
0x2372	0x2101    MOVS	R1, #1
0x2374	0xF7FFFF7C  BL	_mikrobus_logWrite+0
;Click_TempHum10_STM.c, 61 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x2378	0x2102    MOVS	R1, #2
0x237A	0x480F    LDR	R0, [PC, #60]
0x237C	0xF7FFFF78  BL	_mikrobus_logWrite+0
;Click_TempHum10_STM.c, 63 :: 		FloatToStr(Humidity, demoText);
0x2380	0x480C    LDR	R0, [PC, #48]
0x2382	0xED100A00  VLDR.32	S0, [R0, #0]
0x2386	0x480C    LDR	R0, [PC, #48]
0x2388	0xF7FFFDBA  BL	_FloatToStr+0
;Click_TempHum10_STM.c, 64 :: 		mikrobus_logWrite(" Humidity : ", _LOG_TEXT);
0x238C	0x480C    LDR	R0, [PC, #48]
0x238E	0x2101    MOVS	R1, #1
0x2390	0xF7FFFF6E  BL	_mikrobus_logWrite+0
;Click_TempHum10_STM.c, 65 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x2394	0x2102    MOVS	R1, #2
0x2396	0x4808    LDR	R0, [PC, #32]
0x2398	0xF7FFFF6A  BL	_mikrobus_logWrite+0
;Click_TempHum10_STM.c, 67 :: 		mikrobus_logWrite("---------------------", _LOG_LINE);
0x239C	0x4809    LDR	R0, [PC, #36]
0x239E	0x2102    MOVS	R1, #2
0x23A0	0xF7FFFF66  BL	_mikrobus_logWrite+0
;Click_TempHum10_STM.c, 69 :: 		Delay_1sec();
0x23A4	0xF7FFFEA4  BL	_Delay_1sec+0
;Click_TempHum10_STM.c, 70 :: 		}
L_end_applicationTask:
0x23A8	0xF8DDE000  LDR	LR, [SP, #0]
0x23AC	0xB001    ADD	SP, SP, #4
0x23AE	0x4770    BX	LR
0x23B0	0x00182000  	_Temperature+0
0x23B4	0x001C2000  	_Humidity+0
0x23B8	0x007C2000  	_demoText+0
0x23BC	0x00202000  	?lstr2_Click_TempHum10_STM+0
0x23C0	0x00302000  	?lstr3_Click_TempHum10_STM+0
0x23C4	0x003D2000  	?lstr4_Click_TempHum10_STM+0
; end of _applicationTask
_temphum10_repeatMeasurement:
;__temphum10_driver.c, 173 :: 		void temphum10_repeatMeasurement(uint8_t average)
; average start address is: 0 (R0)
0x1EE8	0xB081    SUB	SP, SP, #4
0x1EEA	0xF8CDE000  STR	LR, [SP, #0]
; average end address is: 0 (R0)
; average start address is: 0 (R0)
;__temphum10_driver.c, 175 :: 		temphum10_writeByte(_TEMPHUM10_REG_AVERAGE_MODE, average | _TEMPHUM10_AM_MANUAL_MODE_DETECTION_OP_START );
0x1EEE	0xF0400101  ORR	R1, R0, #1
; average end address is: 0 (R0)
0x1EF2	0x2001    MOVS	R0, #1
0x1EF4	0xF000F938  BL	_temphum10_writeByte+0
;__temphum10_driver.c, 176 :: 		}
L_end_temphum10_repeatMeasurement:
0x1EF8	0xF8DDE000  LDR	LR, [SP, #0]
0x1EFC	0xB001    ADD	SP, SP, #4
0x1EFE	0x4770    BX	LR
; end of _temphum10_repeatMeasurement
_temphum10_getTemperature:
;__temphum10_driver.c, 150 :: 		float temphum10_getTemperature()
0x210C	0xB082    SUB	SP, SP, #8
0x210E	0xF8CDE000  STR	LR, [SP, #0]
;__temphum10_driver.c, 157 :: 		tempMsb = temphum10_readByte(_TEMPHUM10_REG_TEMPERATURE_MSB);
0x2112	0x2007    MOVS	R0, #7
0x2114	0xF7FFFB5A  BL	_temphum10_readByte+0
0x2118	0xF88D0004  STRB	R0, [SP, #4]
;__temphum10_driver.c, 158 :: 		tempLsb = temphum10_readByte(_TEMPHUM10_REG_TEMPERATURE_LSB);
0x211C	0x2006    MOVS	R0, #6
0x211E	0xF7FFFB55  BL	_temphum10_readByte+0
;__temphum10_driver.c, 160 :: 		readData = (tempMsb & 0x07);
0x2122	0xF89D1004  LDRB	R1, [SP, #4]
0x2126	0xF0010107  AND	R1, R1, #7
0x212A	0xB2C9    UXTB	R1, R1
; readData start address is: 8 (R2)
0x212C	0xB2CA    UXTB	R2, R1
;__temphum10_driver.c, 161 :: 		readData = readData << 8;
0x212E	0x0211    LSLS	R1, R2, #8
0x2130	0xB289    UXTH	R1, R1
; readData end address is: 8 (R2)
;__temphum10_driver.c, 162 :: 		readData = readData | tempLsb;
0x2132	0xEA410000  ORR	R0, R1, R0, LSL #0
0x2136	0xB280    UXTH	R0, R0
;__temphum10_driver.c, 164 :: 		Temperature = (float)(readData - 774.0) * 0.1;
0x2138	0xEE000A90  VMOV	S1, R0
0x213C	0xEEF80A60  VCVT.F32.U32	S1, S1
0x2140	0x4807    LDR	R0, [PC, #28]
0x2142	0xEE000A10  VMOV	S0, R0
0x2146	0xEE700AC0  VSUB.F32	S1, S1, S0
0x214A	0x4806    LDR	R0, [PC, #24]
0x214C	0xEE000A10  VMOV	S0, R0
0x2150	0xEE200A80  VMUL.F32	S0, S1, S0
;__temphum10_driver.c, 165 :: 		return Temperature;
0x2154	0xEEB00A40  VMOV.F32	S0, S0
;__temphum10_driver.c, 166 :: 		}
L_end_temphum10_getTemperature:
0x2158	0xF8DDE000  LDR	LR, [SP, #0]
0x215C	0xB002    ADD	SP, SP, #8
0x215E	0x4770    BX	LR
0x2160	0x80004441  	#1145143296
0x2164	0xCCCD3DCC  	#1036831949
; end of _temphum10_getTemperature
_temphum10_readByte:
;__temphum10_driver.c, 117 :: 		uint8_t temphum10_readByte(uint8_t reg)
; reg start address is: 0 (R0)
0x17CC	0xB082    SUB	SP, SP, #8
0x17CE	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;__temphum10_driver.c, 122 :: 		writeReg[ 0 ] = reg;
0x17D2	0xA901    ADD	R1, SP, #4
0x17D4	0x7008    STRB	R0, [R1, #0]
; reg end address is: 0 (R0)
;__temphum10_driver.c, 124 :: 		hal_i2cStart();
0x17D6	0xF7FFFFD7  BL	__temphum10_driver_hal_i2cStart+0
;__temphum10_driver.c, 125 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_STOP);
0x17DA	0xAA01    ADD	R2, SP, #4
0x17DC	0x490D    LDR	R1, [PC, #52]
0x17DE	0x7809    LDRB	R1, [R1, #0]
0x17E0	0x2301    MOVS	R3, #1
0x17E2	0xB2C8    UXTB	R0, R1
0x17E4	0x4611    MOV	R1, R2
0x17E6	0x2201    MOVS	R2, #1
0x17E8	0xF000F816  BL	__temphum10_driver_hal_i2cWrite+0
;__temphum10_driver.c, 126 :: 		hal_i2cStart();
0x17EC	0xF7FFFFCC  BL	__temphum10_driver_hal_i2cStart+0
;__temphum10_driver.c, 127 :: 		hal_i2cRead(_slaveAddress, readReg, 1, END_MODE_STOP);
0x17F0	0xF10D0205  ADD	R2, SP, #5
0x17F4	0x4907    LDR	R1, [PC, #28]
0x17F6	0x7809    LDRB	R1, [R1, #0]
0x17F8	0x2301    MOVS	R3, #1
0x17FA	0xB2C8    UXTB	R0, R1
0x17FC	0x4611    MOV	R1, R2
0x17FE	0x2201    MOVS	R2, #1
0x1800	0xF7FFFE58  BL	__temphum10_driver_hal_i2cRead+0
;__temphum10_driver.c, 129 :: 		return readReg[ 0 ];
0x1804	0xF10D0105  ADD	R1, SP, #5
0x1808	0x7809    LDRB	R1, [R1, #0]
0x180A	0xB2C8    UXTB	R0, R1
;__temphum10_driver.c, 130 :: 		}
L_end_temphum10_readByte:
0x180C	0xF8DDE000  LDR	LR, [SP, #0]
0x1810	0xB002    ADD	SP, SP, #8
0x1812	0x4770    BX	LR
0x1814	0x00172000  	__temphum10_driver__slaveAddress+0
; end of _temphum10_readByte
__temphum10_driver_hal_i2cRead:
;__hal_stm32.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x14B4	0xB082    SUB	SP, SP, #8
0x14B6	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		int res = 0;
0x14BA	0xF2400400  MOVW	R4, #0
0x14BE	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x14C2	0x4C04    LDR	R4, [PC, #16]
0x14C4	0x6824    LDR	R4, [R4, #0]
0x14C6	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		return res;
0x14C8	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		}
L_end_hal_i2cRead:
0x14CC	0xF8DDE000  LDR	LR, [SP, #0]
0x14D0	0xB002    ADD	SP, SP, #8
0x14D2	0x4770    BX	LR
0x14D4	0x00D42000  	__temphum10_driver_fp_i2cRead+0
; end of __temphum10_driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_123.c, 573 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0F3C	0xB081    SUB	SP, SP, #4
0x0F3E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 574 :: 		
0x0F42	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0F44	0x4613    MOV	R3, R2
0x0F46	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0F48	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0F4A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0F4C	0xF7FFFA74  BL	_I2Cx_Read+0
0x0F50	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 575 :: 		
L_end_I2C1_Read:
0x0F52	0xF8DDE000  LDR	LR, [SP, #0]
0x0F56	0xB001    ADD	SP, SP, #4
0x0F58	0x4770    BX	LR
0x0F5A	0xBF00    NOP
0x0F5C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_123.c, 336 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0438	0xB082    SUB	SP, SP, #8
0x043A	0xF8CDE000  STR	LR, [SP, #0]
0x043E	0xB2CF    UXTB	R7, R1
0x0440	0x4601    MOV	R1, R0
0x0442	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x0444	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_123.c, 338 :: 		
; i start address is: 24 (R6)
0x0446	0xF04F0600  MOV	R6, #0
;__Lib_I2C_123.c, 339 :: 		
; timeout start address is: 20 (R5)
0x044A	0xF04F0500  MOV	R5, #0
;__Lib_I2C_123.c, 342 :: 		
0x044E	0x4CBF    LDR	R4, [PC, #764]
0x0450	0x42A1    CMP	R1, R4
0x0452	0xD107    BNE	L_I2Cx_Read46
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 343 :: 		
0x0454	0x4CBE    LDR	R4, [PC, #760]
; timeout start address is: 36 (R9)
0x0456	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_123.c, 344 :: 		
0x045A	0x4CBE    LDR	R4, [PC, #760]
0x045C	0x6825    LDR	R5, [R4, #0]
0x045E	0x4CBE    LDR	R4, [PC, #760]
0x0460	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 345 :: 		
; timeout end address is: 36 (R9)
0x0462	0xE016    B	L_I2Cx_Read47
L_I2Cx_Read46:
;__Lib_I2C_123.c, 346 :: 		
; timeout start address is: 20 (R5)
0x0464	0x4CBD    LDR	R4, [PC, #756]
0x0466	0x42A1    CMP	R1, R4
0x0468	0xD107    BNE	L_I2Cx_Read48
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 347 :: 		
0x046A	0x4CBD    LDR	R4, [PC, #756]
; timeout start address is: 0 (R0)
0x046C	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_123.c, 348 :: 		
0x046E	0x4CBD    LDR	R4, [PC, #756]
0x0470	0x6825    LDR	R5, [R4, #0]
0x0472	0x4CB9    LDR	R4, [PC, #740]
0x0474	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 349 :: 		
0x0476	0x4681    MOV	R9, R0
; timeout end address is: 0 (R0)
0x0478	0xE00B    B	L_I2Cx_Read49
L_I2Cx_Read48:
;__Lib_I2C_123.c, 350 :: 		
; timeout start address is: 20 (R5)
0x047A	0x4CBB    LDR	R4, [PC, #748]
0x047C	0x42A1    CMP	R1, R4
0x047E	0xD106    BNE	L__I2Cx_Read140
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 351 :: 		
0x0480	0x4CBA    LDR	R4, [PC, #744]
; timeout start address is: 0 (R0)
0x0482	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_123.c, 352 :: 		
0x0484	0x4CBA    LDR	R4, [PC, #744]
0x0486	0x6825    LDR	R5, [R4, #0]
0x0488	0x4CB3    LDR	R4, [PC, #716]
0x048A	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 353 :: 		
0x048C	0xE000    B	L_I2Cx_Read50
L__I2Cx_Read140:
;__Lib_I2C_123.c, 350 :: 		
0x048E	0x4628    MOV	R0, R5
;__Lib_I2C_123.c, 353 :: 		
L_I2Cx_Read50:
; timeout start address is: 0 (R0)
0x0490	0x4681    MOV	R9, R0
; timeout end address is: 0 (R0)
L_I2Cx_Read49:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read47:
;__Lib_I2C_123.c, 355 :: 		
; timeout start address is: 36 (R9)
0x0492	0x4CB8    LDR	R4, [PC, #736]
0x0494	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_123.c, 357 :: 		
0x0498	0xE1F9    B	L_I2Cx_Read51
; count end address is: 32 (R8)
;__Lib_I2C_123.c, 358 :: 		
L_I2Cx_Read53:
;__Lib_I2C_123.c, 359 :: 		
0x049A	0xF2010510  ADDW	R5, R1, #16
0x049E	0x007C    LSLS	R4, R7, #1
0x04A0	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x04A2	0xF0440401  ORR	R4, R4, #1
0x04A6	0xB2A4    UXTH	R4, R4
0x04A8	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x04AA	0x9601    STR	R6, [SP, #4]
0x04AC	0x4616    MOV	R6, R2
0x04AE	0x464F    MOV	R7, R9
0x04B0	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_123.c, 360 :: 		
L_I2Cx_Read54:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x04B2	0xF2010414  ADDW	R4, R1, #20
0x04B6	0x6825    LDR	R5, [R4, #0]
0x04B8	0xF3C50440  UBFX	R4, R5, #1, #1
0x04BC	0xB964    CBNZ	R4, L_I2Cx_Read55
;__Lib_I2C_123.c, 361 :: 		
0x04BE	0x4CAD    LDR	R4, [PC, #692]
0x04C0	0x6824    LDR	R4, [R4, #0]
0x04C2	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_123.c, 362 :: 		
0x04C4	0xB927    CBNZ	R7, L_I2Cx_Read57
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 363 :: 		
0x04C6	0x2003    MOVS	R0, #3
0x04C8	0x4CA3    LDR	R4, [PC, #652]
0x04CA	0x6824    LDR	R4, [R4, #0]
0x04CC	0x47A0    BLX	R4
;__Lib_I2C_123.c, 364 :: 		
0x04CE	0xE1E7    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 365 :: 		
L_I2Cx_Read57:
;__Lib_I2C_123.c, 366 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x04D0	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x04D2	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 367 :: 		
0x04D4	0xE7FF    B	L_I2Cx_Read56
L__I2Cx_Read141:
;__Lib_I2C_123.c, 361 :: 		
;__Lib_I2C_123.c, 367 :: 		
L_I2Cx_Read56:
;__Lib_I2C_123.c, 368 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x04D6	0xE7EC    B	L_I2Cx_Read54
L_I2Cx_Read55:
;__Lib_I2C_123.c, 369 :: 		
0x04D8	0x2500    MOVS	R5, #0
0x04DA	0x680C    LDR	R4, [R1, #0]
0x04DC	0xF365248A  BFI	R4, R5, #10, #1
0x04E0	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 370 :: 		
0x04E2	0xF2010414  ADDW	R4, R1, #20
0x04E6	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 371 :: 		
0x04E8	0xBF00    NOP
;__Lib_I2C_123.c, 372 :: 		
0x04EA	0xF2010418  ADDW	R4, R1, #24
0x04EE	0x6824    LDR	R4, [R4, #0]
0x04F0	0x0424    LSLS	R4, R4, #16
0x04F2	0xEA400404  ORR	R4, R0, R4, LSL #0
0x04F6	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 373 :: 		
0x04F8	0x2B01    CMP	R3, #1
0x04FA	0xD105    BNE	L_I2Cx_Read58
;__Lib_I2C_123.c, 374 :: 		
0x04FC	0x2501    MOVS	R5, #1
0x04FE	0x680C    LDR	R4, [R1, #0]
0x0500	0xF3652449  BFI	R4, R5, #9, #1
0x0504	0x600C    STR	R4, [R1, #0]
0x0506	0xE004    B	L_I2Cx_Read59
L_I2Cx_Read58:
;__Lib_I2C_123.c, 376 :: 		
0x0508	0x2501    MOVS	R5, #1
0x050A	0x680C    LDR	R4, [R1, #0]
0x050C	0xF3652408  BFI	R4, R5, #8, #1
0x0510	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 377 :: 		
L_I2Cx_Read59:
;__Lib_I2C_123.c, 379 :: 		
0x0512	0x4C98    LDR	R4, [PC, #608]
; timeout start address is: 20 (R5)
0x0514	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x0516	0x4691    MOV	R9, R2
0x0518	0x4698    MOV	R8, R3
0x051A	0x4637    MOV	R7, R6
0x051C	0x460E    MOV	R6, R1
;__Lib_I2C_123.c, 380 :: 		
L_I2Cx_Read60:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x051E	0x4996    LDR	R1, [PC, #600]
0x0520	0x4630    MOV	R0, R6
0x0522	0xF000F9C7  BL	_ChekXForEvent+0
0x0526	0xB968    CBNZ	R0, L_I2Cx_Read61
;__Lib_I2C_123.c, 381 :: 		
0x0528	0x4C92    LDR	R4, [PC, #584]
0x052A	0x6824    LDR	R4, [R4, #0]
0x052C	0xB14C    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_123.c, 382 :: 		
0x052E	0xB925    CBNZ	R5, L_I2Cx_Read63
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 383 :: 		
0x0530	0x2003    MOVS	R0, #3
0x0532	0x4C89    LDR	R4, [PC, #548]
0x0534	0x6824    LDR	R4, [R4, #0]
0x0536	0x47A0    BLX	R4
;__Lib_I2C_123.c, 384 :: 		
0x0538	0xE1B2    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 385 :: 		
L_I2Cx_Read63:
;__Lib_I2C_123.c, 386 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x053A	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x053C	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x053E	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 387 :: 		
0x0540	0xE7FF    B	L_I2Cx_Read62
L__I2Cx_Read142:
;__Lib_I2C_123.c, 381 :: 		
;__Lib_I2C_123.c, 387 :: 		
L_I2Cx_Read62:
;__Lib_I2C_123.c, 388 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0542	0xE7EC    B	L_I2Cx_Read60
L_I2Cx_Read61:
;__Lib_I2C_123.c, 389 :: 		
0x0544	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x0548	0xF2060410  ADDW	R4, R6, #16
0x054C	0x6824    LDR	R4, [R4, #0]
0x054E	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 390 :: 		
0x0550	0xF1B80F01  CMP	R8, #1
0x0554	0xD113    BNE	L_I2Cx_Read64
; END_mode end address is: 32 (R8)
;__Lib_I2C_123.c, 391 :: 		
0x0556	0x4C87    LDR	R4, [PC, #540]
; timeout start address is: 4 (R1)
0x0558	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x055A	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 392 :: 		
L_I2Cx_Read65:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x055C	0x6805    LDR	R5, [R0, #0]
0x055E	0xF3C52440  UBFX	R4, R5, #9, #1
0x0562	0xB95C    CBNZ	R4, L_I2Cx_Read66
;__Lib_I2C_123.c, 393 :: 		
0x0564	0x4C83    LDR	R4, [PC, #524]
0x0566	0x6824    LDR	R4, [R4, #0]
0x0568	0xB13C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_123.c, 394 :: 		
0x056A	0xB921    CBNZ	R1, L_I2Cx_Read68
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 395 :: 		
0x056C	0x2003    MOVS	R0, #3
0x056E	0x4C7A    LDR	R4, [PC, #488]
0x0570	0x6824    LDR	R4, [R4, #0]
0x0572	0x47A0    BLX	R4
;__Lib_I2C_123.c, 396 :: 		
0x0574	0xE194    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 397 :: 		
L_I2Cx_Read68:
;__Lib_I2C_123.c, 398 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0576	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 399 :: 		
0x0578	0xE7FF    B	L_I2Cx_Read67
L__I2Cx_Read143:
;__Lib_I2C_123.c, 393 :: 		
;__Lib_I2C_123.c, 399 :: 		
L_I2Cx_Read67:
;__Lib_I2C_123.c, 400 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x057A	0xE7EF    B	L_I2Cx_Read65
L_I2Cx_Read66:
;__Lib_I2C_123.c, 401 :: 		
0x057C	0xE012    B	L_I2Cx_Read69
L_I2Cx_Read64:
;__Lib_I2C_123.c, 403 :: 		
; I2C_BASE start address is: 24 (R6)
0x057E	0x4C7D    LDR	R4, [PC, #500]
; timeout start address is: 4 (R1)
0x0580	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0582	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 404 :: 		
L_I2Cx_Read70:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0584	0x6805    LDR	R5, [R0, #0]
0x0586	0xF3C52400  UBFX	R4, R5, #8, #1
0x058A	0xB95C    CBNZ	R4, L_I2Cx_Read71
;__Lib_I2C_123.c, 405 :: 		
0x058C	0x4C79    LDR	R4, [PC, #484]
0x058E	0x6824    LDR	R4, [R4, #0]
0x0590	0xB13C    CBZ	R4, L__I2Cx_Read144
;__Lib_I2C_123.c, 406 :: 		
0x0592	0xB921    CBNZ	R1, L_I2Cx_Read73
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 407 :: 		
0x0594	0x2003    MOVS	R0, #3
0x0596	0x4C70    LDR	R4, [PC, #448]
0x0598	0x6824    LDR	R4, [R4, #0]
0x059A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 408 :: 		
0x059C	0xE180    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 409 :: 		
L_I2Cx_Read73:
;__Lib_I2C_123.c, 410 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x059E	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 411 :: 		
0x05A0	0xE7FF    B	L_I2Cx_Read72
L__I2Cx_Read144:
;__Lib_I2C_123.c, 405 :: 		
;__Lib_I2C_123.c, 411 :: 		
L_I2Cx_Read72:
;__Lib_I2C_123.c, 412 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x05A2	0xE7EF    B	L_I2Cx_Read70
L_I2Cx_Read71:
;__Lib_I2C_123.c, 413 :: 		
L_I2Cx_Read69:
;__Lib_I2C_123.c, 414 :: 		
0x05A4	0xE17C    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 416 :: 		
L_I2Cx_Read74:
;__Lib_I2C_123.c, 417 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x05A6	0x2501    MOVS	R5, #1
0x05A8	0x680C    LDR	R4, [R1, #0]
0x05AA	0xF365248A  BFI	R4, R5, #10, #1
0x05AE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 418 :: 		
0x05B0	0x2501    MOVS	R5, #1
0x05B2	0x680C    LDR	R4, [R1, #0]
0x05B4	0xF36524CB  BFI	R4, R5, #11, #1
0x05B8	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 419 :: 		
0x05BA	0xF2010510  ADDW	R5, R1, #16
0x05BE	0x007C    LSLS	R4, R7, #1
0x05C0	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x05C2	0xF0440401  ORR	R4, R4, #1
0x05C6	0xB2A4    UXTH	R4, R4
0x05C8	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x05CA	0x464F    MOV	R7, R9
;__Lib_I2C_123.c, 420 :: 		
L_I2Cx_Read75:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x05CC	0xF2010414  ADDW	R4, R1, #20
0x05D0	0x6825    LDR	R5, [R4, #0]
0x05D2	0xF3C50440  UBFX	R4, R5, #1, #1
0x05D6	0xB964    CBNZ	R4, L_I2Cx_Read76
;__Lib_I2C_123.c, 421 :: 		
0x05D8	0x4C66    LDR	R4, [PC, #408]
0x05DA	0x6824    LDR	R4, [R4, #0]
0x05DC	0xB144    CBZ	R4, L__I2Cx_Read145
;__Lib_I2C_123.c, 422 :: 		
0x05DE	0xB927    CBNZ	R7, L_I2Cx_Read78
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 423 :: 		
0x05E0	0x2003    MOVS	R0, #3
0x05E2	0x4C5D    LDR	R4, [PC, #372]
0x05E4	0x6824    LDR	R4, [R4, #0]
0x05E6	0x47A0    BLX	R4
;__Lib_I2C_123.c, 424 :: 		
0x05E8	0xE15A    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 425 :: 		
L_I2Cx_Read78:
;__Lib_I2C_123.c, 426 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x05EA	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05EC	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 427 :: 		
0x05EE	0xE7FF    B	L_I2Cx_Read77
L__I2Cx_Read145:
;__Lib_I2C_123.c, 421 :: 		
;__Lib_I2C_123.c, 427 :: 		
L_I2Cx_Read77:
;__Lib_I2C_123.c, 428 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x05F0	0xE7EC    B	L_I2Cx_Read75
L_I2Cx_Read76:
;__Lib_I2C_123.c, 429 :: 		
0x05F2	0xF2010414  ADDW	R4, R1, #20
0x05F6	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 430 :: 		
0x05F8	0xBF00    NOP
;__Lib_I2C_123.c, 431 :: 		
0x05FA	0xF2010418  ADDW	R4, R1, #24
0x05FE	0x6824    LDR	R4, [R4, #0]
0x0600	0x0424    LSLS	R4, R4, #16
0x0602	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 432 :: 		
0x0604	0x2500    MOVS	R5, #0
0x0606	0x680C    LDR	R4, [R1, #0]
0x0608	0xF365248A  BFI	R4, R5, #10, #1
0x060C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 434 :: 		
0x060E	0x4C59    LDR	R4, [PC, #356]
; timeout start address is: 28 (R7)
0x0610	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 435 :: 		
L_I2Cx_Read79:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0612	0xF2010414  ADDW	R4, R1, #20
0x0616	0x6825    LDR	R5, [R4, #0]
0x0618	0xF3C50480  UBFX	R4, R5, #2, #1
0x061C	0xB964    CBNZ	R4, L_I2Cx_Read80
;__Lib_I2C_123.c, 436 :: 		
0x061E	0x4C55    LDR	R4, [PC, #340]
0x0620	0x6824    LDR	R4, [R4, #0]
0x0622	0xB144    CBZ	R4, L__I2Cx_Read146
;__Lib_I2C_123.c, 437 :: 		
0x0624	0xB927    CBNZ	R7, L_I2Cx_Read82
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 438 :: 		
0x0626	0x2003    MOVS	R0, #3
0x0628	0x4C4B    LDR	R4, [PC, #300]
0x062A	0x6824    LDR	R4, [R4, #0]
0x062C	0x47A0    BLX	R4
;__Lib_I2C_123.c, 439 :: 		
0x062E	0xE137    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 440 :: 		
L_I2Cx_Read82:
;__Lib_I2C_123.c, 441 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0630	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0632	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 442 :: 		
0x0634	0xE7FF    B	L_I2Cx_Read81
L__I2Cx_Read146:
;__Lib_I2C_123.c, 436 :: 		
;__Lib_I2C_123.c, 442 :: 		
L_I2Cx_Read81:
;__Lib_I2C_123.c, 443 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0636	0xE7EC    B	L_I2Cx_Read79
L_I2Cx_Read80:
;__Lib_I2C_123.c, 444 :: 		
0x0638	0x2B01    CMP	R3, #1
0x063A	0xD105    BNE	L_I2Cx_Read83
;__Lib_I2C_123.c, 445 :: 		
0x063C	0x2501    MOVS	R5, #1
0x063E	0x680C    LDR	R4, [R1, #0]
0x0640	0xF3652449  BFI	R4, R5, #9, #1
0x0644	0x600C    STR	R4, [R1, #0]
0x0646	0xE004    B	L_I2Cx_Read84
L_I2Cx_Read83:
;__Lib_I2C_123.c, 447 :: 		
0x0648	0x2501    MOVS	R5, #1
0x064A	0x680C    LDR	R4, [R1, #0]
0x064C	0xF3652408  BFI	R4, R5, #8, #1
0x0650	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 448 :: 		
L_I2Cx_Read84:
;__Lib_I2C_123.c, 449 :: 		
0x0652	0x1995    ADDS	R5, R2, R6
0x0654	0xF2010410  ADDW	R4, R1, #16
0x0658	0x6824    LDR	R4, [R4, #0]
0x065A	0x702C    STRB	R4, [R5, #0]
0x065C	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_123.c, 450 :: 		
0x065E	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0660	0xF2010410  ADDW	R4, R1, #16
0x0664	0x6824    LDR	R4, [R4, #0]
0x0666	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 451 :: 		
0x0668	0x2B01    CMP	R3, #1
0x066A	0xD114    BNE	L_I2Cx_Read85
; END_mode end address is: 12 (R3)
;__Lib_I2C_123.c, 452 :: 		
0x066C	0x4C41    LDR	R4, [PC, #260]
; timeout start address is: 8 (R2)
0x066E	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 453 :: 		
L_I2Cx_Read86:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0670	0x680D    LDR	R5, [R1, #0]
0x0672	0xF3C52440  UBFX	R4, R5, #9, #1
0x0676	0xB964    CBNZ	R4, L_I2Cx_Read87
;__Lib_I2C_123.c, 454 :: 		
0x0678	0x4C3E    LDR	R4, [PC, #248]
0x067A	0x6824    LDR	R4, [R4, #0]
0x067C	0xB144    CBZ	R4, L__I2Cx_Read147
;__Lib_I2C_123.c, 455 :: 		
0x067E	0xB922    CBNZ	R2, L_I2Cx_Read89
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 456 :: 		
0x0680	0x2003    MOVS	R0, #3
0x0682	0x4C35    LDR	R4, [PC, #212]
0x0684	0x6824    LDR	R4, [R4, #0]
0x0686	0x47A0    BLX	R4
;__Lib_I2C_123.c, 457 :: 		
0x0688	0xE10A    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 458 :: 		
L_I2Cx_Read89:
;__Lib_I2C_123.c, 459 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x068A	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x068C	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 460 :: 		
0x068E	0xE7FF    B	L_I2Cx_Read88
L__I2Cx_Read147:
;__Lib_I2C_123.c, 454 :: 		
;__Lib_I2C_123.c, 460 :: 		
L_I2Cx_Read88:
;__Lib_I2C_123.c, 461 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0690	0xE7EE    B	L_I2Cx_Read86
L_I2Cx_Read87:
;__Lib_I2C_123.c, 462 :: 		
0x0692	0x4608    MOV	R0, R1
0x0694	0xE013    B	L_I2Cx_Read90
L_I2Cx_Read85:
;__Lib_I2C_123.c, 464 :: 		
0x0696	0x4C37    LDR	R4, [PC, #220]
; timeout start address is: 8 (R2)
0x0698	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 465 :: 		
L_I2Cx_Read91:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x069A	0x680D    LDR	R5, [R1, #0]
0x069C	0xF3C52400  UBFX	R4, R5, #8, #1
0x06A0	0xB964    CBNZ	R4, L_I2Cx_Read92
;__Lib_I2C_123.c, 466 :: 		
0x06A2	0x4C34    LDR	R4, [PC, #208]
0x06A4	0x6824    LDR	R4, [R4, #0]
0x06A6	0xB144    CBZ	R4, L__I2Cx_Read148
;__Lib_I2C_123.c, 467 :: 		
0x06A8	0xB922    CBNZ	R2, L_I2Cx_Read94
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 468 :: 		
0x06AA	0x2003    MOVS	R0, #3
0x06AC	0x4C2A    LDR	R4, [PC, #168]
0x06AE	0x6824    LDR	R4, [R4, #0]
0x06B0	0x47A0    BLX	R4
;__Lib_I2C_123.c, 469 :: 		
0x06B2	0xE0F5    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 470 :: 		
L_I2Cx_Read94:
;__Lib_I2C_123.c, 471 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x06B4	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x06B6	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 472 :: 		
0x06B8	0xE7FF    B	L_I2Cx_Read93
L__I2Cx_Read148:
;__Lib_I2C_123.c, 466 :: 		
;__Lib_I2C_123.c, 472 :: 		
L_I2Cx_Read93:
;__Lib_I2C_123.c, 473 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x06BA	0xE7EE    B	L_I2Cx_Read91
L_I2Cx_Read92:
;__Lib_I2C_123.c, 474 :: 		
0x06BC	0x4608    MOV	R0, R1
L_I2Cx_Read90:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 476 :: 		
; I2C_BASE start address is: 0 (R0)
0x06BE	0x2500    MOVS	R5, #0
0x06C0	0x6804    LDR	R4, [R0, #0]
0x06C2	0xF36524CB  BFI	R4, R5, #11, #1
0x06C6	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 478 :: 		
0x06C8	0xE0EA    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 480 :: 		
L_I2Cx_Read95:
;__Lib_I2C_123.c, 481 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x06CA	0x2501    MOVS	R5, #1
0x06CC	0x680C    LDR	R4, [R1, #0]
0x06CE	0xF365248A  BFI	R4, R5, #10, #1
0x06D2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 482 :: 		
0x06D4	0xF2010510  ADDW	R5, R1, #16
0x06D8	0x007C    LSLS	R4, R7, #1
0x06DA	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x06DC	0xF0440401  ORR	R4, R4, #1
0x06E0	0xB2A4    UXTH	R4, R4
0x06E2	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x06E4	0x4646    MOV	R6, R8
0x06E6	0x46C8    MOV	R8, R9
0x06E8	0x4689    MOV	R9, R1
0x06EA	0x4617    MOV	R7, R2
0x06EC	0x461D    MOV	R5, R3
;__Lib_I2C_123.c, 483 :: 		
L_I2Cx_Read96:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x06EE	0x4923    LDR	R1, [PC, #140]
0x06F0	0x4648    MOV	R0, R9
0x06F2	0xF000F8DF  BL	_ChekXForEvent+0
0x06F6	0xB978    CBNZ	R0, L_I2Cx_Read97
;__Lib_I2C_123.c, 484 :: 		
0x06F8	0x4C1E    LDR	R4, [PC, #120]
0x06FA	0x6824    LDR	R4, [R4, #0]
0x06FC	0xB15C    CBZ	R4, L__I2Cx_Read149
;__Lib_I2C_123.c, 485 :: 		
0x06FE	0xF1B80F00  CMP	R8, #0
0x0702	0xD104    BNE	L_I2Cx_Read99
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_123.c, 486 :: 		
0x0704	0x2003    MOVS	R0, #3
0x0706	0x4C14    LDR	R4, [PC, #80]
0x0708	0x6824    LDR	R4, [R4, #0]
0x070A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 487 :: 		
0x070C	0xE0C8    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 488 :: 		
L_I2Cx_Read99:
;__Lib_I2C_123.c, 489 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x070E	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0712	0x4680    MOV	R8, R0
;__Lib_I2C_123.c, 490 :: 		
0x0714	0xE7FF    B	L_I2Cx_Read98
L__I2Cx_Read149:
;__Lib_I2C_123.c, 484 :: 		
;__Lib_I2C_123.c, 490 :: 		
L_I2Cx_Read98:
;__Lib_I2C_123.c, 491 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0716	0xE7EA    B	L_I2Cx_Read96
L_I2Cx_Read97:
;__Lib_I2C_123.c, 492 :: 		
; i start address is: 4 (R1)
0x0718	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x071A	0x46A8    MOV	R8, R5
0x071C	0x464A    MOV	R2, R9
0x071E	0x46B1    MOV	R9, R6
0x0720	0x463B    MOV	R3, R7
;__Lib_I2C_123.c, 493 :: 		
L_I2Cx_Read100:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0722	0xF1A90403  SUB	R4, R9, #3
0x0726	0x42A1    CMP	R1, R4
0x0728	0xD23D    BCS	L_I2Cx_Read101
;__Lib_I2C_123.c, 494 :: 		
0x072A	0x4C12    LDR	R4, [PC, #72]
; timeout start address is: 20 (R5)
0x072C	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x072E	0x468A    MOV	R10, R1
0x0730	0x4617    MOV	R7, R2
0x0732	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 495 :: 		
L_I2Cx_Read102:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0734	0x4910    LDR	R1, [PC, #64]
0x0736	0x4638    MOV	R0, R7
0x0738	0xF000F8BC  BL	_ChekXForEvent+0
0x073C	0xBB38    CBNZ	R0, L_I2Cx_Read103
;__Lib_I2C_123.c, 496 :: 		
0x073E	0x4C0D    LDR	R4, [PC, #52]
0x0740	0x6824    LDR	R4, [R4, #0]
0x0742	0xB31C    CBZ	R4, L__I2Cx_Read150
;__Lib_I2C_123.c, 497 :: 		
0x0744	0xB9FD    CBNZ	R5, L_I2Cx_Read105
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 498 :: 		
0x0746	0x2003    MOVS	R0, #3
0x0748	0x4C03    LDR	R4, [PC, #12]
0x074A	0xE019    B	#50
0x074C	0x54004000  	I2C1_CR1+0
0x0750	0x005C2000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0754	0x009C2000  	_I2C1_Timeout_Ptr+0
0x0758	0x00982000  	_I2Cx_Timeout_Ptr+0
0x075C	0x58004000  	I2C2_CR1+0
0x0760	0x00602000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0764	0x00A02000  	_I2C2_Timeout_Ptr+0
0x0768	0x5C004000  	I2C3_CR1+0
0x076C	0x00642000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x0770	0x00A42000  	_I2C3_Timeout_Ptr+0
0x0774	0x00682000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x0778	0x00400003  	#196672
0x077C	0x00020003  	#196610
0x0780	0x6824    LDR	R4, [R4, #0]
0x0782	0x47A0    BLX	R4
;__Lib_I2C_123.c, 499 :: 		
0x0784	0xE08C    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 500 :: 		
L_I2Cx_Read105:
;__Lib_I2C_123.c, 501 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0786	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0788	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 502 :: 		
0x078A	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read150:
;__Lib_I2C_123.c, 496 :: 		
;__Lib_I2C_123.c, 502 :: 		
L_I2Cx_Read104:
;__Lib_I2C_123.c, 503 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x078C	0xE7D2    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_123.c, 504 :: 		
0x078E	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0792	0xF2070410  ADDW	R4, R7, #16
0x0796	0x6824    LDR	R4, [R4, #0]
0x0798	0x702C    STRB	R4, [R5, #0]
0x079A	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x079E	0x4621    MOV	R1, R4
;__Lib_I2C_123.c, 505 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x07A0	0x4633    MOV	R3, R6
0x07A2	0x463A    MOV	R2, R7
0x07A4	0xE7BD    B	L_I2Cx_Read100
L_I2Cx_Read101:
;__Lib_I2C_123.c, 506 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x07A6	0x4C40    LDR	R4, [PC, #256]
; timeout start address is: 28 (R7)
0x07A8	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x07AA	0x9301    STR	R3, [SP, #4]
0x07AC	0x460B    MOV	R3, R1
0x07AE	0x4616    MOV	R6, R2
0x07B0	0x4642    MOV	R2, R8
0x07B2	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_123.c, 507 :: 		
L_I2Cx_Read106:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x07B4	0xF2060414  ADDW	R4, R6, #20
0x07B8	0x6825    LDR	R5, [R4, #0]
0x07BA	0xF3C50480  UBFX	R4, R5, #2, #1
0x07BE	0xB964    CBNZ	R4, L_I2Cx_Read107
;__Lib_I2C_123.c, 508 :: 		
0x07C0	0x4C39    LDR	R4, [PC, #228]
0x07C2	0x6824    LDR	R4, [R4, #0]
0x07C4	0xB144    CBZ	R4, L__I2Cx_Read151
;__Lib_I2C_123.c, 509 :: 		
0x07C6	0xB927    CBNZ	R7, L_I2Cx_Read109
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 510 :: 		
0x07C8	0x2003    MOVS	R0, #3
0x07CA	0x4C38    LDR	R4, [PC, #224]
0x07CC	0x6824    LDR	R4, [R4, #0]
0x07CE	0x47A0    BLX	R4
;__Lib_I2C_123.c, 511 :: 		
0x07D0	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 512 :: 		
L_I2Cx_Read109:
;__Lib_I2C_123.c, 513 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x07D2	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07D4	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 514 :: 		
0x07D6	0xE7FF    B	L_I2Cx_Read108
L__I2Cx_Read151:
;__Lib_I2C_123.c, 508 :: 		
;__Lib_I2C_123.c, 514 :: 		
L_I2Cx_Read108:
;__Lib_I2C_123.c, 515 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x07D8	0xE7EC    B	L_I2Cx_Read106
L_I2Cx_Read107:
;__Lib_I2C_123.c, 516 :: 		
0x07DA	0x2500    MOVS	R5, #0
0x07DC	0x6834    LDR	R4, [R6, #0]
0x07DE	0xF365248A  BFI	R4, R5, #10, #1
0x07E2	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 517 :: 		
0x07E4	0x18CD    ADDS	R5, R1, R3
0x07E6	0xF2060410  ADDW	R4, R6, #16
0x07EA	0x6824    LDR	R4, [R4, #0]
0x07EC	0x702C    STRB	R4, [R5, #0]
0x07EE	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_123.c, 519 :: 		
0x07F0	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x07F2	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x07F4	0x4617    MOV	R7, R2
0x07F6	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 520 :: 		
L_I2Cx_Read110:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x07F8	0xF2060414  ADDW	R4, R6, #20
0x07FC	0x6825    LDR	R5, [R4, #0]
0x07FE	0xF3C50480  UBFX	R4, R5, #2, #1
0x0802	0xB964    CBNZ	R4, L_I2Cx_Read111
;__Lib_I2C_123.c, 521 :: 		
0x0804	0x4C28    LDR	R4, [PC, #160]
0x0806	0x6824    LDR	R4, [R4, #0]
0x0808	0xB144    CBZ	R4, L__I2Cx_Read152
;__Lib_I2C_123.c, 522 :: 		
0x080A	0xB923    CBNZ	R3, L_I2Cx_Read113
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 523 :: 		
0x080C	0x2003    MOVS	R0, #3
0x080E	0x4C27    LDR	R4, [PC, #156]
0x0810	0x6824    LDR	R4, [R4, #0]
0x0812	0x47A0    BLX	R4
;__Lib_I2C_123.c, 524 :: 		
0x0814	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 525 :: 		
L_I2Cx_Read113:
;__Lib_I2C_123.c, 526 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0816	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0818	0x4603    MOV	R3, R0
;__Lib_I2C_123.c, 527 :: 		
0x081A	0xE7FF    B	L_I2Cx_Read112
L__I2Cx_Read152:
;__Lib_I2C_123.c, 521 :: 		
;__Lib_I2C_123.c, 527 :: 		
L_I2Cx_Read112:
;__Lib_I2C_123.c, 528 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x081C	0xE7EC    B	L_I2Cx_Read110
L_I2Cx_Read111:
;__Lib_I2C_123.c, 529 :: 		
0x081E	0x2F01    CMP	R7, #1
0x0820	0xD107    BNE	L_I2Cx_Read114
; END_mode end address is: 28 (R7)
;__Lib_I2C_123.c, 530 :: 		
0x0822	0x2501    MOVS	R5, #1
0x0824	0x6834    LDR	R4, [R6, #0]
0x0826	0xF3652449  BFI	R4, R5, #9, #1
0x082A	0x6034    STR	R4, [R6, #0]
0x082C	0x4610    MOV	R0, R2
0x082E	0x4632    MOV	R2, R6
0x0830	0xE021    B	L_I2Cx_Read115
L_I2Cx_Read114:
;__Lib_I2C_123.c, 532 :: 		
0x0832	0x2501    MOVS	R5, #1
0x0834	0x6834    LDR	R4, [R6, #0]
0x0836	0xF3652408  BFI	R4, R5, #8, #1
0x083A	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 534 :: 		
0x083C	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x083E	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0842	0x4617    MOV	R7, R2
0x0844	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 535 :: 		
L_I2Cx_Read116:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0846	0x491A    LDR	R1, [PC, #104]
0x0848	0x4630    MOV	R0, R6
0x084A	0xF000F833  BL	_ChekXForEvent+0
0x084E	0xB978    CBNZ	R0, L_I2Cx_Read117
;__Lib_I2C_123.c, 536 :: 		
0x0850	0x4C15    LDR	R4, [PC, #84]
0x0852	0x6824    LDR	R4, [R4, #0]
0x0854	0xB15C    CBZ	R4, L__I2Cx_Read153
;__Lib_I2C_123.c, 537 :: 		
0x0856	0xF1B80F00  CMP	R8, #0
0x085A	0xD104    BNE	L_I2Cx_Read119
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 538 :: 		
0x085C	0x2003    MOVS	R0, #3
0x085E	0x4C13    LDR	R4, [PC, #76]
0x0860	0x6824    LDR	R4, [R4, #0]
0x0862	0x47A0    BLX	R4
;__Lib_I2C_123.c, 539 :: 		
0x0864	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 540 :: 		
L_I2Cx_Read119:
;__Lib_I2C_123.c, 541 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0866	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x086A	0x4680    MOV	R8, R0
;__Lib_I2C_123.c, 542 :: 		
0x086C	0xE7FF    B	L_I2Cx_Read118
L__I2Cx_Read153:
;__Lib_I2C_123.c, 536 :: 		
;__Lib_I2C_123.c, 542 :: 		
L_I2Cx_Read118:
;__Lib_I2C_123.c, 543 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x086E	0xE7EA    B	L_I2Cx_Read116
L_I2Cx_Read117:
;__Lib_I2C_123.c, 544 :: 		
0x0870	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0872	0x4632    MOV	R2, R6
0x0874	0x4638    MOV	R0, R7
L_I2Cx_Read115:
; buf end address is: 20 (R5)
;__Lib_I2C_123.c, 545 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0876	0x180D    ADDS	R5, R1, R0
0x0878	0xF2020410  ADDW	R4, R2, #16
0x087C	0x6824    LDR	R4, [R4, #0]
0x087E	0x702C    STRB	R4, [R5, #0]
0x0880	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_123.c, 546 :: 		
0x0882	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0884	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0888	0x6824    LDR	R4, [R4, #0]
0x088A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 547 :: 		
0x088C	0xE008    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 549 :: 		
L_I2Cx_Read51:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x088E	0xF1B80F01  CMP	R8, #1
0x0892	0xF43FAE02  BEQ	L_I2Cx_Read53
0x0896	0xF1B80F02  CMP	R8, #2
0x089A	0xF43FAE84  BEQ	L_I2Cx_Read74
; i end address is: 24 (R6)
0x089E	0xE714    B	L_I2Cx_Read95
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read52:
;__Lib_I2C_123.c, 550 :: 		
L_end_I2Cx_Read:
0x08A0	0xF8DDE000  LDR	LR, [SP, #0]
0x08A4	0xB002    ADD	SP, SP, #8
0x08A6	0x4770    BX	LR
0x08A8	0x00682000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x08AC	0x00982000  	_I2Cx_Timeout_Ptr+0
0x08B0	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_123.c, 603 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0F18	0xB081    SUB	SP, SP, #4
0x0F1A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 604 :: 		
0x0F1E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0F20	0x4613    MOV	R3, R2
0x0F22	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0F24	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0F26	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0F28	0xF7FFFA86  BL	_I2Cx_Read+0
0x0F2C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 605 :: 		
L_end_I2C2_Read:
0x0F2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F32	0xB001    ADD	SP, SP, #4
0x0F34	0x4770    BX	LR
0x0F36	0xBF00    NOP
0x0F38	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_123.c, 633 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x136C	0xB081    SUB	SP, SP, #4
0x136E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 634 :: 		
0x1372	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1374	0x4613    MOV	R3, R2
0x1376	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1378	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x137A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x137C	0xF7FFF85C  BL	_I2Cx_Read+0
0x1380	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 635 :: 		
L_end_I2C3_Read:
0x1382	0xF8DDE000  LDR	LR, [SP, #0]
0x1386	0xB001    ADD	SP, SP, #4
0x1388	0x4770    BX	LR
0x138A	0xBF00    NOP
0x138C	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Read
_temphum10_getHumidity:
;__temphum10_driver.c, 132 :: 		float temphum10_getHumidity()
0x1E9C	0xB082    SUB	SP, SP, #8
0x1E9E	0xF8CDE000  STR	LR, [SP, #0]
;__temphum10_driver.c, 139 :: 		humLsb = temphum10_readByte(_TEMPHUM10_REG_HUMIDITY_LSB);
0x1EA2	0x2004    MOVS	R0, #4
0x1EA4	0xF7FFFC92  BL	_temphum10_readByte+0
0x1EA8	0xF88D0004  STRB	R0, [SP, #4]
;__temphum10_driver.c, 140 :: 		humMsb = temphum10_readByte(_TEMPHUM10_REG_HUMIDITY_MSB);
0x1EAC	0x2005    MOVS	R0, #5
0x1EAE	0xF7FFFC8D  BL	_temphum10_readByte+0
;__temphum10_driver.c, 142 :: 		readData = (humMsb & 0x03);
0x1EB2	0xF0000003  AND	R0, R0, #3
0x1EB6	0xB2C0    UXTB	R0, R0
; readData start address is: 0 (R0)
;__temphum10_driver.c, 143 :: 		readData = readData << 8;
0x1EB8	0x0201    LSLS	R1, R0, #8
0x1EBA	0xB289    UXTH	R1, R1
; readData end address is: 0 (R0)
;__temphum10_driver.c, 144 :: 		readData = readData | humLsb;
0x1EBC	0xF89D0004  LDRB	R0, [SP, #4]
0x1EC0	0xEA410000  ORR	R0, R1, R0, LSL #0
0x1EC4	0xB280    UXTH	R0, R0
;__temphum10_driver.c, 146 :: 		Humidity = (float)((100.0/1024.0) * readData);
0x1EC6	0xEE000A90  VMOV	S1, R0
0x1ECA	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1ECE	0x4805    LDR	R0, [PC, #20]
0x1ED0	0xEE000A10  VMOV	S0, R0
0x1ED4	0xEE200A20  VMUL.F32	S0, S0, S1
;__temphum10_driver.c, 147 :: 		return Humidity;
0x1ED8	0xEEB00A40  VMOV.F32	S0, S0
;__temphum10_driver.c, 148 :: 		}
L_end_temphum10_getHumidity:
0x1EDC	0xF8DDE000  LDR	LR, [SP, #0]
0x1EE0	0xB002    ADD	SP, SP, #8
0x1EE2	0x4770    BX	LR
0x1EE4	0x00003DC8  	#1036517376
; end of _temphum10_getHumidity
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x1F00	0xB083    SUB	SP, SP, #12
0x1F02	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x1F06	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x1F08	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x1F0A	0x2300    MOVS	R3, #0
0x1F0C	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x1F0E	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x1F12	0x9902    LDR	R1, [SP, #8]
0x1F14	0xF1B13FFF  CMP	R1, #-1
0x1F18	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x1F1A	0x4970    LDR	R1, [PC, #448]
0x1F1C	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x1F1E	0xF7FFFC8F  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x1F22	0x2003    MOVS	R0, #3
0x1F24	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x1F26	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x1F28	0xA902    ADD	R1, SP, #8
0x1F2A	0x1CC9    ADDS	R1, R1, #3
0x1F2C	0x7809    LDRB	R1, [R1, #0]
0x1F2E	0xF0010180  AND	R1, R1, #128
0x1F32	0xB2C9    UXTB	R1, R1
0x1F34	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1F36	0xA902    ADD	R1, SP, #8
0x1F38	0x1CCA    ADDS	R2, R1, #3
0x1F3A	0x7811    LDRB	R1, [R2, #0]
0x1F3C	0xF0810180  EOR	R1, R1, #128
0x1F40	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x1F42	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x1F44	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x1F46	0x212D    MOVS	R1, #45
0x1F48	0x7021    STRB	R1, [R4, #0]
0x1F4A	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x1F4C	0xB2D7    UXTB	R7, R2
0x1F4E	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x1F50	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x1F52	0x4626    MOV	R6, R4
0x1F54	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x1F56	0x9902    LDR	R1, [SP, #8]
0x1F58	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x1F5A	0x4961    LDR	R1, [PC, #388]
0x1F5C	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1F5E	0xF7FFFC6F  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x1F62	0x2000    MOVS	R0, #0
0x1F64	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1F66	0x9902    LDR	R1, [SP, #8]
0x1F68	0xF1B14FFF  CMP	R1, #2139095040
0x1F6C	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x1F6E	0x495D    LDR	R1, [PC, #372]
0x1F70	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1F72	0xF7FFFC65  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1F76	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x1F78	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1F7A	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x1F7E	0xB2C3    UXTB	R3, R0
0x1F80	0x4634    MOV	R4, R6
0x1F82	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x1F86	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1F8A	0xEEB70A00  VMOV.F32	S0, #1
0x1F8E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1F92	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F96	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1F98	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1F9C	0xEEB20A04  VMOV.F32	S0, #10
0x1FA0	0xEE200A80  VMUL.F32	S0, S1, S0
0x1FA4	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x1FA8	0x1E40    SUBS	R0, R0, #1
0x1FAA	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1FAC	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x1FAE	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1FB2	0xEEB20A04  VMOV.F32	S0, #10
0x1FB6	0xEEF40AC0  VCMPE.F32	S1, S0
0x1FBA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1FBE	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1FC0	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1FC4	0x4948    LDR	R1, [PC, #288]
0x1FC6	0xEE001A10  VMOV	S0, R1
0x1FCA	0xEE200A80  VMUL.F32	S0, S1, S0
0x1FCE	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x1FD2	0x1C40    ADDS	R0, R0, #1
0x1FD4	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x1FD6	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x1FD8	0x9902    LDR	R1, [SP, #8]
0x1FDA	0x0049    LSLS	R1, R1, #1
0x1FDC	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x1FDE	0xA902    ADD	R1, SP, #8
0x1FE0	0x1CC9    ADDS	R1, R1, #3
0x1FE2	0x7809    LDRB	R1, [R1, #0]
0x1FE4	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x1FE6	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x1FE8	0xA902    ADD	R1, SP, #8
0x1FEA	0x1CCA    ADDS	R2, R1, #3
0x1FEC	0x2101    MOVS	R1, #1
0x1FEE	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x1FF0	0x9902    LDR	R1, [SP, #8]
0x1FF2	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x1FF4	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x1FF6	0xA902    ADD	R1, SP, #8
0x1FF8	0x1CC9    ADDS	R1, R1, #3
0x1FFA	0x7809    LDRB	R1, [R1, #0]
0x1FFC	0x3130    ADDS	R1, #48
0x1FFE	0x7021    STRB	R1, [R4, #0]
0x2000	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x2002	0x2801    CMP	R0, #1
0x2004	0xDB03    BLT	L__FloatToStr178
0x2006	0x2806    CMP	R0, #6
0x2008	0xDC01    BGT	L__FloatToStr177
0x200A	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x200C	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x200E	0x212E    MOVS	R1, #46
0x2010	0x7011    STRB	R1, [R2, #0]
0x2012	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x2014	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x2016	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x2018	0xB244    SXTB	R4, R0
0x201A	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x201C	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x201E	0xA902    ADD	R1, SP, #8
0x2020	0x1CCA    ADDS	R2, R1, #3
0x2022	0x2100    MOVS	R1, #0
0x2024	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x2026	0x9902    LDR	R1, [SP, #8]
0x2028	0x008A    LSLS	R2, R1, #2
0x202A	0x9902    LDR	R1, [SP, #8]
0x202C	0x1889    ADDS	R1, R1, R2
0x202E	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x2030	0x9902    LDR	R1, [SP, #8]
0x2032	0x0049    LSLS	R1, R1, #1
0x2034	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x2036	0xA902    ADD	R1, SP, #8
0x2038	0x1CC9    ADDS	R1, R1, #3
0x203A	0x7809    LDRB	R1, [R1, #0]
0x203C	0x3130    ADDS	R1, #48
0x203E	0x7029    STRB	R1, [R5, #0]
0x2040	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x2042	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x2044	0x1E61    SUBS	R1, R4, #1
0x2046	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x2048	0xB24A    SXTB	R2, R1
0x204A	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x204C	0x212E    MOVS	R1, #46
0x204E	0x7029    STRB	R1, [R5, #0]
0x2050	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x2052	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x2054	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x2056	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x2058	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x205A	0xB2CB    UXTB	R3, R1
0x205C	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x205E	0x1E40    SUBS	R0, R0, #1
0x2060	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x2062	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x2064	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x2066	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x2068	0x1E51    SUBS	R1, R2, #1
0x206A	0x7809    LDRB	R1, [R1, #0]
0x206C	0x2930    CMP	R1, #48
0x206E	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x2070	0x1E52    SUBS	R2, R2, #1
0x2072	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x2074	0x1E51    SUBS	R1, R2, #1
0x2076	0x7809    LDRB	R1, [R1, #0]
0x2078	0x292E    CMP	R1, #46
0x207A	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x207C	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x207E	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x2080	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x2082	0x2165    MOVS	R1, #101
0x2084	0x7011    STRB	R1, [R2, #0]
0x2086	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x2088	0x2800    CMP	R0, #0
0x208A	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x208C	0x212D    MOVS	R1, #45
0x208E	0x7011    STRB	R1, [R2, #0]
0x2090	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x2092	0x4241    RSBS	R1, R0, #0
0x2094	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x2096	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x2098	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x209A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x209C	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x209E	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x20A0	0x2909    CMP	R1, #9
0x20A2	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x20A4	0x210A    MOVS	R1, #10
0x20A6	0xFBB0F1F1  UDIV	R1, R0, R1
0x20AA	0xB2C9    UXTB	R1, R1
0x20AC	0x3130    ADDS	R1, #48
0x20AE	0x7011    STRB	R1, [R2, #0]
0x20B0	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x20B2	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x20B4	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x20B6	0x220A    MOVS	R2, #10
0x20B8	0xFBB0F1F2  UDIV	R1, R0, R2
0x20BC	0xFB020111  MLS	R1, R2, R1, R0
0x20C0	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x20C2	0x3130    ADDS	R1, #48
0x20C4	0x7019    STRB	R1, [R3, #0]
0x20C6	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x20C8	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x20CA	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x20CC	0x2100    MOVS	R1, #0
0x20CE	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x20D0	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x20D2	0xF8DDE000  LDR	LR, [SP, #0]
0x20D6	0xB003    ADD	SP, SP, #12
0x20D8	0x4770    BX	LR
0x20DA	0xBF00    NOP
0x20DC	0x00532000  	?lstr1___Lib_Conversions+0
0x20E0	0x00152000  	?lstr2___Lib_Conversions+0
0x20E4	0x00572000  	?lstr3___Lib_Conversions+0
0x20E8	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1840	0xB081    SUB	SP, SP, #4
0x1842	0x9100    STR	R1, [SP, #0]
0x1844	0x4601    MOV	R1, R0
0x1846	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1848	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x184A	0x461C    MOV	R4, R3
0x184C	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x184E	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x1850	0x4603    MOV	R3, R0
0x1852	0x1C42    ADDS	R2, R0, #1
0x1854	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x1856	0x781A    LDRB	R2, [R3, #0]
0x1858	0x7022    STRB	R2, [R4, #0]
0x185A	0x7822    LDRB	R2, [R4, #0]
0x185C	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x185E	0x462B    MOV	R3, R5
0x1860	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x1862	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1864	0xB001    ADD	SP, SP, #4
0x1866	0x4770    BX	LR
; end of _strcpy
_Delay_1sec:
;__Lib_Delays.c, 62 :: 		void Delay_1sec() {
;__Lib_Delays.c, 63 :: 		Delay_ms(1000);
0x20F0	0xF2461753  MOVW	R7, #24915
0x20F4	0xF2C00751  MOVT	R7, #81
L_Delay_1sec24:
0x20F8	0x1E7F    SUBS	R7, R7, #1
0x20FA	0xD1FD    BNE	L_Delay_1sec24
0x20FC	0xBF00    NOP
0x20FE	0xBF00    NOP
0x2100	0xBF00    NOP
0x2102	0xBF00    NOP
0x2104	0xBF00    NOP
0x2106	0xBF00    NOP
;__Lib_Delays.c, 64 :: 		}
L_end_Delay_1sec:
0x2108	0x4770    BX	LR
; end of _Delay_1sec
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 461 :: 		
0x2508	0xB082    SUB	SP, SP, #8
0x250A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 464 :: 		
; ulRCC_CR start address is: 8 (R2)
0x250E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 465 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x2510	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 466 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x2512	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 467 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2514	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2516	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 470 :: 		
0x2518	0x2803    CMP	R0, #3
0x251A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC232
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 471 :: 		
0x251E	0x4893    LDR	R0, [PC, #588]
0x2520	0x4281    CMP	R1, R0
0x2522	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 472 :: 		
0x2524	0x4892    LDR	R0, [PC, #584]
0x2526	0x6800    LDR	R0, [R0, #0]
0x2528	0xF0400105  ORR	R1, R0, #5
0x252C	0x4890    LDR	R0, [PC, #576]
0x252E	0x6001    STR	R1, [R0, #0]
0x2530	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC234
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 473 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2532	0x4890    LDR	R0, [PC, #576]
0x2534	0x4281    CMP	R1, R0
0x2536	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 474 :: 		
0x2538	0x488D    LDR	R0, [PC, #564]
0x253A	0x6800    LDR	R0, [R0, #0]
0x253C	0xF0400104  ORR	R1, R0, #4
0x2540	0x488B    LDR	R0, [PC, #556]
0x2542	0x6001    STR	R1, [R0, #0]
0x2544	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2546	0x488C    LDR	R0, [PC, #560]
0x2548	0x4281    CMP	R1, R0
0x254A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x254C	0x4888    LDR	R0, [PC, #544]
0x254E	0x6800    LDR	R0, [R0, #0]
0x2550	0xF0400103  ORR	R1, R0, #3
0x2554	0x4886    LDR	R0, [PC, #536]
0x2556	0x6001    STR	R1, [R0, #0]
0x2558	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x255A	0xF64E2060  MOVW	R0, #60000
0x255E	0x4281    CMP	R1, R0
0x2560	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x2562	0x4883    LDR	R0, [PC, #524]
0x2564	0x6800    LDR	R0, [R0, #0]
0x2566	0xF0400102  ORR	R1, R0, #2
0x256A	0x4881    LDR	R0, [PC, #516]
0x256C	0x6001    STR	R1, [R0, #0]
0x256E	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2570	0xF2475030  MOVW	R0, #30000
0x2574	0x4281    CMP	R1, R0
0x2576	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x2578	0x487D    LDR	R0, [PC, #500]
0x257A	0x6800    LDR	R0, [R0, #0]
0x257C	0xF0400101  ORR	R1, R0, #1
0x2580	0x487B    LDR	R0, [PC, #492]
0x2582	0x6001    STR	R1, [R0, #0]
0x2584	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 482 :: 		
0x2586	0x487A    LDR	R0, [PC, #488]
0x2588	0x6801    LDR	R1, [R0, #0]
0x258A	0xF06F0007  MVN	R0, #7
0x258E	0x4001    ANDS	R1, R0
0x2590	0x4877    LDR	R0, [PC, #476]
0x2592	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 483 :: 		
0x2594	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC243
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2596	0x2802    CMP	R0, #2
0x2598	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC244
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 485 :: 		
0x259C	0x4877    LDR	R0, [PC, #476]
0x259E	0x4281    CMP	R1, R0
0x25A0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 486 :: 		
0x25A2	0x4873    LDR	R0, [PC, #460]
0x25A4	0x6800    LDR	R0, [R0, #0]
0x25A6	0xF0400106  ORR	R1, R0, #6
0x25AA	0x4871    LDR	R0, [PC, #452]
0x25AC	0x6001    STR	R1, [R0, #0]
0x25AE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 487 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25B0	0x4870    LDR	R0, [PC, #448]
0x25B2	0x4281    CMP	R1, R0
0x25B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 488 :: 		
0x25B6	0x486E    LDR	R0, [PC, #440]
0x25B8	0x6800    LDR	R0, [R0, #0]
0x25BA	0xF0400105  ORR	R1, R0, #5
0x25BE	0x486C    LDR	R0, [PC, #432]
0x25C0	0x6001    STR	R1, [R0, #0]
0x25C2	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 489 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25C4	0x486E    LDR	R0, [PC, #440]
0x25C6	0x4281    CMP	R1, R0
0x25C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x25CA	0x4869    LDR	R0, [PC, #420]
0x25CC	0x6800    LDR	R0, [R0, #0]
0x25CE	0xF0400104  ORR	R1, R0, #4
0x25D2	0x4867    LDR	R0, [PC, #412]
0x25D4	0x6001    STR	R1, [R0, #0]
0x25D6	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25D8	0x486A    LDR	R0, [PC, #424]
0x25DA	0x4281    CMP	R1, R0
0x25DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x25DE	0x4864    LDR	R0, [PC, #400]
0x25E0	0x6800    LDR	R0, [R0, #0]
0x25E2	0xF0400103  ORR	R1, R0, #3
0x25E6	0x4862    LDR	R0, [PC, #392]
0x25E8	0x6001    STR	R1, [R0, #0]
0x25EA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25EC	0xF64B3080  MOVW	R0, #48000
0x25F0	0x4281    CMP	R1, R0
0x25F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x25F4	0x485E    LDR	R0, [PC, #376]
0x25F6	0x6800    LDR	R0, [R0, #0]
0x25F8	0xF0400102  ORR	R1, R0, #2
0x25FC	0x485C    LDR	R0, [PC, #368]
0x25FE	0x6001    STR	R1, [R0, #0]
0x2600	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2602	0xF64550C0  MOVW	R0, #24000
0x2606	0x4281    CMP	R1, R0
0x2608	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x260A	0x4859    LDR	R0, [PC, #356]
0x260C	0x6800    LDR	R0, [R0, #0]
0x260E	0xF0400101  ORR	R1, R0, #1
0x2612	0x4857    LDR	R0, [PC, #348]
0x2614	0x6001    STR	R1, [R0, #0]
0x2616	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 498 :: 		
0x2618	0x4855    LDR	R0, [PC, #340]
0x261A	0x6801    LDR	R1, [R0, #0]
0x261C	0xF06F0007  MVN	R0, #7
0x2620	0x4001    ANDS	R1, R0
0x2622	0x4853    LDR	R0, [PC, #332]
0x2624	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 499 :: 		
0x2626	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC257
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2628	0x2801    CMP	R0, #1
0x262A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC258
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 501 :: 		
0x262E	0x4851    LDR	R0, [PC, #324]
0x2630	0x4281    CMP	R1, R0
0x2632	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 502 :: 		
0x2634	0x484E    LDR	R0, [PC, #312]
0x2636	0x6800    LDR	R0, [R0, #0]
0x2638	0xF0400107  ORR	R1, R0, #7
0x263C	0x484C    LDR	R0, [PC, #304]
0x263E	0x6001    STR	R1, [R0, #0]
0x2640	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 503 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2642	0x4851    LDR	R0, [PC, #324]
0x2644	0x4281    CMP	R1, R0
0x2646	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 504 :: 		
0x2648	0x4849    LDR	R0, [PC, #292]
0x264A	0x6800    LDR	R0, [R0, #0]
0x264C	0xF0400106  ORR	R1, R0, #6
0x2650	0x4847    LDR	R0, [PC, #284]
0x2652	0x6001    STR	R1, [R0, #0]
0x2654	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 505 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2656	0x4848    LDR	R0, [PC, #288]
0x2658	0x4281    CMP	R1, R0
0x265A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x265C	0x4844    LDR	R0, [PC, #272]
0x265E	0x6800    LDR	R0, [R0, #0]
0x2660	0xF0400105  ORR	R1, R0, #5
0x2664	0x4842    LDR	R0, [PC, #264]
0x2666	0x6001    STR	R1, [R0, #0]
0x2668	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x266A	0x4846    LDR	R0, [PC, #280]
0x266C	0x4281    CMP	R1, R0
0x266E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x2670	0x483F    LDR	R0, [PC, #252]
0x2672	0x6800    LDR	R0, [R0, #0]
0x2674	0xF0400104  ORR	R1, R0, #4
0x2678	0x483D    LDR	R0, [PC, #244]
0x267A	0x6001    STR	R1, [R0, #0]
0x267C	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x267E	0xF24D20F0  MOVW	R0, #54000
0x2682	0x4281    CMP	R1, R0
0x2684	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x2686	0x483A    LDR	R0, [PC, #232]
0x2688	0x6800    LDR	R0, [R0, #0]
0x268A	0xF0400103  ORR	R1, R0, #3
0x268E	0x4838    LDR	R0, [PC, #224]
0x2690	0x6001    STR	R1, [R0, #0]
0x2692	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2694	0xF64840A0  MOVW	R0, #36000
0x2698	0x4281    CMP	R1, R0
0x269A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x269C	0x4834    LDR	R0, [PC, #208]
0x269E	0x6800    LDR	R0, [R0, #0]
0x26A0	0xF0400102  ORR	R1, R0, #2
0x26A4	0x4832    LDR	R0, [PC, #200]
0x26A6	0x6001    STR	R1, [R0, #0]
0x26A8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x26AA	0xF2446050  MOVW	R0, #18000
0x26AE	0x4281    CMP	R1, R0
0x26B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x26B2	0x482F    LDR	R0, [PC, #188]
0x26B4	0x6800    LDR	R0, [R0, #0]
0x26B6	0xF0400101  ORR	R1, R0, #1
0x26BA	0x482D    LDR	R0, [PC, #180]
0x26BC	0x6001    STR	R1, [R0, #0]
0x26BE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 516 :: 		
0x26C0	0x482B    LDR	R0, [PC, #172]
0x26C2	0x6801    LDR	R1, [R0, #0]
0x26C4	0xF06F0007  MVN	R0, #7
0x26C8	0x4001    ANDS	R1, R0
0x26CA	0x4829    LDR	R0, [PC, #164]
0x26CC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 517 :: 		
0x26CE	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC273
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x26D0	0x2800    CMP	R0, #0
0x26D2	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC274
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 519 :: 		
0x26D6	0x482D    LDR	R0, [PC, #180]
0x26D8	0x4281    CMP	R1, R0
0x26DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 520 :: 		
0x26DC	0x4824    LDR	R0, [PC, #144]
0x26DE	0x6800    LDR	R0, [R0, #0]
0x26E0	0xF0400107  ORR	R1, R0, #7
0x26E4	0x4822    LDR	R0, [PC, #136]
0x26E6	0x6001    STR	R1, [R0, #0]
0x26E8	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC276
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 521 :: 		
; Fosc_kHz start address is: 4 (R1)
0x26EA	0x4825    LDR	R0, [PC, #148]
0x26EC	0x4281    CMP	R1, R0
0x26EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 522 :: 		
0x26F0	0x481F    LDR	R0, [PC, #124]
0x26F2	0x6800    LDR	R0, [R0, #0]
0x26F4	0xF0400106  ORR	R1, R0, #6
0x26F8	0x481D    LDR	R0, [PC, #116]
0x26FA	0x6001    STR	R1, [R0, #0]
0x26FC	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 523 :: 		
; Fosc_kHz start address is: 4 (R1)
0x26FE	0x4824    LDR	R0, [PC, #144]
0x2700	0x4281    CMP	R1, R0
0x2702	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x2704	0x481A    LDR	R0, [PC, #104]
0x2706	0x6800    LDR	R0, [R0, #0]
0x2708	0xF0400105  ORR	R1, R0, #5
0x270C	0x4818    LDR	R0, [PC, #96]
0x270E	0x6001    STR	R1, [R0, #0]
0x2710	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2712	0xF5B14F7A  CMP	R1, #64000
0x2716	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x2718	0x4815    LDR	R0, [PC, #84]
0x271A	0x6800    LDR	R0, [R0, #0]
0x271C	0xF0400104  ORR	R1, R0, #4
0x2720	0x4813    LDR	R0, [PC, #76]
0x2722	0x6001    STR	R1, [R0, #0]
0x2724	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2726	0xF64B3080  MOVW	R0, #48000
0x272A	0x4281    CMP	R1, R0
0x272C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x272E	0x4810    LDR	R0, [PC, #64]
0x2730	0x6800    LDR	R0, [R0, #0]
0x2732	0xF0400103  ORR	R1, R0, #3
0x2736	0x480E    LDR	R0, [PC, #56]
0x2738	0x6001    STR	R1, [R0, #0]
0x273A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x273C	0xF5B14FFA  CMP	R1, #32000
0x2740	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x2742	0x480B    LDR	R0, [PC, #44]
0x2744	0x6800    LDR	R0, [R0, #0]
0x2746	0xF0400102  ORR	R1, R0, #2
0x274A	0x4809    LDR	R0, [PC, #36]
0x274C	0x6001    STR	R1, [R0, #0]
0x274E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2750	0xF5B15F7A  CMP	R1, #16000
0x2754	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
0x2756	0xE01D    B	#58
0x2758	0x00810000  	#129
0x275C	0x00100400  	#67108880
0x2760	0x00000000  	#0
0x2764	0x00030000  	#3
0x2768	0x3E800000  	#16000
0x276C	0x49F00002  	#150000
0x2770	0x3C004002  	FLASH_ACR+0
0x2774	0xD4C00001  	#120000
0x2778	0x5F900001  	#90000
0x277C	0x32800002  	#144000
0x2780	0x77000001  	#96000
0x2784	0x19400001  	#72000
0x2788	0xA5E00001  	#108000
0x278C	0xB5800001  	#112000
0x2790	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x2794	0x482D    LDR	R0, [PC, #180]
0x2796	0x6800    LDR	R0, [R0, #0]
0x2798	0xF0400101  ORR	R1, R0, #1
0x279C	0x482B    LDR	R0, [PC, #172]
0x279E	0x6001    STR	R1, [R0, #0]
0x27A0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 534 :: 		
0x27A2	0x482A    LDR	R0, [PC, #168]
0x27A4	0x6801    LDR	R1, [R0, #0]
0x27A6	0xF06F0007  MVN	R0, #7
0x27AA	0x4001    ANDS	R1, R0
0x27AC	0x4827    LDR	R0, [PC, #156]
0x27AE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 535 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC257:
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 537 :: 		
0x27B0	0x2101    MOVS	R1, #1
0x27B2	0xB249    SXTB	R1, R1
0x27B4	0x4826    LDR	R0, [PC, #152]
0x27B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 538 :: 		
0x27B8	0x4826    LDR	R0, [PC, #152]
0x27BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 540 :: 		
0x27BC	0xF7FFFD90  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 542 :: 		
0x27C0	0x4825    LDR	R0, [PC, #148]
0x27C2	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 543 :: 		
0x27C4	0x4825    LDR	R0, [PC, #148]
0x27C6	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x27C8	0x4825    LDR	R0, [PC, #148]
0x27CA	0xEA020100  AND	R1, R2, R0, LSL #0
0x27CE	0x4825    LDR	R0, [PC, #148]
0x27D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 546 :: 		
0x27D2	0xF0020001  AND	R0, R2, #1
0x27D6	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x27D8	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 547 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC290:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x27DA	0x4822    LDR	R0, [PC, #136]
0x27DC	0x6800    LDR	R0, [R0, #0]
0x27DE	0xF0000002  AND	R0, R0, #2
0x27E2	0x2800    CMP	R0, #0
0x27E4	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC291
;__Lib_System_4XX.c, 548 :: 		
0x27E6	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 549 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x27E8	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 546 :: 		
0x27EA	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 551 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x27EC	0xF4023080  AND	R0, R2, #65536
0x27F0	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 552 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC293:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x27F2	0x481C    LDR	R0, [PC, #112]
0x27F4	0x6800    LDR	R0, [R0, #0]
0x27F6	0xF4003000  AND	R0, R0, #131072
0x27FA	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC294
;__Lib_System_4XX.c, 553 :: 		
0x27FC	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC293
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
0x27FE	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x2800	0x460A    MOV	R2, R1
0x2802	0x9901    LDR	R1, [SP, #4]
0x2804	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 551 :: 		
0x2806	0x9101    STR	R1, [SP, #4]
0x2808	0x4611    MOV	R1, R2
0x280A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 554 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
;__Lib_System_4XX.c, 556 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x280C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2810	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
;__Lib_System_4XX.c, 557 :: 		
0x2812	0x4814    LDR	R0, [PC, #80]
0x2814	0x6800    LDR	R0, [R0, #0]
0x2816	0xF0407180  ORR	R1, R0, #16777216
0x281A	0x4812    LDR	R0, [PC, #72]
0x281C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x281E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC296:
; ulRCC_CFGR start address is: 4 (R1)
0x2820	0x4810    LDR	R0, [PC, #64]
0x2822	0x6800    LDR	R0, [R0, #0]
0x2824	0xF0007000  AND	R0, R0, #33554432
0x2828	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC297
;__Lib_System_4XX.c, 559 :: 		
0x282A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC296
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 560 :: 		
0x282C	0x460A    MOV	R2, R1
0x282E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 556 :: 		
;__Lib_System_4XX.c, 560 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
;__Lib_System_4XX.c, 563 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 8 (R2)
0x2830	0x480A    LDR	R0, [PC, #40]
0x2832	0x6800    LDR	R0, [R0, #0]
0x2834	0xF000010C  AND	R1, R0, #12
0x2838	0x0090    LSLS	R0, R2, #2
0x283A	0xF000000C  AND	R0, R0, #12
0x283E	0x4281    CMP	R1, R0
0x2840	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 564 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2842	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 566 :: 		
L_end_InitialSetUpRCCRCC2:
0x2844	0xF8DDE000  LDR	LR, [SP, #0]
0x2848	0xB002    ADD	SP, SP, #8
0x284A	0x4770    BX	LR
0x284C	0x3C004002  	FLASH_ACR+0
0x2850	0x80204247  	FLASH_ACR+0
0x2854	0x80244247  	FLASH_ACR+0
0x2858	0x38044002  	RCC_PLLCFGR+0
0x285C	0x38084002  	RCC_CFGR+0
0x2860	0xFFFF000F  	#1048575
0x2864	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 440 :: 		
0x22E0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 443 :: 		
0x22E2	0x480D    LDR	R0, [PC, #52]
0x22E4	0x6800    LDR	R0, [R0, #0]
0x22E6	0xF0400101  ORR	R1, R0, #1
0x22EA	0x480B    LDR	R0, [PC, #44]
0x22EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x22EE	0x2100    MOVS	R1, #0
0x22F0	0x480A    LDR	R0, [PC, #40]
0x22F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 449 :: 		
0x22F4	0x4808    LDR	R0, [PC, #32]
0x22F6	0x6801    LDR	R1, [R0, #0]
0x22F8	0x4809    LDR	R0, [PC, #36]
0x22FA	0x4001    ANDS	R1, R0
0x22FC	0x4806    LDR	R0, [PC, #24]
0x22FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 452 :: 		
0x2300	0x4908    LDR	R1, [PC, #32]
0x2302	0x4809    LDR	R0, [PC, #36]
0x2304	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 455 :: 		
0x2306	0x4804    LDR	R0, [PC, #16]
0x2308	0x6801    LDR	R1, [R0, #0]
0x230A	0xF46F2080  MVN	R0, #262144
0x230E	0x4001    ANDS	R1, R0
0x2310	0x4801    LDR	R0, [PC, #4]
0x2312	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
L_end_SystemClockSetDefault:
0x2314	0xB001    ADD	SP, SP, #4
0x2316	0x4770    BX	LR
0x2318	0x38004002  	RCC_CR+0
0x231C	0x38084002  	RCC_CFGR+0
0x2320	0xFFFFFEF6  	#-17367041
0x2324	0x30102400  	#603992080
0x2328	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 378 :: 		
0x24C0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 379 :: 		
0x24C2	0x4904    LDR	R1, [PC, #16]
0x24C4	0x4804    LDR	R0, [PC, #16]
0x24C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 380 :: 		
0x24C8	0x4904    LDR	R1, [PC, #16]
0x24CA	0x4805    LDR	R0, [PC, #20]
0x24CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 381 :: 		
L_end_InitialSetUpFosc:
0x24CE	0xB001    ADD	SP, SP, #4
0x24D0	0x4770    BX	LR
0x24D2	0xBF00    NOP
0x24D4	0x3E800000  	#16000
0x24D8	0x00942000  	___System_CLOCK_IN_KHZ+0
0x24DC	0x00030000  	#3
0x24E0	0x00B42000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 323 :: 		
0x248C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 324 :: 		
L___GenExcept28:
0x248E	0xE7FE    B	L___GenExcept28
;__Lib_System_4XX.c, 325 :: 		
L_end___GenExcept:
0x2490	0xB001    ADD	SP, SP, #4
0x2492	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 356 :: 		
0x2494	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 359 :: 		
0x2496	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 360 :: 		
0x249A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 362 :: 		
0x249E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 364 :: 		
0x24A0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 366 :: 		
0x24A4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x24A6	0xBF00    NOP
;__Lib_System_4XX.c, 369 :: 		
0x24A8	0xBF00    NOP
;__Lib_System_4XX.c, 370 :: 		
0x24AA	0xBF00    NOP
;__Lib_System_4XX.c, 371 :: 		
0x24AC	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x24AE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 374 :: 		
0x24B2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 375 :: 		
0x24B6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 376 :: 		
L_end___EnableFPU:
0x24BA	0xB001    ADD	SP, SP, #4
0x24BC	0x4770    BX	LR
; end of ___EnableFPU
0x2B00	0xB500    PUSH	(R14)
0x2B02	0xF8DFB034  LDR	R11, [PC, #52]
0x2B06	0xF8DFA034  LDR	R10, [PC, #52]
0x2B0A	0xF8DFC034  LDR	R12, [PC, #52]
0x2B0E	0xF7FFFC0D  BL	9004
0x2B12	0xF8DFB030  LDR	R11, [PC, #48]
0x2B16	0xF8DFA030  LDR	R10, [PC, #48]
0x2B1A	0xF8DFC030  LDR	R12, [PC, #48]
0x2B1E	0xF7FFFC05  BL	9004
0x2B22	0xF8DFB02C  LDR	R11, [PC, #44]
0x2B26	0xF8DFA02C  LDR	R10, [PC, #44]
0x2B2A	0xF8DFC02C  LDR	R12, [PC, #44]
0x2B2E	0xF7FFFBFD  BL	9004
0x2B32	0xBD00    POP	(R15)
0x2B34	0x4770    BX	LR
0x2B36	0xBF00    NOP
0x2B38	0x00002000  	#536870912
0x2B3C	0x00172000  	#536870935
0x2B40	0x2ADC0000  	#10972
0x2B44	0x00182000  	#536870936
0x2B48	0x005B2000  	#536871003
0x2B4C	0x2A780000  	#10872
0x2B50	0x005C2000  	#536871004
0x2B54	0x007C2000  	#536871036
0x2B58	0x2ABC0000  	#10940
0x2BB8	0xB500    PUSH	(R14)
0x2BBA	0xF8DFB010  LDR	R11, [PC, #16]
0x2BBE	0xF8DFA010  LDR	R10, [PC, #16]
0x2BC2	0xF7FFFC25  BL	9232
0x2BC6	0xBD00    POP	(R15)
0x2BC8	0x4770    BX	LR
0x2BCA	0xBF00    NOP
0x2BCC	0x00002000  	#536870912
0x2BD0	0x00D82000  	#536871128
;Click_TempHum10_STM.c,3 :: __TEMPHUM10_I2C_CFG [4]
0x20EC	0x000186A0 ;__TEMPHUM10_I2C_CFG+0
; end of __TEMPHUM10_I2C_CFG
;__Lib_GPIO_32F4xx_Defs.c,761 :: __GPIO_MODULE_I2C1_PB67 [108]
0x2868	0x00000416 ;__GPIO_MODULE_I2C1_PB67+0
0x286C	0x00000417 ;__GPIO_MODULE_I2C1_PB67+4
0x2870	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x2874	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x2878	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x287C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x2880	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x2884	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x2888	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x288C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x2890	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x2894	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x2898	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x289C	0x00001028 ;__GPIO_MODULE_I2C1_PB67+52
0x28A0	0x00001028 ;__GPIO_MODULE_I2C1_PB67+56
0x28A4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x28A8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x28AC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x28B0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x28B4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x28B8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x28BC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x28C0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x28C4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x28C8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x28CC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x28D0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F4xx_Defs.c,805 :: __GPIO_MODULE_USART2_PD56 [108]
0x28D4	0x00000735 ;__GPIO_MODULE_USART2_PD56+0
0x28D8	0x00000736 ;__GPIO_MODULE_USART2_PD56+4
0x28DC	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x28E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x28E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x28E8	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x28EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x28F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x28F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x28F8	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x28FC	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x2900	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x2904	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x2908	0x00001018 ;__GPIO_MODULE_USART2_PD56+52
0x290C	0x00001018 ;__GPIO_MODULE_USART2_PD56+56
0x2910	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x2914	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x2918	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x291C	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x2920	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x2924	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x2928	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x292C	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x2930	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x2934	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x2938	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x293C	0x00000000 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F4xx_Defs.c,821 :: __GPIO_MODULE_USART3_PD89 [108]
0x2940	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x2944	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x2948	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x294C	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x2950	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x2954	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x2958	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x295C	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x2960	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x2964	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x2968	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x296C	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x2970	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x2974	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x2978	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x297C	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x2980	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x2984	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x2988	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x298C	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x2990	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x2994	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x2998	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x299C	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x29A0	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x29A4	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x29A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F4xx_Defs.c,793 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x29AC	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x29B0	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x29B4	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x29B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x29BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x29C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x29C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x29C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x29CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x29D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x29D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x29D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x29DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x29E0	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x29E4	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x29E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x29EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x29F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x29F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x29F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x29FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x2A00	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2A04	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x2A08	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x2A0C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x2A10	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2A14	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;easymx_v7_STM32F407VG.c,47 :: __MIKROBUS1_GPIO [96]
0x2A18	0x00001885 ;__MIKROBUS1_GPIO+0
0x2A1C	0x00001A89 ;__MIKROBUS1_GPIO+4
0x2A20	0x00001A95 ;__MIKROBUS1_GPIO+8
0x2A24	0x00001A71 ;__MIKROBUS1_GPIO+12
0x2A28	0x00001A7D ;__MIKROBUS1_GPIO+16
0x2A2C	0x00001D99 ;__MIKROBUS1_GPIO+20
0x2A30	0x00001E29 ;__MIKROBUS1_GPIO+24
0x2A34	0x00001E35 ;__MIKROBUS1_GPIO+28
0x2A38	0x00001E1D ;__MIKROBUS1_GPIO+32
0x2A3C	0x00001E05 ;__MIKROBUS1_GPIO+36
0x2A40	0x00001E11 ;__MIKROBUS1_GPIO+40
0x2A44	0x00001E4D ;__MIKROBUS1_GPIO+44
0x2A48	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x2A4C	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x2A50	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2A54	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x2A58	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x2A5C	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x2A60	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2A64	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x2A68	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x2A6C	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x2A70	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x2A74	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_TempHum10_STM.c,0 :: ?ICS_Temperature [4]
0x2A78	0x00000000 ;?ICS_Temperature+0
; end of ?ICS_Temperature
;Click_TempHum10_STM.c,0 :: ?ICS_Humidity [4]
0x2A7C	0x00000000 ;?ICS_Humidity+0
; end of ?ICS_Humidity
;Click_TempHum10_STM.c,0 :: ?ICS?lstr2_Click_TempHum10_STM [16]
0x2A80	0x6D655420 ;?ICS?lstr2_Click_TempHum10_STM+0
0x2A84	0x61726570 ;?ICS?lstr2_Click_TempHum10_STM+4
0x2A88	0x65727574 ;?ICS?lstr2_Click_TempHum10_STM+8
0x2A8C	0x00203A20 ;?ICS?lstr2_Click_TempHum10_STM+12
; end of ?ICS?lstr2_Click_TempHum10_STM
;,0 :: _initBlock_9 [43]
; Containing: ?ICS?lstr3_Click_TempHum10_STM [13]
;             ?ICS?lstr4_Click_TempHum10_STM [22]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr3___Lib_Conversions [4]
0x2A90	0x6D754820 ;_initBlock_9+0 : ?ICS?lstr3_Click_TempHum10_STM at 0x2A90
0x2A94	0x74696469 ;_initBlock_9+4
0x2A98	0x203A2079 ;_initBlock_9+8
0x2A9C	0x2D2D2D00 ;_initBlock_9+12 : ?ICS?lstr4_Click_TempHum10_STM at 0x2A9D
0x2AA0	0x2D2D2D2D ;_initBlock_9+16
0x2AA4	0x2D2D2D2D ;_initBlock_9+20
0x2AA8	0x2D2D2D2D ;_initBlock_9+24
0x2AAC	0x2D2D2D2D ;_initBlock_9+28
0x2AB0	0x4E002D2D ;_initBlock_9+32 : ?ICS?lstr1___Lib_Conversions at 0x2AB3
0x2AB4	0x49004E61 ;_initBlock_9+36 : ?ICS?lstr3___Lib_Conversions at 0x2AB7
0x2AB8	0x00464E ;_initBlock_9+40
; end of _initBlock_9
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C1_TIMEOUT [4]
0x2ABC	0x00000000 ;?ICS__Lib_I2C_123__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C1_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C2_TIMEOUT [4]
0x2AC0	0x00000000 ;?ICS__Lib_I2C_123__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C2_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C3_TIMEOUT [4]
0x2AC4	0x00000000 ;?ICS__Lib_I2C_123__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C3_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2Cx_TIMEOUT [4]
0x2AC8	0x00000000 ;?ICS__Lib_I2C_123__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2Cx_TIMEOUT
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x2ACC	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x2AD0	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x2AD4	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x2AD8	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;,0 :: _initBlock_15 [23]
; Containing: ?ICS?lstr1_Click_TempHum10_STM [21]
;             ?ICS?lstr2___Lib_Conversions [2]
0x2ADC	0x2D2D2D20 ;_initBlock_15+0 : ?ICS?lstr1_Click_TempHum10_STM at 0x2ADC
0x2AE0	0x73795320 ;_initBlock_15+4
0x2AE4	0x206D6574 ;_initBlock_15+8
0x2AE8	0x74696E49 ;_initBlock_15+12
0x2AEC	0x2D2D2D20 ;_initBlock_15+16
0x2AF0	0x003000 ;_initBlock_15+20 : ?ICS?lstr2___Lib_Conversions at 0x2AF1
; end of _initBlock_15
;easymx_v7_STM32F407VG.c,15 :: __MIKROBUS1_I2C [12]
0x2AF4	0x0000149D ;__MIKROBUS1_I2C+0
0x2AF8	0x00001629 ;__MIKROBUS1_I2C+4
0x2AFC	0x00000F3D ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _I2Cx_Get_Status
0x01A4     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x02A0      [24]    _I2Cx_Is_Idle
0x02B8      [12]    _Get_Fosc_kHz
0x02C4     [168]    _GPIO_Clk_Enable
0x036C     [132]    _RCC_GetClocksFrequency
0x03F0      [70]    _GPIO_Alternate_Function_Enable
0x0438    [1148]    _I2Cx_Read
0x08B4      [36]    _ChekXForEvent
0x08D8     [180]    __Lib_I2C_123_I2Cx_Wait_For_Idle
0x098C     [444]    _I2Cx_Write
0x0B48     [236]    _I2Cx_Start
0x0C34      [22]    __Lib_UART_123_45_6_UARTx_Read
0x0C4C      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x0C58      [12]    __Lib_UART_123_45_6_UARTx_Tx_Idle
0x0C64     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0EF8      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0F18      [36]    _I2C2_Read
0x0F3C      [36]    _I2C1_Read
0x0F60     [568]    _GPIO_Config
0x1198     [468]    _I2Cx_Init_Advanced
0x136C      [36]    _I2C3_Read
0x1390      [24]    _UART2_Tx_Idle
0x13A8      [24]    _UART2_Data_Ready
0x13C0      [24]    _UART2_Read
0x13D8      [24]    _UART3_Read
0x13F0      [24]    _UART4_Read
0x1408      [24]    _UART4_Data_Ready
0x1420      [24]    _UART3_Data_Ready
0x1438      [24]    _UART3_Tx_Idle
0x1450      [28]    _GPIO_Digital_Output
0x146C      [24]    _I2C2_Start
0x1484      [24]    _I2C3_Start
0x149C      [24]    _I2C1_Start
0x14B4      [36]    __temphum10_driver_hal_i2cRead
0x14D8      [24]    _UART1_Data_Ready
0x14F0      [24]    _UART1_Tx_Idle
0x1508      [24]    _UART1_Read
0x1520      [24]    _GPIO_Digital_Input
0x1538      [24]    _UART4_Tx_Idle
0x1550      [40]    _UART2_Init_Advanced
0x1578      [24]    _UART6_Tx_Idle
0x1590      [24]    _UART6_Data_Ready
0x15A8      [24]    _UART6_Read
0x15C0      [40]    _UART1_Init_Advanced
0x15E8      [36]    _I2C2_Write
0x160C      [28]    _I2C1_Init_Advanced
0x1628      [36]    _I2C1_Write
0x164C      [36]    _I2C3_Write
0x1670      [40]    _UART3_Init_Advanced
0x1698      [28]    _UART4_Write
0x16B4      [28]    _UART3_Write
0x16D0      [28]    _UART5_Write
0x16EC      [24]    _UART5_Read
0x1704      [28]    _UART6_Write
0x1720      [28]    _UART1_Write
0x173C      [24]    _UART5_Data_Ready
0x1754      [24]    _UART5_Tx_Idle
0x176C      [28]    _UART2_Write
0x1788      [44]    __temphum10_driver_hal_i2cStart
0x17B4      [12]    easymx_v7_STM32F407VG__setSDA_2
0x17C0      [12]    easymx_v7_STM32F407VG__setSCL_2
0x17CC      [76]    _temphum10_readByte
0x1818      [40]    __temphum10_driver_hal_i2cWrite
0x1840      [40]    _strcpy
0x1868      [12]    easymx_v7_STM32F407VG__setTX_2
0x1874      [16]    __temphum10_driver_hal_gpioMap
0x1884      [12]    easymx_v7_STM32F407VG__setAN_1
0x1890     [440]    easymx_v7_STM32F407VG__gpioInit_1
0x1A48      [40]    __temphum10_driver_hal_i2cMap
0x1A70      [12]    easymx_v7_STM32F407VG__setSCK_1
0x1A7C      [12]    easymx_v7_STM32F407VG__setMISO_1
0x1A88      [12]    easymx_v7_STM32F407VG__setRST_1
0x1A94      [12]    easymx_v7_STM32F407VG__setCS_1
0x1AA0      [56]    easymx_v7_STM32F407VG__log_init1
0x1AD8      [56]    easymx_v7_STM32F407VG__log_init2
0x1B10      [32]    easymx_v7_STM32F407VG__i2cInit_1
0x1B30      [32]    easymx_v7_STM32F407VG__i2cInit_2
0x1B50     [440]    easymx_v7_STM32F407VG__gpioInit_2
0x1D08      [32]    easymx_v7_STM32F407VG__log_write
0x1D28      [56]    easymx_v7_STM32F407VG__log_initUartA
0x1D60      [56]    easymx_v7_STM32F407VG__log_initUartB
0x1D98      [12]    easymx_v7_STM32F407VG__setMOSI_1
0x1DA4      [12]    easymx_v7_STM32F407VG__setSCK_2
0x1DB0      [12]    easymx_v7_STM32F407VG__setMISO_2
0x1DBC      [12]    easymx_v7_STM32F407VG__setRST_2
0x1DC8      [12]    easymx_v7_STM32F407VG__setCS_2
0x1DD4      [12]    easymx_v7_STM32F407VG__setINT_2
0x1DE0      [12]    easymx_v7_STM32F407VG__setRX_2
0x1DEC      [12]    easymx_v7_STM32F407VG__setMOSI_2
0x1DF8      [12]    easymx_v7_STM32F407VG__setPWM_2
0x1E04      [12]    easymx_v7_STM32F407VG__setTX_1
0x1E10      [12]    easymx_v7_STM32F407VG__setSCL_1
0x1E1C      [12]    easymx_v7_STM32F407VG__setRX_1
0x1E28      [12]    easymx_v7_STM32F407VG__setPWM_1
0x1E34      [12]    easymx_v7_STM32F407VG__setINT_1
0x1E40      [12]    easymx_v7_STM32F407VG__setAN_2
0x1E4C      [12]    easymx_v7_STM32F407VG__setSDA_1
0x1E58      [66]    _mikrobus_gpioInit
0x1E9C      [76]    _temphum10_getHumidity
0x1EE8      [24]    _temphum10_repeatMeasurement
0x1F00     [492]    _FloatToStr
0x20F0      [26]    _Delay_1sec
0x210C      [92]    _temphum10_getTemperature
0x2168      [52]    _temphum10_writeByte
0x21A0      [26]    _Delay_100ms
0x21BC      [36]    _temphum10_i2cDriverInit
0x21E0      [24]    _temphum10_setDeviceMode
0x21F8      [46]    _mikrobus_i2cInit
0x2228      [70]    _mikrobus_logInit
0x2270     [112]    _mikrobus_logWrite
0x22E0      [76]    __Lib_System_4XX_SystemClockSetDefault
0x232C      [20]    ___CC2DW
0x2340     [136]    _applicationTask
0x23C8      [72]    _applicationInit
0x2410      [58]    ___FillZeros
0x244C      [64]    _systemInit
0x248C       [8]    ___GenExcept
0x2494      [42]    ___EnableFPU
0x24C0      [36]    __Lib_System_4XX_InitialSetUpFosc
0x24E4      [36]    _main
0x2508     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [21]    ?lstr1_Click_TempHum10_STM
0x20000015       [2]    ?lstr2___Lib_Conversions
0x20000017       [1]    __temphum10_driver__slaveAddress
0x20000018       [4]    _Temperature
0x2000001C       [4]    _Humidity
0x20000020      [16]    ?lstr2_Click_TempHum10_STM
0x20000030      [13]    ?lstr3_Click_TempHum10_STM
0x2000003D      [22]    ?lstr4_Click_TempHum10_STM
0x20000053       [4]    ?lstr1___Lib_Conversions
0x20000057       [4]    ?lstr3___Lib_Conversions
0x2000005C       [4]    __Lib_I2C_123__I2C1_TIMEOUT
0x20000060       [4]    __Lib_I2C_123__I2C2_TIMEOUT
0x20000064       [4]    __Lib_I2C_123__I2C3_TIMEOUT
0x20000068       [4]    __Lib_I2C_123__I2Cx_TIMEOUT
0x2000006C      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000007C      [20]    _demoText
0x20000090       [4]    _logger
0x20000094       [4]    ___System_CLOCK_IN_KHZ
0x20000098       [4]    _I2Cx_Timeout_Ptr
0x2000009C       [4]    _I2C1_Timeout_Ptr
0x200000A0       [4]    _I2C2_Timeout_Ptr
0x200000A4       [4]    _I2C3_Timeout_Ptr
0x200000A8       [4]    _I2C_Start_Ptr
0x200000AC       [4]    _I2C_Read_Ptr
0x200000B0       [4]    _I2C_Write_Ptr
0x200000B4       [4]    __VOLTAGE_RANGE
0x200000B8       [4]    _UART_Wr_Ptr
0x200000BC       [4]    _UART_Rd_Ptr
0x200000C0       [4]    _UART_Rdy_Ptr
0x200000C4       [4]    _UART_Tx_Idle_Ptr
0x200000C8       [4]    __temphum10_driver_fp_i2cStart
0x200000CC       [4]    __temphum10_driver_hal_gpio_csSet
0x200000D0       [4]    __temphum10_driver_fp_i2cWrite
0x200000D4       [4]    __temphum10_driver_fp_i2cRead
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x20EC       [4]    __TEMPHUM10_I2C_CFG
0x2868     [108]    __GPIO_MODULE_I2C1_PB67
0x28D4     [108]    __GPIO_MODULE_USART2_PD56
0x2940     [108]    __GPIO_MODULE_USART3_PD89
0x29AC     [108]    __GPIO_MODULE_USART1_PA9_10
0x2A18      [96]    __MIKROBUS1_GPIO
0x2A78       [4]    ?ICS_Temperature
0x2A7C       [4]    ?ICS_Humidity
0x2A80      [16]    ?ICS?lstr2_Click_TempHum10_STM
0x2A90      [13]    ?ICS?lstr3_Click_TempHum10_STM
0x2A9D      [22]    ?ICS?lstr4_Click_TempHum10_STM
0x2AB3       [4]    ?ICS?lstr1___Lib_Conversions
0x2AB7       [4]    ?ICS?lstr3___Lib_Conversions
0x2ABC       [4]    ?ICS__Lib_I2C_123__I2C1_TIMEOUT
0x2AC0       [4]    ?ICS__Lib_I2C_123__I2C2_TIMEOUT
0x2AC4       [4]    ?ICS__Lib_I2C_123__I2C3_TIMEOUT
0x2AC8       [4]    ?ICS__Lib_I2C_123__I2Cx_TIMEOUT
0x2ACC      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2ADC      [21]    ?ICS?lstr1_Click_TempHum10_STM
0x2AF1       [2]    ?ICS?lstr2___Lib_Conversions
0x2AF4      [12]    __MIKROBUS1_I2C
