module counter_4bit (
    input clk,
    input rst,
    input en,
    output reg [3:0] out
);

    always @(posedge clk) begin
        if (rst) begin
            out <= 4'b0000;
        end else if (en) begin
            out <= out + 1;
        end
    end

endmodule