/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Projeto_final_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LER_A")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LER_B")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Operar")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Switches[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Projeto_final_vlg_vec_tst|Switches";
}

SIGNAL("Projeto_final_vlg_vec_tst|Validar")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D1[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D2[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D3[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|D4[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_A[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|Debug_B[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_16[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|LED_TERMINO")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux33~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|S~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Equal1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i6|aux_G[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[6]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[7]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[8]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[9]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[10]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[11]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[13]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[14]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[15]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[1]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[2]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[3]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[4]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[5]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Validar~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[8]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[9]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[10]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[11]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[12]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[13]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[14]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_A[15]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[8]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[9]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[10]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[11]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[12]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[13]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[14]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Debug_B[15]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D1[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D2[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D3[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|D4[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[8]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[9]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[10]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[11]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[12]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[13]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[14]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_16[15]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LED_TERMINO~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|clk~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[15]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Operar~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Reset~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[13]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux10~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|process_0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[13]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LER_A~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux26~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|LER_B~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[12]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[12]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|aux~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a0|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s0|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|d0|Mux15~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a2|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux21~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[2]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s2|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[1]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a3|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux20~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[3]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s3|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[2]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a1|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux22~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[1]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s1|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a4|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux19~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[4]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s4|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[3]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a5|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux18~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[5]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s5|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[4]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a6|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux17~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[6]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux33~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s6|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[5]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a7|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[7]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux16~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[7]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux32~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s7|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[6]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a8|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[8]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux15~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[8]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux31~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s8|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[7]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a9|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[9]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux14~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[9]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux30~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s9|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[8]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|aux~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s0|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s1|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s2|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s3|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s4|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s5|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s6|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s7|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s8|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s9|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[10]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux13~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[10]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux29~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a11|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[11]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux12~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[11]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux28~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s11|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[10]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a12|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s12|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[11]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a10|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s10|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s10|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s11|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a15|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[15]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux8~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux24~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|aux[4]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[15]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s15|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|d0|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Switches[14]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux9~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[14]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux25~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|a13|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s13|S~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux11~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[12]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux27~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s12|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|S~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|SAIDA~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|SAIDA~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[0]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Mux23~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[0]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i6|G~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i5|F~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i4|E~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i3|D~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i2|C~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i1|B~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i0|A~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i6|G~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i5|F~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i4|E~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i3|D~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i2|C~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i1|B~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i0|A~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i6|G~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i5|F~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i4|E~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i3|D~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i2|C~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i1|B~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i0|A~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i6|G~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i5|F~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i4|E~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i3|D~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i2|C~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i1|B~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i0|A~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LER_A")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LER_B")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Operar")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Switches[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Validar")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D1[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D2[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D3[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|D4[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_A[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|Debug_B[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_16[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|LED_TERMINO")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.001;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 989.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 989.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 989.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.001;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.001;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux33~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|S~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 620.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 390.001;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Equal1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i6|aux_G[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[6]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[7]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[8]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[9]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[10]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[11]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[13]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[14]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[15]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[1]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[2]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[3]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[4]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[5]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Validar~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[8]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[9]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[10]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[11]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[12]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[13]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[14]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_A[15]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[8]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[9]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[10]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[11]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[12]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[13]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[14]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Debug_B[15]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D1[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D2[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D3[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|D4[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[8]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[9]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[10]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[11]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[12]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[13]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[14]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_16[15]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LED_TERMINO~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|clk~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[15]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Operar~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Reset~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 370.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 350.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 630.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 290.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 230.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 230.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 290.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 270.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 290.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 270.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 290.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 270.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 290.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 270.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 970.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 260.001;
		LEVEL 0 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 270.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 249.999;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 90.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 390.001;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 390.001;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 410.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.001;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[13]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux10~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|load~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 970.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 230.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|process_0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[13]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LER_A~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux26~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|LER_B~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[12]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[12]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|aux~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 410.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a0|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 90.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s0|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|d0|Mux15~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a2|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux21~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[2]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s2|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[1]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a3|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux20~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[3]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s3|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[2]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a1|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux22~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[1]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s1|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a4|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux19~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[4]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.001;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s4|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[3]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a5|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux18~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[5]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s5|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[4]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a6|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux17~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[6]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux33~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s6|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[5]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a7|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[7]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux16~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[7]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux32~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s7|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[6]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a8|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[8]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux15~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[8]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux31~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s8|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[7]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a9|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[9]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux14~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[9]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux30~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s9|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[8]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|aux~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s0|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s1|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s2|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s3|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s4|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s5|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s6|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s7|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s8|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s9|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[10]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux13~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[10]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux29~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a11|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[11]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux12~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[11]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux28~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s11|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[10]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a12|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s12|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[11]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a10|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s10|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s10|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s11|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a15|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[15]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux8~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux24~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|aux[4]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[15]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s15|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|d0|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 719.999;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Switches[14]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux9~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[14]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux25~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|a13|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s13|S~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux11~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[12]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux27~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s12|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|S~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|SAIDA~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|SAIDA~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|entrada_MEMO[0]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 19.999;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Mux23~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[0]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i6|G~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i5|F~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i4|E~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i3|D~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i2|C~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i1|B~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i0|A~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i6|G~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i5|F~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i4|E~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i3|D~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i2|C~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i1|B~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i0|A~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i6|G~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i5|F~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i4|E~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i3|D~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i2|C~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i1|B~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i0|A~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 710.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i6|G~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i5|F~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i4|E~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i3|D~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i2|C~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i1|B~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i0|A~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 690.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 690.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 290.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 570.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 590.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 330.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 350.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 270.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 870.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 310.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 670.001;
		LEVEL 1 FOR 329.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 989.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 710.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 989.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 249.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 989.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 730.001;
		LEVEL 1 FOR 269.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.001;
		LEVEL 1 FOR 380.0;
		LEVEL 0 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 390.001;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LER_A";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LER_B";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Operar";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
	CHILDREN = 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Switches[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Validar";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D1[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D2[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D3[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|D4[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_A[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|Debug_B[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_16[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|LED_TERMINO";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux33~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|S~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Equal1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i6|aux_G[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[6]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[7]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[8]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[9]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[10]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[11]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[13]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[14]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[15]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[1]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[2]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[3]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[4]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[5]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Validar~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[8]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[9]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[10]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[11]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[12]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[13]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[14]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_A[15]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[8]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[9]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[10]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[11]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[12]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[13]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[14]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Debug_B[15]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D1[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D2[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D3[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|D4[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[8]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[9]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[10]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[11]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[12]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[13]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[14]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_16[15]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LED_TERMINO~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|clk~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[15]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Operar~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Reset~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|Equal8~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[13]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux10~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|load~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|load~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|load~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|load~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|process_0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[13]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LER_A~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux26~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|LER_B~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[12]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[12]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|aux~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a0|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|salvar_memo~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s0|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|desc[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|d0|Mux15~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a2|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux21~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux17~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[2]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s2|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[1]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a3|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux20~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux16~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[3]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s3|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[2]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a1|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux22~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux18~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[1]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s1|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a4|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux19~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux15~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[4]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s4|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[3]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a5|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux18~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux14~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[5]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s5|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[4]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a6|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux17~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[6]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux33~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s6|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[5]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a7|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[7]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux16~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[7]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux32~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s7|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[6]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a8|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[8]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux15~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[8]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux11~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux31~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s8|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[7]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a9|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[9]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux14~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[9]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux10~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux30~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s9|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[8]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|aux~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s0|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s1|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s2|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s3|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s4|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s5|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s6|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s7|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s8|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s9|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[10]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux13~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[10]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux9~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux29~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a11|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[11]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux12~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[11]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux8~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux28~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s11|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[10]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a12|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s12|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[11]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a10|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s10|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s10|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s11|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a15|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[15]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux8~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux4~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux24~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|aux[4]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[15]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l15|SAIDA~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s15|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|d0|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Switches[14]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux9~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[14]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux25~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a14|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|a13|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s13|S~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux11~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux7~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[12]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux27~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s12|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|s14|S~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|SAIDA~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|SAIDA~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|entrada_MEMO[0]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Mux23~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|Mux19~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Entrada_REG_A[0]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i6|G~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i5|F~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i4|E~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i3|D~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i2|C~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i1|B~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS0|i0|A~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i6|G~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i5|F~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i4|E~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i3|D~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i2|C~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i1|B~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS1|i0|A~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i6|G~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i5|F~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i4|E~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i3|D~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i2|C~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i1|B~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS2|i0|A~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i6|G~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i5|F~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i4|E~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i3|D~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i2|C~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i1|B~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|dS3|i0|A~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1056;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1057;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1058;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1059;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1060;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1061;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1062;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1063;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1064;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1065;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1066;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1067;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1068;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1069;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1070;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i4|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1071;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1072;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1073;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1074;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1075;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1076;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1077;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1078;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1079;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1080;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1081;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1082;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1083;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1084;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1085;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1086;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i5|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1087;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1088;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1089;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1090;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1091;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1092;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1093;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1094;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1095;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1096;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1097;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1098;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1099;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i6|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i7|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_A|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_B|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l1|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l2|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l3|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l4|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l5|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l6|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l7|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l8|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l9|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l10|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l11|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l12|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l13|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l14|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|ULA_REG_R|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_saida_Banco[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|sel_entr_Banco[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|reg_atual[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|operacao[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|end_reg[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_ACESS|constador_instrucoes[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i0|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|Unid_LA|l0|aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_Saida|saida_LED[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i1|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i2|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|B_REG|i3|saida_r[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Projeto_final_vlg_vec_tst|i1|INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1617;
	TREE_LEVEL = 0;
}
;
