vendor_name = ModelSim
source_file = 1, /home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/pratica02/Mux4_1Demo/Mux4_1.vhd
source_file = 1, /home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/pratica02/Mux4_1Demo/Mux4_1.vwf
source_file = 1, /home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/pratica02/Mux4_1Demo/Mux4_1Demo.bdf
source_file = 1, /home/tiagorg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/tiagorg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/tiagorg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/tiagorg/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/pratica02/Mux4_1Demo/db/Mux4_1Demo.cbx.xml
design_name = hard_block
design_name = Mux4_1Demo
instance = comp, \LEDG[0]~output\, LEDG[0]~output, Mux4_1Demo, 1
instance = comp, \SW[3]~input\, SW[3]~input, Mux4_1Demo, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Mux4_1Demo, 1
instance = comp, \SW[0]~input\, SW[0]~input, Mux4_1Demo, 1
instance = comp, \SW[2]~input\, SW[2]~input, Mux4_1Demo, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Mux4_1Demo, 1
instance = comp, \inst|dataOut~0\, inst|dataOut~0, Mux4_1Demo, 1
instance = comp, \SW[1]~input\, SW[1]~input, Mux4_1Demo, 1
instance = comp, \inst|dataOut~1\, inst|dataOut~1, Mux4_1Demo, 1
