Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jul  3 15:00:44 2024
| Host         : DESKTOP-JE2C2J2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AES_CBC_128_design_wrapper_control_sets_placed.rpt
| Design       : AES_CBC_128_design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   232 |
|    Minimum number of control sets                        |   232 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   732 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   232 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |    10 |
| >= 16              |   108 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             378 |          113 |
| No           | No                    | Yes                    |              98 |           29 |
| No           | Yes                   | No                     |            1811 |          561 |
| Yes          | No                    | No                     |           11614 |         3345 |
| Yes          | No                    | Yes                    |             140 |           30 |
| Yes          | Yes                   | No                     |            3075 |          757 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                                                                                                                Enable Signal                                                                                                                                                               |                                                                                                                                                                       Set/Reset Signal                                                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                   |                1 |              3 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                           |                1 |              3 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                         |                1 |              3 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                   | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                               | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                    | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                             | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                        | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                        | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/FSM_onehot_state2[4]_i_2_n_0                                                                                                                                                                                                                                                                         | AES_CBC_128_design_i/AES_CBC_128_0/U0/key_expansion_128/p_0_in                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                            |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                              | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                     | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                                                                                          | AES_CBC_128_design_i/AES_CBC_128_0/U0/key_expansion_128/p_0_in                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/stall_sig_d_reg_inv_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | AES_CBC_128_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/stall                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                                     | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                                     | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              7 |         2.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                          | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_good_strm_dbeat1_out                                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                                               | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                3 |              8 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                               | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              8 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              8 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                           | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                3 |              9 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                3 |              9 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                4 |              9 |         2.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                4 |             10 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                         | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                2 |             11 |         5.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |             11 |         3.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             12 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                                               | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                               | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                6 |             14 |         2.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                    | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                            |                4 |             14 |         3.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                6 |             14 |         2.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                         | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                            |                5 |             14 |         2.80 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                    | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                6 |             15 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                5 |             15 |         3.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                                                       | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                7 |             15 |         2.14 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                       |                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                          | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                             | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                             | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                           | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                             |                7 |             19 |         2.71 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             20 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                                                  | AES_CBC_128_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                           | AES_CBC_128_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                                                  | AES_CBC_128_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                           | AES_CBC_128_design_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                     | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[7]                                                                                                                            |                5 |             21 |         4.20 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                8 |             21 |         2.62 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                7 |             23 |         3.29 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               |                                                                                                                                                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                6 |             24 |         4.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             25 |         2.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                                               | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                                                              | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                      | AES_CBC_128_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                            |               12 |             26 |         2.17 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                4 |             29 |         7.25 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                             |                5 |             29 |         5.80 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                             |                6 |             29 |         4.83 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                             |                5 |             29 |         5.80 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             30 |         3.75 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                9 |             30 |         3.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                            |               10 |             31 |         3.10 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                5 |             31 |         6.20 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    |                                                                                                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                                | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                                   | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                                                            |                5 |             33 |         6.60 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                9 |             33 |         3.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |               13 |             35 |         2.69 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                           | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                                                           |                6 |             36 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                     | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                               |                6 |             38 |         6.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                             |                5 |             39 |         7.80 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                             |                8 |             40 |         5.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                             |                6 |             40 |         6.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                             |                8 |             41 |         5.12 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                             |                6 |             41 |         6.83 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/stall_sig_d_reg_inv_n_0                                                                                                                                                                                                                                                                              | AES_CBC_128_design_i/AES_CBC_128_0/U0/key_expansion_128/p_0_in                                                                                                                                                                                                                                                                                              |                6 |             41 |         6.83 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/stall                                                                                                                                                                                                                                                                                                | AES_CBC_128_design_i/AES_CBC_128_0/U0/key_expansion_128/p_0_in                                                                                                                                                                                                                                                                                              |                6 |             41 |         6.83 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                         | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |               13 |             42 |         3.23 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                        | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                             |                6 |             42 |         7.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                                                                                           |                9 |             43 |         4.78 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                  | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                          |                6 |             43 |         7.17 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                             |                7 |             47 |         6.71 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                             |                6 |             47 |         7.83 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                             |                7 |             48 |         6.86 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                             |                8 |             48 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                             |                8 |             48 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                     | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |               14 |             49 |         3.50 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                                                        |               15 |             52 |         3.47 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                                       | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                                                |                8 |             59 |         7.38 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                          | AES_CBC_128_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                                                                |                8 |             59 |         7.38 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                         | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |               10 |             60 |         6.00 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                                   | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |                9 |             60 |         6.67 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |               23 |             63 |         2.74 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                        |               14 |             64 |         4.57 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                        |               19 |             64 |         3.37 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | AES_CBC_128_design_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               19 |             67 |         3.53 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | AES_CBC_128_design_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |               24 |             67 |         2.79 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                             |               42 |            128 |         3.05 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                             |               18 |            128 |         7.11 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                             |               22 |            128 |         5.82 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/encryption/round10/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                             |               35 |            128 |         3.66 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                             |               35 |            128 |         3.66 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/input_block_sig[127]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                             |               39 |            128 |         3.28 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/input_IV_sig[127]_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                             |               19 |            128 |         6.74 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/input_key_sig[127]_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                             |               23 |            128 |         5.57 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/temp_sig                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                             |               18 |            128 |         7.11 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                      | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                               |               41 |            145 |         3.54 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |               28 |            145 |         5.18 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                    |               44 |            145 |         3.30 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                     | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |               30 |            145 |         4.83 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |               23 |            151 |         6.57 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | AES_CBC_128_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                |               41 |            151 |         3.68 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                             |              114 |            379 |         3.32 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                            | AES_CBC_128_design_i/AES_CBC_128_0/U0/key_expansion_128/p_0_in                                                                                                                                                                                                                                                                                              |              430 |           1418 |         3.30 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/mix_add[127]_i_1__7_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                             |              713 |           2560 |         3.59 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/AES_CBC_128_0/U0/decryption/round10/s00_axis_aresetn_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                             |             1192 |           3328 |         2.79 |
|  AES_CBC_128_design_i/processing_system7_0/inst/FCLK_CLK0 | AES_CBC_128_design_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                             |             1040 |           5539 |         5.33 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


