Info (10281): Verilog HDL Declaration information at SDRAM_WR.v(8): object "wr_data" differs only in case from object "WR_DATA" in the same scope
Info (10281): Verilog HDL Declaration information at SDRAM_WR.v(13): object "wr_end" differs only in case from object "WR_END" in the same scope
Info (10281): Verilog HDL Declaration information at SDRAM_RD.v(8): object "rd_data" differs only in case from object "RD_DATA" in the same scope
Info (10281): Verilog HDL Declaration information at SDRAM_RD.v(13): object "rd_end" differs only in case from object "RD_END" in the same scope
Info (10281): Verilog HDL Declaration information at SDRAM_INIT.v(10): object "init_end" differs only in case from object "INIT_END" in the same scope
Info (10281): Verilog HDL Declaration information at SDRAM_AREF.v(11): object "aref_end" differs only in case from object "AREF_END" in the same scope
Info (10281): Verilog HDL Declaration information at OV5640_REG_CFG.v(16): object "CFG_REG_NUM" differs only in case from object "cfg_reg_num" in the same scope
