(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsle (bvsmod (bvsrem #x10ff8f52  #xa32c5436 ) (bvsub #x76f0e1a8  #xd35834c1 )) (bvmul (bvurem #x2052bb45  #x35a0e385 ) (bvand bv_3 #xd2a05c84 ))))
(assert (bvuge (bvnor (bvsrem #x415a3ca7  bv_2) (bvshl bv_0 bv_2)) (bvadd (bvor #xfb376bfc  #xa969ce24 ) (bvand #x9d09406e  bv_3))))
(assert (xor (bvslt (bvxnor #xed01b289  bv_0) (bvsub bv_3 #x8cf87792 )) (bvule (bvsub #x1fc28ff7  bv_0) (bvnor bv_0 #x2dadcd28 ))))
(assert (or (xor (bvule bv_0 bv_4) (bvule bv_1 #xa4a5c646 )) (=> (bvsgt #xa5010743  #x2ddd505d ) (bvugt bv_0 bv_3))))
(assert (bvsge (bvnand (bvlshr #xb2720acc  #x14d5c0ae ) (bvsrem bv_1 bv_1)) (bvshl (bvshl bv_4 #x72a83655 ) (bvudiv #x55b553ca  bv_4))))
(check-sat)
(exit)
