// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s : public sc_module {
    // Port declarations 74
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<16> > in_elem_data_0_V_read;
    sc_in< sc_lv<16> > in_elem_data_1_V_read;
    sc_in< sc_lv<16> > in_elem_data_2_V_read;
    sc_out< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_15_V_blk_n;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s();

    sc_trace_file* mVcdFile;

    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203;
    shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s* call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< sc_logic > io_acc_block_signal_op148;
    sc_signal< sc_lv<1> > and_ln289_2_reg_951;
    sc_signal< sc_lv<1> > and_ln289_2_reg_951_pp0_iter6_reg;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > kernel_data_V_2_3;
    sc_signal< sc_lv<16> > kernel_data_V_2_4;
    sc_signal< sc_lv<16> > kernel_data_V_2_5;
    sc_signal< sc_lv<16> > kernel_data_V_2_6;
    sc_signal< sc_lv<16> > kernel_data_V_2_7;
    sc_signal< sc_lv<16> > kernel_data_V_2_8;
    sc_signal< sc_lv<16> > kernel_data_V_2_12;
    sc_signal< sc_lv<16> > kernel_data_V_2_13;
    sc_signal< sc_lv<16> > kernel_data_V_2_14;
    sc_signal< sc_lv<16> > kernel_data_V_2_15;
    sc_signal< sc_lv<16> > kernel_data_V_2_16;
    sc_signal< sc_lv<16> > kernel_data_V_2_17;
    sc_signal< sc_lv<16> > kernel_data_V_2_21;
    sc_signal< sc_lv<16> > kernel_data_V_2_22;
    sc_signal< sc_lv<16> > kernel_data_V_2_23;
    sc_signal< sc_lv<16> > kernel_data_V_2_24;
    sc_signal< sc_lv<16> > kernel_data_V_2_25;
    sc_signal< sc_lv<16> > kernel_data_V_2_26;
    sc_signal< sc_lv<32> > sX_3;
    sc_signal< sc_lv<32> > sY_3;
    sc_signal< sc_lv<32> > pY_3;
    sc_signal< sc_lv<32> > pX_3;
    sc_signal< sc_lv<16> > kernel_data_V_2_20_ret_reg_816;
    sc_signal< sc_lv<16> > kernel_data_V_2_19_ret_reg_821;
    sc_signal< sc_lv<16> > kernel_data_V_2_18_ret_reg_826;
    sc_signal< sc_lv<16> > kernel_data_V_2_11_ret_reg_831;
    sc_signal< sc_lv<16> > kernel_data_V_2_10_ret_reg_836;
    sc_signal< sc_lv<16> > kernel_data_V_2_9_ret_reg_841;
    sc_signal< sc_lv<16> > kernel_data_V_2_2_ret_reg_846;
    sc_signal< sc_lv<16> > kernel_data_V_2_1_ret_reg_851;
    sc_signal< sc_lv<16> > kernel_data_V_2_0_ret_reg_856;
    sc_signal< sc_lv<16> > kernel_data_V_2_3_ret_reg_861;
    sc_signal< sc_lv<16> > kernel_data_V_2_4_ret_reg_866;
    sc_signal< sc_lv<16> > kernel_data_V_2_5_ret_reg_871;
    sc_signal< sc_lv<16> > kernel_data_V_2_6_ret_reg_876;
    sc_signal< sc_lv<16> > kernel_data_V_2_7_ret_reg_881;
    sc_signal< sc_lv<16> > kernel_data_V_2_8_ret_reg_886;
    sc_signal< sc_lv<16> > kernel_data_V_2_12_ret_reg_891;
    sc_signal< sc_lv<16> > kernel_data_V_2_13_ret_reg_896;
    sc_signal< sc_lv<16> > kernel_data_V_2_14_ret_reg_901;
    sc_signal< sc_lv<16> > kernel_data_V_2_15_ret_reg_906;
    sc_signal< sc_lv<16> > kernel_data_V_2_16_ret_reg_911;
    sc_signal< sc_lv<16> > kernel_data_V_2_17_ret_reg_916;
    sc_signal< sc_lv<16> > kernel_data_V_2_21_ret_reg_921;
    sc_signal< sc_lv<16> > kernel_data_V_2_22_ret_reg_926;
    sc_signal< sc_lv<16> > kernel_data_V_2_23_ret_reg_931;
    sc_signal< sc_lv<16> > kernel_data_V_2_24_ret_reg_936;
    sc_signal< sc_lv<16> > kernel_data_V_2_25_ret_reg_941;
    sc_signal< sc_lv<16> > kernel_data_V_2_26_ret_reg_946;
    sc_signal< sc_lv<1> > and_ln289_2_fu_652_p2;
    sc_signal< sc_lv<1> > and_ln289_2_reg_951_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln289_2_reg_951_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln289_2_reg_951_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln289_2_reg_951_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln313_fu_658_p2;
    sc_signal< sc_lv<1> > icmp_ln313_reg_955;
    sc_signal< sc_lv<1> > icmp_ln317_fu_708_p2;
    sc_signal< sc_lv<1> > icmp_ln317_reg_959;
    sc_signal< sc_lv<32> > select_ln323_fu_732_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_963;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_968;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_973;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_978;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_983;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_988;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_993;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_998;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1003;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_1008;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_1013;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_1018;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_1023;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_1028;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_1033;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_1038;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_1043;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_return_15;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp90;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_start;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_done;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_idle;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_return_26;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call37;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call37;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call37;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call37;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call37;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call37;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call37;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call37;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp30;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_phi_fu_196_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_reg_192;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_reg_192;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_reg_192;
    sc_signal< sc_lv<32> > select_ln328_fu_682_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_3_load;
    sc_signal< sc_lv<32> > add_ln321_fu_714_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_664_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<31> > tmp_fu_604_p4;
    sc_signal< sc_lv<31> > tmp_748_fu_624_p4;
    sc_signal< sc_lv<1> > icmp_ln289_fu_584_p2;
    sc_signal< sc_lv<1> > icmp_ln289_1_fu_594_p2;
    sc_signal< sc_lv<1> > icmp_ln289_7_fu_614_p2;
    sc_signal< sc_lv<1> > icmp_ln289_8_fu_634_p2;
    sc_signal< sc_lv<1> > and_ln289_1_fu_646_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_640_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_676_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_726_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to6;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_627;
    sc_signal< bool > ap_condition_679;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln321_fu_714_p2();
    void thread_add_ln323_fu_726_p2();
    void thread_add_ln326_fu_664_p2();
    void thread_add_ln328_fu_676_p2();
    void thread_and_ln289_1_fu_646_p2();
    void thread_and_ln289_2_fu_652_p2();
    void thread_and_ln289_fu_640_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp30();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp90();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call37();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call0();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call37();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call0();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call37();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call0();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call37();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call0();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call37();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call0();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call37();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call0();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call37();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call0();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call37();
    void thread_ap_condition_627();
    void thread_ap_condition_679();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to6();
    void thread_ap_phi_mux_storemerge_phi_fu_196_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_reg_192();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_sig_allocacmp_sY_3_load();
    void thread_call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_ce();
    void thread_call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234_ap_start();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_ce();
    void thread_icmp_ln289_1_fu_594_p2();
    void thread_icmp_ln289_7_fu_614_p2();
    void thread_icmp_ln289_8_fu_634_p2();
    void thread_icmp_ln289_fu_584_p2();
    void thread_icmp_ln313_fu_658_p2();
    void thread_icmp_ln317_fu_708_p2();
    void thread_io_acc_block_signal_op148();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_select_ln323_fu_732_p3();
    void thread_select_ln328_fu_682_p3();
    void thread_tmp_748_fu_624_p4();
    void thread_tmp_fu_604_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
