// Seed: 3811178041
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout tri0 id_2;
  inout wire id_1;
  assign id_3 = -1 - id_2;
  assign id_2 = 1;
  assign id_2 = -1'h0;
  wire id_4;
  wire id_5;
  ;
  logic id_6;
  ;
  assign id_6 = 1'd0 && -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  parameter id_6 = 1;
  assign id_3[!-1] = id_1;
endmodule
