// Seed: 1159227875
module module_0 (
    input tri1 id_0
    , id_3,
    input tri1 id_1
);
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input uwire id_2,
    input tri0 id_3
    , id_7,
    output wire id_4,
    output tri0 id_5
);
  always_latch @(posedge id_7) begin : LABEL_0
    deassign id_1;
  end
  initial begin : LABEL_0
    id_1 <= 1;
  end
  wire id_8;
  logic [7:0] id_9;
  wor id_10;
  supply0 id_11 = id_2;
  assign id_11 = id_10;
  wire id_12;
  assign id_9[1] = id_8;
  module_0 modCall_1 (
      id_10,
      id_3
  );
  wire id_13;
  assign id_10 = 1;
endmodule
