#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 13:56:21 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Fri Apr 25 16:52:47 2014
# Process ID: 9229
# Log file: /home/sanjayr/projects/KC705/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IP_GEN/vivado.log
# Journal file: /home/sanjayr/projects/KC705/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IP_GEN/vivado.jou
#-----------------------------------------------------------
start_gui
source vivado_project.tcl
# set DEVICE_TYPE xc7k325tffg900-2
# set TOP_module pcie_axi_stream_to_axi_lite_bridge
# create_project pcie_axi_stream_to_axi_lite_bridge pcie_axi_stream_to_axi_lite_bridge -part $DEVICE_TYPE 
# import_files -force -norecurse {
# ../src/PIO.v
# ../src/PIO_EP.v
# ../src/PIO_RX_ENGINE.v
# ../src/PIO_TO_CTRL.v
# ../src/PIO_TX_ENGINE.v
# ../src/pcie_app_7x.v
# ../src/axi_lite_master_if.v
# ../src/axiLite_debug.v
# ../src/pcie_axi_stream_to_axi_lite_bridge.v
# ../src/pcie_gen2x8_axi_lite_bridge.v
# ../src/pcie_gen2x8_axi_lite_bridge_example_top.v
# ../IP/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core.xci
# ../IP/blk_mem_gen_axi_if/blk_mem_gen_axi_if.xci
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/applications/Xilinx/Vivado/2014.1/data/ip'.
# set_property top $TOP_module [get_filesets sources_1]
# set ROOT_DIR [pwd]
# ipx::package_project -root_dir $ROOT_DIR
INFO: [IP_Flow 19-2418] Expression "((C_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "M_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis_tx" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axis_rx" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "M_AXI_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::add_file_group -type {example} {} [ipx::current_core]
# ipx::add_file {pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/ip/blk_mem_gen_axi_if/blk_mem_gen_axi_if.xci} [ipx::get_file_group xilinx_examples [ipx::current_core]]
# set_property type {{xci}} [ipx::get_file pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/ip/blk_mem_gen_axi_if/blk_mem_gen_axi_if.xci [ipx::get_file_group xilinx_examples [ipx::current_core]]]
# ipx::add_file {pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core.xci} [ipx::get_file_group xilinx_examples [ipx::current_core]]
# set_property type {{xci}} [ipx::get_file pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core.xci [ipx::get_file_group xilinx_examples [ipx::current_core]]]
# ipx::add_file {pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_gen2x8_axi_lite_bridge_example_top.v} [ipx::get_file_group xilinx_examples [ipx::current_core]]
# set_property type {{verilogSource}} [ipx::get_file pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_gen2x8_axi_lite_bridge_example_top.v [ipx::get_file_group xilinx_examples [ipx::current_core]]]
# ipx::add_file {pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_gen2x8_axi_lite_bridge.v} [ipx::get_file_group xilinx_examples [ipx::current_core]]
# set_property type {{verilogSource}} [ipx::get_file pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_gen2x8_axi_lite_bridge.v [ipx::get_file_group xilinx_examples [ipx::current_core]]]
# set_property vendor {sanjayr} [ipx::current_core]
# set_property vendor_display_name {sanjayr} [ipx::current_core]
# set_property supported_families {{kintex7} {Pre-Production} {kintex7l} {Pre-Production} {qkintex7} {Pre-Production} {qkintex7l} {Pre-Production} {artix7} {Pre-Production} {artix7l} {Pre-Production} {aartix7} {Pre-Production} {qartix7} {Pre-Production} {zynq} {Pre-Production} {qzynq} {Pre-Production} {azynq} {Pre-Production}} [ipx::current_core]
# set_property company_url {www.xilinx.com} [ipx::current_core]
# set_property value_validation_list {{128} {64} {32}} [ipx::get_user_parameter C_DATA_WIDTH [ipx::current_core]]
# ipx::add_bus_interface {AXI_CLK} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface AXI_CLK [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface AXI_CLK [ipx::current_core]]
# set_property display_name {AXI_CLK} [ipx::get_bus_interface AXI_CLK [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface AXI_CLK [ipx::current_core]]
# set_property physical_name {user_clk} [ipx::get_port_map CLK [ipx::get_bus_interface AXI_CLK [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interface AXI_CLK [ipx::current_core]]
# set_property value {M_AXI:m_axis_tx:s_axis_rx} [ipx::get_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interface AXI_CLK [ipx::current_core]]]
# set_property order {10000} [ipx::get_user_parameter AXI_BAR_0_ADDR [ipx::current_core]]
# set_property order {10100} [ipx::get_user_parameter AXI_BAR_0_MASK [ipx::current_core]]
# set_property order {10200} [ipx::get_user_parameter AXI_BAR_1_ADDR [ipx::current_core]]
# set_property order {10300} [ipx::get_user_parameter AXI_BAR_1_MASK [ipx::current_core]]
# set_property order {10400} [ipx::get_user_parameter AXI_BAR_2_ADDR [ipx::current_core]]
# set_property order {10500} [ipx::get_user_parameter AXI_BAR_2_MASK [ipx::current_core]]
# set_property order {10600} [ipx::get_user_parameter AXI_BAR_3_ADDR [ipx::current_core]]
# set_property order {10700} [ipx::get_user_parameter AXI_BAR_3_MASK [ipx::current_core]]
# set_property order {10800} [ipx::get_user_parameter C_DATA_WIDTH [ipx::current_core]]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::save_core [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::archive_core {./pcie_axi_stream_to_axi_lite_bridge.zip} [ipx::current_core]
set_property vendor {sanjay} [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 16:53:13 2014...
