

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      3 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
503228a84c5acce04febe5a767a6866d  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_MN2SgK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jdMFzz"
Running: cat _ptx_jdMFzz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_UYntSo
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_UYntSo --output-file  /dev/null 2> _ptx_jdMFzzinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jdMFzz _ptx2_UYntSo _ptx_jdMFzzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 8033599
gpu_sim_insn = 415466464
gpu_ipc =      51.7161
gpu_tot_sim_cycle = 8255749
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =      50.3245
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 1579
gpu_stall_icnt2sh    = 285611
partiton_reqs_in_parallel = 176737599
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =      21.4078
partiton_reqs_in_parallel_util = 176737599
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 8033599
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =       5.3853 GB/Sec
L2_BW_total  =       5.2404 GB/Sec
gpu_total_sim_rate=48677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8687
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8687
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
9441, 11936, 11937, 11923, 11938, 11930, 11938, 9574, 9470, 11948, 11949, 11935, 11952, 11934, 11966, 9580, 9487, 11952, 11963, 11801, 11819, 11792, 11821, 9490, 9562, 11939, 11961, 11774, 11821, 11776, 11826, 9478, 9561, 11927, 11958, 11771, 11808, 11772, 11804, 9470, 9289, 11585, 11611, 11577, 11612, 11566, 11615, 9271, 9257, 11566, 11589, 11562, 11590, 11579, 11609, 9279, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 314558
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:624110	W0_Idle:167109310	W0_Scoreboard:269403951	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 194 
maxdqlatency = 0 
maxmflatency = 195377 
averagemflatency = 28681 
max_icnt2mem_latency = 195109 
max_icnt2sh_latency = 8255748 
mrq_lat_table:98300 	7777 	6754 	22006 	36430 	24882 	7456 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130252 	100063 	25 	0 	5105 	8707 	14425 	38734 	75458 	73171 	10140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	138239 	22032 	3125 	107 	66939 	262 	0 	0 	320 	4802 	8695 	14453 	39002 	75275 	73132 	10061 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123672 	199820 	22966 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	5376 	10032 	36610 	57550 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	232 	296 	22 	17 	20 	86 	126 	358 	780 	800 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        67        70        69        70        69        70        69        69        69        70        68        69 
dram[1]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        68        68        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        68        69        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        68        70 
dram[5]:        69        70        69        70        69        69        69        70        69        70        69        70        69        69        67        68 
dram[6]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        67        68 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        68        70        69        70        69        70        69        70        69        70        69        68 
dram[10]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        68        70 
maximum service time to same row:
dram[0]:    568389    524088    518803    514093    544686    544683    522261    522048    578979    578977    435033    435034    541840    541842    756079    756055 
dram[1]:    568410    395218    514095    514087    544678    521566    522439    417816    578966    505027    584388    584385    541842    541841    800728    800726 
dram[2]:    568372    395220    539667    539668    544631    544458    522282    518706    505105    505110    584386    584388    541842    541841    800727    800728 
dram[3]:    531785    395453    539716    514093    544671    544675    519201    518709    505124    505133    584385    435036    541842    541840    755929    755935 
dram[4]:    560495    568355    514090    514087    544694    544693    519209    521845    505144    579061    432432    584386    541842    553168    755925    755934 
dram[5]:    568298    534425    514399    514392    544692    544695    522374    521715    579062    579061    579177    432431    547052    547050    755939    755946 
dram[6]:    568363    524015    516212    514402    544695    544575    519335    459165    579063    579065    454137    579179    547051    547048    474282    473644 
dram[7]:    568304    395437    514391    514393    544699    544691    519339    459127    579060    505189    579180    579178    547050    547053    485099    472801 
dram[8]:    529288    395443    539722    514392    544669    544603    522602    518709    505270    505270    579179    435036    547051    547051    472698    472285 
dram[9]:    555340    555342    514392    514392    544676    544675    522378    459130    505277    505254    435036    435037    547053    552761    511219    471432 
dram[10]:    568371    568406    514178    514177    544690    521566    522606    459165    584137    584189    577043    435039    553299    552746    470647    756055 
average row accesses per activate:
dram[0]: 15.915493 14.602564 14.584415 14.275000 11.323233 12.053191 14.784810 14.873418 16.082191 16.430555 12.844444 12.166667 16.619719 14.277108 12.239583 12.880435 
dram[1]: 16.632353 14.844156 15.465754 16.823530 13.925926 13.127907 16.041096 15.220779 16.956522 15.746667 13.511628 12.612904 16.013514 15.025316 12.421053 12.923077 
dram[2]: 15.479452 16.838236 16.865671 14.615385 13.345238 12.633333 15.533334 16.319445 15.729730 15.733334 15.000000 13.616279 16.857143 17.558823 13.964286 13.247191 
dram[3]: 14.881579 15.616438 15.424658 14.615385 12.150537 13.068966 16.277779 18.107693 15.945206 16.549295 14.048193 12.634409 16.885714 17.231884 13.870588 13.917647 
dram[4]: 15.763889 17.014925 14.623377 14.150000 13.500000 12.106383 15.263158 17.567163 15.368421 14.378049 13.647058 13.250000 15.115385 16.260275 13.420455 13.166667 
dram[5]: 17.196970 14.049383 14.012500 15.160000 12.588889 12.472528 15.453333 15.864865 14.924050 15.037974 13.465117 12.221052 15.376623 14.301205 12.634409 12.343750 
dram[6]: 16.761194 14.792208 16.128571 15.253333 12.588889 12.538462 15.342105 16.492958 16.985508 16.402779 13.147727 12.197917 15.773334 14.426829 12.400000 13.166667 
dram[7]: 16.114286 14.430380 16.114286 17.089552 13.011495 12.820225 16.394365 16.277779 16.180555 15.128205 13.227273 12.548388 16.347221 15.294871 14.204820 12.400000 
dram[8]: 15.915493 16.042253 17.968254 14.831169 13.376471 12.434783 16.942028 17.294117 16.138889 15.038462 14.382716 13.306818 16.647888 15.671053 13.066667 13.666667 
dram[9]: 15.680555 15.616438 14.802631 15.160000 12.380435 12.322580 16.464788 18.123077 15.573334 15.337663 13.635294 12.955556 16.661972 16.500000 13.894117 12.956044 
dram[10]: 17.492308 15.589041 14.545455 14.000000 13.186047 11.058252 15.904110 17.863636 16.123287 15.428572 13.102273 12.340425 15.878378 15.243589 13.340909 12.989011 
average row locality = 204109/14006 = 14.572968
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       569       579       563       582       561       573       608       615       614       623       608       620       620       625       615       625 
dram[1]:       571       583       569       584       568       569       611       612       610       621       613       624       625       627       620       616 
dram[2]:       570       585       570       580       561       577       605       615       604       620       621       622       620       634       613       619 
dram[3]:       571       580       566       580       570       577       612       617       604       615       617       626       622       629       619       623 
dram[4]:       575       580       566       572       574       578       600       617       608       619       611       617       619       627       620       624 
dram[5]:       575       578       561       577       573       575       599       614       619       628       610       613       624       627       614       624 
dram[6]:       563       579       569       584       573       581       606       611       612       621       609       623       623       623       617       624 
dram[7]:       568       580       568       585       572       581       604       612       605       620       616       619       617       633       618       617 
dram[8]:       570       579       572       582       577       584       609       616       602       613       617       623       622       631       615       628 
dram[9]:       569       580       565       577       579       586       609       618       608       621       611       618       623       628       620       618 
dram[10]:       577       578       560       574       574       579       601       619       617       628       605       612       615       629       613       622 
total reads: 105791
bank skew: 634/560 = 1.13
chip skew: 9640/9600 = 1.00
average mf latency per bank:
dram[0]:      73408     73618     78061     77254     63583     62288     64531     64240     59363     58547     59078     58533     60675     60695     57362     56824
dram[1]:      74039     73464     79151     78760     62716     62494     63546     63795     58857     58477     58936     57888     61258     61927     56842     56516
dram[2]:      75697     75621     78551     77859     62427     61147     64233     63778     58867     58036     56790     56110     63353     62946     57421     57389
dram[3]:      76443     75485     78577     77483     62496     61679     63343     63014     60060     59435     56206     55960     63307     63245     56768     56179
dram[4]:      75513     74577     75640     74366     61992     62059     63608     63120     59455     58542     56632     56880     63127     62614     57206     57073
dram[5]:      75409     76112     75233     74415     63391     63010     63014     62011     58487     57716     57770     57290     62277     62285     56587     56466
dram[6]:      76929     76453     75518     75304     63338     62216     62983     62646     59659     59457     56699     55663     61881     62413     58336     58167
dram[7]:      77481     76745     77489     76519     62752     61995     62091     61898     61056     60562     55833     55047     62668     62447     58662     58578
dram[8]:      76920     76391     77966     77008     62199     61203     62003     61046     60411     59149     56638     56780     62687     62409     57846     57219
dram[9]:      75844     75054     77553     76233     61429     60713     62014     61905     59603     58715     57897     57749     61728     61395     57226     57210
dram[10]:      73296     73143     76540     76242     62677     63071     63568     62973     59515     58943     58988     58276     60878     60034     57995     57837
maximum mf latency per bank:
dram[0]:     195348    195358    195372    195366    195348    195355    187534    187533    141026    140874    173017    173000    165218    165203    164290    164284
dram[1]:     195348    195349    195358    195362    195346    195348    187534    187537    140890    140865    172998    173004    165200    165218    164231    164202
dram[2]:     195357    195352    195370    195368    195348    195350    187533    187533    140864    140855    173012    154789    165218    165202    164207    164197
dram[3]:     195348    195353    195371    195377    195344    195346    187535    187533    140877    140877    154788    154775    165199    165203    164188    164179
dram[4]:     195354    195350    195364    195368    195346    195346    187540    187538    140848    140869    154769    154773    165211    148463    164166    164171
dram[5]:     195355    195353    195370    195365    195356    195360    182324    182324    140849    140655    154783    146083    170427    170412    164156    164197
dram[6]:     195352    195352    195363    195364    195347    195357    182324    182324    140982    141026    159997    159982    170409    170427    164204    164074
dram[7]:     195352    195356    195367    195367    195353    195350    182320    182328    141021    141043    159979    159998    170427    170410    164229    164244
dram[8]:     195348    195352    195364    195365    195350    195352    182324    182324    141019    141049    159997    159983    170408    170412    164215    164222
dram[9]:     195347    195354    195360    195358    195354    195351    184919    184926    140996    141036    173017    173004    170420    148455    164204    164203
dram[10]:     195348    195356    195364    195356    195348    195351    187537    187529    141060    141009    173000    173018    148457    148459    164194    164302
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859276 n_act=1331 n_pre=1315 n_req=18537 n_rd=35748 n_write=19545 bw_util=0.007413
n_activity=194134 dram_eff=0.5696
bk0: 2244a 14901938i bk1: 2240a 14899276i bk2: 2240a 14902259i bk3: 2240a 14899608i bk4: 2240a 14901574i bk5: 2240a 14899039i bk6: 2240a 14901026i bk7: 2240a 14898633i bk8: 2240a 14900823i bk9: 2240a 14898573i bk10: 2192a 14901078i bk11: 2192a 14898123i bk12: 2240a 14901434i bk13: 2240a 14898310i bk14: 2240a 14900438i bk15: 2240a 14898221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.034154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859347 n_act=1265 n_pre=1249 n_req=18561 n_rd=35752 n_write=19602 bw_util=0.007421
n_activity=194236 dram_eff=0.57
bk0: 2240a 14901945i bk1: 2240a 14899312i bk2: 2240a 14902185i bk3: 2240a 14899567i bk4: 2240a 14901926i bk5: 2240a 14899403i bk6: 2240a 14901515i bk7: 2240a 14898751i bk8: 2240a 14901345i bk9: 2240a 14898709i bk10: 2196a 14900958i bk11: 2196a 14898471i bk12: 2240a 14901147i bk13: 2240a 14898099i bk14: 2240a 14900430i bk15: 2240a 14898311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.033155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859455 n_act=1231 n_pre=1215 n_req=18554 n_rd=35752 n_write=19562 bw_util=0.007416
n_activity=193251 dram_eff=0.5725
bk0: 2240a 14901726i bk1: 2240a 14899580i bk2: 2240a 14901998i bk3: 2240a 14899477i bk4: 2240a 14902080i bk5: 2240a 14898947i bk6: 2240a 14901384i bk7: 2240a 14898857i bk8: 2240a 14901373i bk9: 2240a 14898320i bk10: 2196a 14901522i bk11: 2196a 14898776i bk12: 2240a 14901226i bk13: 2240a 14898557i bk14: 2240a 14901064i bk15: 2240a 14898063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0327341
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859413 n_act=1246 n_pre=1230 n_req=18566 n_rd=35752 n_write=19574 bw_util=0.007418
n_activity=193222 dram_eff=0.5727
bk0: 2240a 14901939i bk1: 2240a 14899552i bk2: 2240a 14902184i bk3: 2240a 14899078i bk4: 2240a 14901751i bk5: 2240a 14899138i bk6: 2240a 14901479i bk7: 2240a 14899274i bk8: 2240a 14901366i bk9: 2240a 14898872i bk10: 2196a 14901095i bk11: 2196a 14898322i bk12: 2240a 14900915i bk13: 2240a 14898532i bk14: 2240a 14900734i bk15: 2240a 14898075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0332122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859362 n_act=1277 n_pre=1261 n_req=18547 n_rd=35760 n_write=19555 bw_util=0.007416
n_activity=193829 dram_eff=0.5708
bk0: 2240a 14901677i bk1: 2240a 14899302i bk2: 2240a 14901930i bk3: 2240a 14899346i bk4: 2240a 14901824i bk5: 2240a 14899025i bk6: 2240a 14901690i bk7: 2240a 14899061i bk8: 2240a 14901308i bk9: 2240a 14898242i bk10: 2196a 14901367i bk11: 2196a 14898760i bk12: 2240a 14900954i bk13: 2240a 14898524i bk14: 2244a 14900588i bk15: 2244a 14897983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0332249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859244 n_act=1320 n_pre=1304 n_req=18549 n_rd=35752 n_write=19595 bw_util=0.007421
n_activity=194663 dram_eff=0.5686
bk0: 2240a 14902068i bk1: 2240a 14899108i bk2: 2240a 14902035i bk3: 2240a 14899679i bk4: 2240a 14901751i bk5: 2240a 14899113i bk6: 2240a 14901506i bk7: 2240a 14898970i bk8: 2240a 14900838i bk9: 2240a 14898423i bk10: 2192a 14901467i bk11: 2192a 14898723i bk12: 2240a 14901205i bk13: 2240a 14898298i bk14: 2244a 14900529i bk15: 2244a 14897654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0342191
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859306 n_act=1284 n_pre=1268 n_req=18556 n_rd=35752 n_write=19605 bw_util=0.007422
n_activity=194802 dram_eff=0.5683
bk0: 2240a 14902259i bk1: 2240a 14899753i bk2: 2240a 14902119i bk3: 2240a 14899433i bk4: 2240a 14901539i bk5: 2240a 14899085i bk6: 2240a 14901374i bk7: 2240a 14898970i bk8: 2240a 14901426i bk9: 2240a 14899072i bk10: 2192a 14901282i bk11: 2192a 14898638i bk12: 2240a 14900939i bk13: 2240a 14898068i bk14: 2244a 14900363i bk15: 2244a 14898063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0336456
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859334 n_act=1264 n_pre=1248 n_req=18553 n_rd=35752 n_write=19617 bw_util=0.007424
n_activity=193182 dram_eff=0.5732
bk0: 2240a 14901984i bk1: 2240a 14899337i bk2: 2240a 14902071i bk3: 2240a 14899470i bk4: 2240a 14901473i bk5: 2240a 14899050i bk6: 2240a 14901371i bk7: 2240a 14899180i bk8: 2240a 14901371i bk9: 2240a 14898708i bk10: 2192a 14901169i bk11: 2192a 14898759i bk12: 2240a 14901045i bk13: 2240a 14898121i bk14: 2244a 14900577i bk15: 2244a 14898072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0337049
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859375 n_act=1239 n_pre=1223 n_req=18578 n_rd=35752 n_write=19626 bw_util=0.007425
n_activity=192266 dram_eff=0.5761
bk0: 2240a 14901984i bk1: 2240a 14899707i bk2: 2240a 14902000i bk3: 2240a 14899489i bk4: 2240a 14901700i bk5: 2240a 14898824i bk6: 2240a 14901480i bk7: 2240a 14898783i bk8: 2240a 14901297i bk9: 2240a 14898440i bk10: 2192a 14901512i bk11: 2192a 14898606i bk12: 2240a 14901109i bk13: 2240a 14897939i bk14: 2244a 14900372i bk15: 2244a 14897764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0336403
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859346 n_act=1263 n_pre=1247 n_req=18568 n_rd=35752 n_write=19607 bw_util=0.007422
n_activity=194222 dram_eff=0.5701
bk0: 2240a 14902234i bk1: 2240a 14899489i bk2: 2240a 14901774i bk3: 2240a 14899063i bk4: 2240a 14901494i bk5: 2240a 14898627i bk6: 2240a 14901220i bk7: 2240a 14898711i bk8: 2240a 14901149i bk9: 2240a 14898682i bk10: 2192a 14901248i bk11: 2192a 14898785i bk12: 2240a 14900928i bk13: 2240a 14898253i bk14: 2244a 14900680i bk15: 2244a 14898118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0327553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14917215 n_nop=14859395 n_act=1287 n_pre=1271 n_req=18540 n_rd=35748 n_write=19514 bw_util=0.007409
n_activity=194657 dram_eff=0.5678
bk0: 2240a 14902186i bk1: 2240a 14899298i bk2: 2240a 14902403i bk3: 2240a 14899752i bk4: 2240a 14901690i bk5: 2240a 14898849i bk6: 2240a 14901371i bk7: 2240a 14899009i bk8: 2240a 14901208i bk9: 2240a 14898354i bk10: 2192a 14901236i bk11: 2192a 14898549i bk12: 2240a 14901313i bk13: 2240a 14898160i bk14: 2244a 14900441i bk15: 2240a 14897861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0333497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12706, Reservation_fails = 0
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 12975, Reservation_fails = 4
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12727, Reservation_fails = 2
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12962, Reservation_fails = 2
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12713, Reservation_fails = 1
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12988, Reservation_fails = 1
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12734, Reservation_fails = 0
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12975, Reservation_fails = 4
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 12744, Reservation_fails = 4
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 12998, Reservation_fails = 1
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12760, Reservation_fails = 3
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12965, Reservation_fails = 1
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12712, Reservation_fails = 3
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12981, Reservation_fails = 4
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12733, Reservation_fails = 5
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12949, Reservation_fails = 1
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12730, Reservation_fails = 2
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12947, Reservation_fails = 1
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12753, Reservation_fails = 4
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 12978, Reservation_fails = 2
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 12734, Reservation_fails = 0
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 12953, Reservation_fails = 2
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 282717
L2_total_cache_reservation_fails = 47
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 211691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.5365
	minimum = 6
	maximum = 156
Network latency average = 10.7174
	minimum = 6
	maximum = 156
Slowest packet = 886947
Flit latency average = 10.1513
	minimum = 6
	maximum = 156
Slowest flit = 1889525
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00113634
	minimum = 0.000986544 (at node 6)
	maximum = 0.00130259 (at node 41)
Accepted packet rate average = 0.00113634
	minimum = 0.000986544 (at node 6)
	maximum = 0.00130259 (at node 41)
Injected flit rate average = 0.00242172
	minimum = 0.00147076 (at node 8)
	maximum = 0.00362478 (at node 37)
Accepted flit rate average= 0.00242172
	minimum = 0.00189909 (at node 34)
	maximum = 0.00284922 (at node 23)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5365 (1 samples)
	minimum = 6 (1 samples)
	maximum = 156 (1 samples)
Network latency average = 10.7174 (1 samples)
	minimum = 6 (1 samples)
	maximum = 156 (1 samples)
Flit latency average = 10.1513 (1 samples)
	minimum = 6 (1 samples)
	maximum = 156 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00113634 (1 samples)
	minimum = 0.000986544 (1 samples)
	maximum = 0.00130259 (1 samples)
Accepted packet rate average = 0.00113634 (1 samples)
	minimum = 0.000986544 (1 samples)
	maximum = 0.00130259 (1 samples)
Injected flit rate average = 0.00242172 (1 samples)
	minimum = 0.00147076 (1 samples)
	maximum = 0.00362478 (1 samples)
Accepted flit rate average = 0.00242172 (1 samples)
	minimum = 0.00189909 (1 samples)
	maximum = 0.00284922 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 15 sec (8535 sec)
gpgpu_simulation_rate = 48677 (inst/sec)
gpgpu_simulation_rate = 967 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278259
gpu_sim_insn = 415466464
gpu_ipc =    1493.0927
gpu_tot_sim_cycle = 8756158
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =      94.8970
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 6436
gpu_stall_icnt2sh    = 532017
partiton_reqs_in_parallel = 6116841
partiton_reqs_in_parallel_total    = 176737599
partiton_level_parallism =      21.9825
partiton_level_parallism_total  =      20.8830
partiton_reqs_in_parallel_util = 6116841
partiton_reqs_in_parallel_util_total    = 176737599
gpu_sim_cycle_parition_util = 278259
gpu_tot_sim_cycle_parition_util    = 8033599
partiton_level_parallism_util =      21.9825
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.3365 GB/Sec
L2_BW_total  =       9.8773 GB/Sec
gpu_total_sim_rate=80649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8687
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8687
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
18932, 23890, 23933, 23871, 23934, 23875, 23931, 19163, 18962, 23911, 23952, 23738, 23806, 23756, 23813, 19083, 18982, 23918, 23961, 23604, 23669, 23593, 23668, 18995, 19051, 23890, 23954, 23548, 23671, 23559, 23671, 18965, 19111, 23866, 23931, 23545, 23631, 23544, 23613, 18961, 18845, 23524, 23593, 23351, 23449, 23345, 23443, 18767, 18810, 23495, 23575, 23327, 23419, 23355, 23449, 18761, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 658721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 651900
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1935
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1145761	W0_Idle:167421087	W0_Scoreboard:271381498	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 635 
maxdqlatency = 0 
maxmflatency = 195377 
averagemflatency = 14440 
max_icnt2mem_latency = 195109 
max_icnt2sh_latency = 8756157 
mrq_lat_table:232044 	16649 	15269 	40097 	53044 	32629 	9493 	1125 	688 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	500844 	184524 	996 	0 	5105 	8707 	14425 	38734 	75458 	73171 	10140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	490758 	120450 	6822 	684 	67596 	418 	0 	0 	320 	4802 	8695 	14453 	39002 	75275 	73132 	10061 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	260821 	351172 	77673 	3288 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	5376 	10032 	36610 	57550 	109568 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	776 	300 	22 	17 	21 	86 	126 	358 	780 	800 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        67        70        69        70        69        70        69        69        69        70        69        70 
dram[1]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        68        68        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        68        69        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        69        69        70        69        70        69        70        69        69        69        70 
dram[6]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        68        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    568389    524088    518803    514093    544686    544683    522261    522048    578979    578977    435033    435034    541840    541842    756079    756055 
dram[1]:    568410    395218    514095    514087    544678    521566    522439    417816    578966    505027    584388    584385    541842    541841    800728    800726 
dram[2]:    568372    395220    539667    539668    544631    544458    522282    518706    505105    505110    584386    584388    541842    541841    800727    800728 
dram[3]:    531785    395453    539716    514093    544671    544675    519201    518709    505124    505133    584385    435036    541842    541840    755929    755935 
dram[4]:    560495    568355    514090    514087    544694    544693    519209    521845    505144    579061    432432    584386    541842    553168    755925    755934 
dram[5]:    568298    534425    514399    514392    544692    544695    522374    521715    579062    579061    579177    432431    547052    547050    755939    755946 
dram[6]:    568363    524015    516212    514402    544695    544575    519335    459165    579063    579065    454137    579179    547051    547048    474282    473644 
dram[7]:    568304    395437    514391    514393    544699    544691    519339    459127    579060    505189    579180    579178    547050    547053    485099    472801 
dram[8]:    529288    395443    539722    514392    544669    544603    522602    518709    505270    505270    579179    435036    547051    547051    472698    472285 
dram[9]:    555340    555342    514392    514392    544676    544675    522378    459130    505277    505254    435036    435037    547053    552761    511219    471432 
dram[10]:    568371    568406    514178    514177    544690    521566    522606    459165    584137    584189    577043    435039    553299    552746    470647    756055 
average row accesses per activate:
dram[0]:  7.799308  7.909091  8.007117  7.602007  7.441472  7.282051  7.729452  7.849315  8.501873  7.661074  7.274194  7.116352  8.713207  8.379062  7.765100  7.672131 
dram[1]:  8.924603  8.422222  8.188406  8.514925  8.347015  8.180506  8.406716  7.872414  8.403704  7.574751  6.941538  7.093458  8.579336  8.204226  8.266904  7.822148 
dram[2]:  8.490566  8.867188  8.462406  8.270758  7.925532  7.909408  7.748276  7.802048  7.698305  7.728814  7.078370  7.590000  8.776515  9.023166  8.538745  8.139860 
dram[3]:  8.479245  8.377778  7.833333  7.670033  8.182482  8.437037  7.985816  8.486989  8.360294  7.965157  7.782759  7.462046  8.685393  8.789474  8.245552  7.799331 
dram[4]:  8.406716  8.305147  7.723549  7.755102  7.936170  7.757679  7.713793  8.488889  8.139785  7.771331  7.480133  7.263666  8.492647  8.402878  7.958763  7.590909 
dram[5]:  8.386617  7.912588  7.597315  7.528053  7.560811  7.865052  7.714777  8.241007  8.327206  8.124556  7.236422  7.290323  8.265233  7.965754  7.684385  7.584415 
dram[6]:  9.020162  8.063829  8.213768  7.992982  7.842105  7.806897  8.064285  8.017544  8.733591  8.189964  7.244373  7.421568  8.048611  7.908163  8.219858  7.932203 
dram[7]:  8.765625  8.369003  8.728683  8.645283  8.160000  8.387454  8.261029  7.852234  8.082143  7.985965  7.175159  7.164038  8.602230  8.525547  8.784091  8.079861 
dram[8]:  8.754864  8.218182  8.271062  8.070671  8.200000  7.992982  8.200730  8.024561  8.281022  7.689189  7.860140  7.602694  8.721805  8.523637  7.989619  7.875421 
dram[9]:  8.539924  7.961267  7.697279  7.797945  8.119565  7.982518  8.007117  8.462963  8.276363  7.900000  7.853659  7.422951  9.023346  8.309608  8.421818  7.447284 
dram[10]:  8.335793  7.982332  7.116719  7.284345  7.770833  7.386364  7.665529  8.106007  8.821706  8.010527  7.207668  7.375817  8.340580  8.472727  7.857143  7.659017 
average row locality = 401189/50134 = 8.002334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1133      1142      1130      1153      1105      1152      1137      1172      1150      1163      1159      1167      1189      1201      1194      1220 
dram[1]:      1129      1154      1140      1162      1117      1146      1133      1163      1149      1160      1158      1179      1205      1210      1203      1211 
dram[2]:      1130      1150      1131      1171      1115      1150      1127      1166      1151      1160      1160      1179      1197      1217      1194      1208 
dram[3]:      1127      1142      1136      1158      1122      1158      1132      1163      1154      1166      1159      1163      1199      1218      1197      1212 
dram[4]:      1133      1139      1143      1160      1118      1153      1117      1172      1151      1157      1161      1161      1190      1216      1195      1217 
dram[5]:      1136      1143      1144      1161      1118      1153      1125      1171      1145      1163      1169      1164      1186      1206      1192      1215 
dram[6]:      1117      1154      1147      1158      1115      1144      1138      1165      1142      1165      1157      1175      1198      1205      1197      1219 
dram[7]:      1124      1148      1132      1171      1124      1153      1127      1165      1143      1156      1157      1175      1194      1216      1198      1206 
dram[8]:      1130      1140      1138      1164      1135      1158      1127      1167      1149      1156      1152      1162      1200      1224      1188      1218 
dram[9]:      1126      1141      1143      1157      1121      1163      1130      1165      1156      1171      1158      1168      1199      1215      1195      1210 
dram[10]:      1139      1139      1136      1160      1118      1155      1126      1174      1156      1163      1160      1161      1182      1210      1189      1216 
total reads: 204567
bank skew: 1224/1105 = 1.11
chip skew: 18619/18567 = 1.00
average mf latency per bank:
dram[0]:      37032     37300     39194     39047     32267     31295     33626     33164     30932     30571     30514     30441     31234     31214     29359     29009
dram[1]:      37463     37156     39769     39714     31857     31369     33258     32982     30578     30521     30582     30048     31445     31773     29102     28747
dram[2]:      38247     38374     39663     38973     31543     30858     33534     33012     30402     30268     29651     29084     32490     32384     29338     29298
dram[3]:      38706     38273     39449     39006     31729     31016     33195     32718     30973     30781     29262     29310     32491     32389     29115     28732
dram[4]:      38272     37866     37864     37155     31643     31303     33216     32645     30807     30544     29306     29588     32444     32041     29398     29159
dram[5]:      38168     38505     37482     37323     32323     31695     32763     32010     30674     30265     29762     29659     32200     32009     28973     28876
dram[6]:      38850     38525     37837     38048     32339     31587     32755     32337     31140     30962     29343     28929     31805     31983     29876     29689
dram[7]:      39179     38806     39043     38472     31887     31351     32396     31979     31663     31631     29072     28515     32100     32116     30053     29889
dram[8]:      38861     38732     39316     38736     31589     30967     32488     31623     31168     30717     29578     29676     32163     31935     29690     29318
dram[9]:      38356     38074     38784     38297     31451     30706     32451     32147     30817     30498     29997     29970     31713     31462     29410     29171
dram[10]:      37121     37079     38228     38153     31988     31809     33092     32596     31004     30902     30374     30181     31298     30860     29702     29497
maximum mf latency per bank:
dram[0]:     195348    195358    195372    195366    195348    195355    187534    187533    141026    140874    173017    173000    165218    165203    164290    164284
dram[1]:     195348    195349    195358    195362    195346    195348    187534    187537    140890    140865    172998    173004    165200    165218    164231    164202
dram[2]:     195357    195352    195370    195368    195348    195350    187533    187533    140864    140855    173012    154789    165218    165202    164207    164197
dram[3]:     195348    195353    195371    195377    195344    195346    187535    187533    140877    140877    154788    154775    165199    165203    164188    164179
dram[4]:     195354    195350    195364    195368    195346    195346    187540    187538    140848    140869    154769    154773    165211    148463    164166    164171
dram[5]:     195355    195353    195370    195365    195356    195360    182324    182324    140849    140655    154783    146083    170427    170412    164156    164197
dram[6]:     195352    195352    195363    195364    195347    195357    182324    182324    140982    141026    159997    159982    170409    170427    164204    164074
dram[7]:     195352    195356    195367    195367    195353    195350    182320    182328    141021    141043    159979    159998    170427    170410    164229    164244
dram[8]:     195348    195352    195364    195365    195350    195352    182324    182324    141019    141049    159997    159983    170408    170412    164215    164222
dram[9]:     195347    195354    195360    195358    195354    195351    184919    184926    140996    141036    173017    173004    170420    148455    164204    164203
dram[10]:     195348    195356    195364    195356    195348    195351    187537    187529    141060    141009    173000    173018    148457    148459    164194    164302
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312520 n_act=4689 n_pre=4673 n_req=36440 n_rd=71492 n_write=40526 bw_util=0.01452
n_activity=433438 dram_eff=0.5169
bk0: 4484a 15397223i bk1: 4480a 15394384i bk2: 4480a 15398547i bk3: 4480a 15394650i bk4: 4480a 15397060i bk5: 4480a 15393740i bk6: 4480a 15397183i bk7: 4480a 15394728i bk8: 4480a 15397801i bk9: 4480a 15393718i bk10: 4384a 15396724i bk11: 4384a 15393064i bk12: 4480a 15396545i bk13: 4480a 15393194i bk14: 4480a 15395222i bk15: 4480a 15391519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0503663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312857 n_act=4520 n_pre=4504 n_req=36495 n_rd=71504 n_write=40515 bw_util=0.01452
n_activity=433469 dram_eff=0.5168
bk0: 4480a 15398097i bk1: 4480a 15394343i bk2: 4480a 15397893i bk3: 4480a 15394957i bk4: 4480a 15397752i bk5: 4480a 15394430i bk6: 4480a 15398295i bk7: 4480a 15393942i bk8: 4480a 15397249i bk9: 4480a 15393362i bk10: 4392a 15396275i bk11: 4392a 15393572i bk12: 4480a 15396367i bk13: 4480a 15392656i bk14: 4480a 15395759i bk15: 4480a 15391645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0494436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312867 n_act=4505 n_pre=4489 n_req=36482 n_rd=71504 n_write=40535 bw_util=0.01452
n_activity=432772 dram_eff=0.5178
bk0: 4480a 15397945i bk1: 4480a 15394953i bk2: 4480a 15397999i bk3: 4480a 15394245i bk4: 4480a 15397902i bk5: 4480a 15394153i bk6: 4480a 15397394i bk7: 4480a 15394037i bk8: 4480a 15397103i bk9: 4480a 15392987i bk10: 4392a 15396926i bk11: 4392a 15393952i bk12: 4480a 15396625i bk13: 4480a 15393326i bk14: 4480a 15396190i bk15: 4480a 15392827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0487708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312958 n_act=4480 n_pre=4464 n_req=36482 n_rd=71504 n_write=40494 bw_util=0.01451
n_activity=432560 dram_eff=0.5178
bk0: 4480a 15398286i bk1: 4480a 15395313i bk2: 4480a 15398050i bk3: 4480a 15394032i bk4: 4480a 15397384i bk5: 4480a 15394690i bk6: 4480a 15398177i bk7: 4480a 15394744i bk8: 4480a 15397286i bk9: 4480a 15393745i bk10: 4392a 15397339i bk11: 4392a 15393806i bk12: 4480a 15396395i bk13: 4480a 15393156i bk14: 4480a 15395569i bk15: 4480a 15391246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0495921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312682 n_act=4596 n_pre=4580 n_req=36461 n_rd=71512 n_write=40530 bw_util=0.01452
n_activity=432143 dram_eff=0.5185
bk0: 4480a 15397319i bk1: 4480a 15394517i bk2: 4480a 15396868i bk3: 4480a 15393659i bk4: 4480a 15397387i bk5: 4480a 15394138i bk6: 4480a 15397240i bk7: 4480a 15394978i bk8: 4480a 15396933i bk9: 4480a 15393300i bk10: 4392a 15396932i bk11: 4392a 15393919i bk12: 4480a 15397166i bk13: 4480a 15393719i bk14: 4484a 15396422i bk15: 4484a 15392013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0495251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312525 n_act=4666 n_pre=4650 n_req=36465 n_rd=71496 n_write=40563 bw_util=0.01452
n_activity=433727 dram_eff=0.5167
bk0: 4480a 15398069i bk1: 4480a 15393840i bk2: 4480a 15397376i bk3: 4480a 15394072i bk4: 4480a 15397102i bk5: 4480a 15394303i bk6: 4480a 15397527i bk7: 4480a 15394273i bk8: 4480a 15397149i bk9: 4480a 15393512i bk10: 4384a 15396518i bk11: 4384a 15393666i bk12: 4480a 15396357i bk13: 4480a 15392741i bk14: 4484a 15395571i bk15: 4484a 15391456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0501585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312817 n_act=4545 n_pre=4529 n_req=36470 n_rd=71496 n_write=40513 bw_util=0.01451
n_activity=434132 dram_eff=0.516
bk0: 4480a 15398764i bk1: 4480a 15394141i bk2: 4480a 15397844i bk3: 4480a 15394628i bk4: 4480a 15397614i bk5: 4480a 15394774i bk6: 4480a 15397094i bk7: 4480a 15394033i bk8: 4480a 15398294i bk9: 4480a 15394407i bk10: 4384a 15397043i bk11: 4384a 15394253i bk12: 4480a 15395694i bk13: 4480a 15392154i bk14: 4484a 15395913i bk15: 4484a 15391566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0491767
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312984 n_act=4450 n_pre=4434 n_req=36463 n_rd=71496 n_write=40536 bw_util=0.01452
n_activity=432038 dram_eff=0.5186
bk0: 4480a 15398565i bk1: 4480a 15394558i bk2: 4480a 15398737i bk3: 4480a 15394836i bk4: 4480a 15397512i bk5: 4480a 15394454i bk6: 4480a 15397811i bk7: 4480a 15394387i bk8: 4480a 15398035i bk9: 4480a 15394080i bk10: 4384a 15396822i bk11: 4384a 15393682i bk12: 4480a 15395891i bk13: 4480a 15392983i bk14: 4484a 15396299i bk15: 4484a 15392520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0495971
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312916 n_act=4487 n_pre=4471 n_req=36482 n_rd=71496 n_write=40530 bw_util=0.01452
n_activity=432352 dram_eff=0.5182
bk0: 4480a 15398344i bk1: 4480a 15395561i bk2: 4480a 15398227i bk3: 4480a 15395013i bk4: 4480a 15398073i bk5: 4480a 15394041i bk6: 4480a 15397231i bk7: 4480a 15393906i bk8: 4480a 15397368i bk9: 4480a 15393127i bk10: 4384a 15397234i bk11: 4384a 15394069i bk12: 4480a 15396689i bk13: 4480a 15392795i bk14: 4484a 15396265i bk15: 4484a 15391223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.049078
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312827 n_act=4529 n_pre=4513 n_req=36492 n_rd=71496 n_write=40535 bw_util=0.01452
n_activity=433527 dram_eff=0.5168
bk0: 4480a 15398299i bk1: 4480a 15394622i bk2: 4480a 15396748i bk3: 4480a 15393686i bk4: 4480a 15397942i bk5: 4480a 15393433i bk6: 4480a 15397649i bk7: 4480a 15394387i bk8: 4480a 15397139i bk9: 4480a 15393837i bk10: 4384a 15397141i bk11: 4384a 15394115i bk12: 4480a 15396791i bk13: 4480a 15393373i bk14: 4484a 15396084i bk15: 4484a 15391837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0490306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15433900 n_nop=15312591 n_act=4668 n_pre=4652 n_req=36457 n_rd=71492 n_write=40497 bw_util=0.01451
n_activity=433348 dram_eff=0.5169
bk0: 4480a 15397538i bk1: 4480a 15393966i bk2: 4480a 15397305i bk3: 4480a 15392965i bk4: 4480a 15397649i bk5: 4480a 15393967i bk6: 4480a 15397251i bk7: 4480a 15394421i bk8: 4480a 15398050i bk9: 4480a 15393991i bk10: 4384a 15396866i bk11: 4384a 15394079i bk12: 4480a 15396764i bk13: 4480a 15393039i bk14: 4484a 15395932i bk15: 4480a 15391436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0489941

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21079, Reservation_fails = 4
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 21341, Reservation_fails = 5
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 21059, Reservation_fails = 5
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 21381, Reservation_fails = 12
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 21078, Reservation_fails = 4
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 21366, Reservation_fails = 2
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 21029, Reservation_fails = 3
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 21418, Reservation_fails = 10
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 21066, Reservation_fails = 7
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 21412, Reservation_fails = 5
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21092, Reservation_fails = 4
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21385, Reservation_fails = 3
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21112, Reservation_fails = 5
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21362, Reservation_fails = 11
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21038, Reservation_fails = 13
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21359, Reservation_fails = 4
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21081, Reservation_fails = 6
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21369, Reservation_fails = 5
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21037, Reservation_fails = 7
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21404, Reservation_fails = 6
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21078, Reservation_fails = 2
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 21382, Reservation_fails = 3
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 466928
L2_total_cache_reservation_fails = 126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 343567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7508
	minimum = 6
	maximum = 298
Network latency average = 11.5943
	minimum = 6
	maximum = 290
Slowest packet = 923180
Flit latency average = 11.5747
	minimum = 6
	maximum = 290
Slowest flit = 1965573
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327771
	minimum = 0.0280819 (at node 26)
	maximum = 0.0375641 (at node 29)
Accepted packet rate average = 0.0327771
	minimum = 0.0280819 (at node 26)
	maximum = 0.0375641 (at node 29)
Injected flit rate average = 0.069831
	minimum = 0.0420042 (at node 26)
	maximum = 0.104443 (at node 41)
Accepted flit rate average= 0.069831
	minimum = 0.0548196 (at node 46)
	maximum = 0.0819527 (at node 11)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1437 (2 samples)
	minimum = 6 (2 samples)
	maximum = 227 (2 samples)
Network latency average = 11.1558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 223 (2 samples)
Flit latency average = 10.863 (2 samples)
	minimum = 6 (2 samples)
	maximum = 223 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0169567 (2 samples)
	minimum = 0.0145342 (2 samples)
	maximum = 0.0194333 (2 samples)
Accepted packet rate average = 0.0169567 (2 samples)
	minimum = 0.0145342 (2 samples)
	maximum = 0.0194333 (2 samples)
Injected flit rate average = 0.0361264 (2 samples)
	minimum = 0.0217375 (2 samples)
	maximum = 0.0540337 (2 samples)
Accepted flit rate average = 0.0361264 (2 samples)
	minimum = 0.0283594 (2 samples)
	maximum = 0.042401 (2 samples)
Injected packet size average = 2.13051 (2 samples)
Accepted packet size average = 2.13051 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 51 min, 43 sec (10303 sec)
gpgpu_simulation_rate = 80649 (inst/sec)
gpgpu_simulation_rate = 849 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278276
gpu_sim_insn = 415466464
gpu_ipc =    1493.0015
gpu_tot_sim_cycle = 9256584
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     134.6500
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 11608
gpu_stall_icnt2sh    = 743379
partiton_reqs_in_parallel = 6116900
partiton_reqs_in_parallel_total    = 182854440
partiton_level_parallism =      21.9814
partiton_level_parallism_total  =      20.4148
partiton_reqs_in_parallel_util = 6116900
partiton_reqs_in_parallel_util_total    = 182854440
gpu_sim_cycle_parition_util = 278276
gpu_tot_sim_cycle_parition_util    = 8311858
partiton_level_parallism_util =      21.9814
partiton_level_parallism_util_total  =      21.9986
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.3270 GB/Sec
L2_BW_total  =      14.0129 GB/Sec
gpu_total_sim_rate=103110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8687
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8687
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
28417, 35826, 35920, 35808, 35920, 35809, 35916, 28741, 28457, 35871, 35956, 35548, 35663, 35575, 35657, 28587, 28476, 35877, 35961, 35417, 35523, 35408, 35514, 28503, 28621, 35855, 35946, 35339, 35520, 35346, 35512, 28468, 28668, 35802, 35913, 35305, 35470, 35306, 35443, 28435, 28397, 35447, 35571, 35118, 35273, 35113, 35258, 28255, 28105, 35111, 35237, 34913, 35077, 34947, 35107, 28066, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1003453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1935
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1664218	W0_Idle:167728957	W0_Scoreboard:273368177	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 666 
maxdqlatency = 0 
maxmflatency = 195377 
averagemflatency = 9694 
max_icnt2mem_latency = 195109 
max_icnt2sh_latency = 9256583 
mrq_lat_table:379806 	23641 	22610 	56668 	65588 	38513 	10874 	1711 	1375 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	879268 	261109 	2004 	7 	5105 	8707 	14425 	38734 	75458 	73171 	10140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	843166 	219244 	10061 	1147 	68305 	820 	9 	0 	320 	4802 	8695 	14453 	39002 	75275 	73132 	10061 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	402130 	500293 	130419 	6557 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	5376 	10032 	36610 	57550 	219136 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1321 	306 	22 	17 	21 	86 	126 	358 	780 	800 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        67        70        69        70        69        70        69        69        69        70        69        70 
dram[1]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        68        68        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        68        69        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        69        69        70        69        70        69        70        69        69        69        70 
dram[6]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        68        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    568389    524088    518803    514093    544686    544683    522261    522048    578979    578977    435033    435034    541840    541842    756079    756055 
dram[1]:    568410    395218    514095    514087    544678    521566    522439    417816    578966    505027    584388    584385    541842    541841    800728    800726 
dram[2]:    568372    395220    539667    539668    544631    544458    522282    518706    505105    505110    584386    584388    541842    541841    800727    800728 
dram[3]:    531785    395453    539716    514093    544671    544675    519201    518709    505124    505133    584385    435036    541842    541840    755929    755935 
dram[4]:    560495    568355    514090    514087    544694    544693    519209    521845    505144    579061    432432    584386    541842    553168    755925    755934 
dram[5]:    568298    534425    514399    514392    544692    544695    522374    521715    579062    579061    579177    432431    547052    547050    755939    755946 
dram[6]:    568363    524015    516212    514402    544695    544575    519335    459165    579063    579065    454137    579179    547051    547048    474282    473644 
dram[7]:    568304    395437    514391    514393    544699    544691    519339    459127    579060    505189    579180    579178    547050    547053    485099    472801 
dram[8]:    529288    395443    539722    514392    544669    544603    522602    518709    505270    505270    579179    435036    547051    547051    472698    472285 
dram[9]:    555340    555342    514392    514392    544676    544675    522378    459130    505277    505254    435036    435037    547053    552761    511219    471432 
dram[10]:    568371    568406    514178    514177    544690    521566    522606    459165    584137    584189    577043    435039    553299    552746    470647    756055 
average row accesses per activate:
dram[0]:  7.364629  7.657658  7.824356  7.610360  7.267391  7.100209  7.549889  7.583701  8.363415  7.556044  7.334056  7.252654  8.382566  8.248227  7.901376  7.677704 
dram[1]:  8.491184  8.192307  8.148058  8.611675  7.962085  7.833333  8.180288  7.883028  8.394608  7.772009  7.335498  7.458696  8.559114  8.102088  8.636592  7.993088 
dram[2]:  8.230392  8.511278  8.711688  8.593434  7.475446  7.797701  7.946262  8.217704  7.962790  7.860731  7.486784  7.875862  8.910026  8.711443  8.734178  8.591584 
dram[3]:  8.315137  8.220874  8.081731  8.095238  7.894366  8.310513  8.338235  8.634086  8.487562  8.117647  7.883721  7.713318  8.711055  8.744361  8.823979  8.403381 
dram[4]:  8.052758  8.054632  7.955083  7.992941  7.597285  7.788991  8.071428  8.590000  8.162292  7.838269  7.443708  7.387446  8.564357  8.519512  8.048951  7.970252 
dram[5]:  7.659091  7.542222  7.656036  7.586130  7.347921  7.573661  7.638202  7.856164  8.092198  7.854214  7.200000  7.350538  7.979215  7.858108  7.621681  7.473118 
dram[6]:  8.296296  7.920930  8.358209  8.144578  7.755196  7.638202  7.907193  7.981439  8.512438  8.086855  7.363834  7.671141  7.979311  7.794183  8.296386  8.000000 
dram[7]:  8.248158  8.195652  8.914893  8.841558  7.766744  8.011792  8.473816  8.068075  8.157517  8.299517  7.526667  7.616927  8.524631  8.350835  8.690176  8.423358 
dram[8]:  8.345771  8.102871  8.572519  8.632912  7.903981  7.997647  8.374384  8.379562  8.497513  8.049180  8.211165  7.749431  8.480392  8.527981  8.424390  8.420290 
dram[9]:  8.380000  7.781609  7.899061  7.969412  7.610860  7.780320  8.317848  8.539801  8.455445  7.788288  7.649321  7.528635  8.535626  8.326969  8.345410  7.786995 
dram[10]:  7.805555  7.475771  7.227957  7.240938  7.329694  7.077083  7.635955  7.835991  8.456790  7.981524  7.209850  7.421739  8.117371  8.245863  7.853881  7.606127 
average row locality = 601181/75204 = 7.994003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1692      1720      1661      1699      1663      1721      1725      1763      1749      1758      1737      1772      1782      1809      1765      1798 
dram[1]:      1691      1728      1677      1713      1680      1704      1723      1757      1745      1763      1742      1784      1795      1812      1766      1789 
dram[2]:      1678      1716      1674      1723      1669      1712      1721      1755      1744      1763      1752      1779      1786      1822      1770      1791 
dram[3]:      1671      1707      1682      1720      1683      1719      1722      1765      1732      1770      1743      1770      1787      1809      1779      1799 
dram[4]:      1678      1711      1685      1717      1678      1716      1710      1756      1740      1761      1725      1766      1780      1813      1772      1802 
dram[5]:      1690      1714      1681      1711      1678      1713      1719      1761      1743      1768      1740      1774      1775      1809      1764      1794 
dram[6]:      1680      1726      1680      1700      1678      1719      1728      1760      1742      1765      1736      1785      1791      1804      1762      1791 
dram[7]:      1677      1713      1672      1724      1683      1717      1718      1757      1738      1756      1743      1776      1781      1819      1769      1781 
dram[8]:      1675      1707      1689      1730      1695      1719      1720      1764      1736      1757      1739      1758      1780      1825      1773      1805 
dram[9]:      1672      1705      1685      1707      1684      1720      1722      1753      1736      1778      1737      1774      1794      1809      1774      1792 
dram[10]:      1692      1714      1681      1716      1677      1717      1718      1760      1745      1776      1723      1770      1778      1808      1759      1796 
total reads: 306255
bank skew: 1825/1661 = 1.10
chip skew: 27872/27810 = 1.00
average mf latency per bank:
dram[0]:      24901     24971     26553     26424     21632     21062     22441     22228     20633     20457     20501     20316     20980     20914     19870     19667
dram[1]:      25148     24948     26928     26867     21364     21163     22171     22061     20413     20367     20507     20091     21187     21350     19767     19467
dram[2]:      25782     25806     26776     26394     21207     20807     22306     22123     20320     20200     19845     19479     21867     21761     19826     19799
dram[3]:      26108     25716     26626     26290     21307     20941     22124     21835     20798     20552     19630     19544     21881     21853     19650     19410
dram[4]:      25832     25382     25618     25095     21243     21108     22071     21928     20612     20367     19781     19735     21810     21578     19866     19724
dram[5]:      25705     25830     25402     25263     21697     21389     21791     21464     20452     20196     20069     19761     21640     21490     19602     19562
dram[6]:      26022     25877     25685     25800     21679     21195     21852     21632     20740     20693     19708     19309     21389     21493     20264     20160
dram[7]:      26344     26095     26386     26050     21432     21134     21575     21413     21119     21108     19487     19085     21609     21591     20349     20240
dram[8]:      26217     26000     26505     26102     21261     20909     21622     21151     20858     20497     19802     19848     21714     21506     19997     19822
dram[9]:      25855     25587     26238     25903     21106     20772     21614     21549     20687     20360     20147     20000     21317     21205     19864     19730
dram[10]:      25023     24835     25814     25772     21480     21458     22026     21889     20758     20570     20501     20104     20984     20764     20094     19974
maximum mf latency per bank:
dram[0]:     195348    195358    195372    195366    195348    195355    187534    187533    141026    140874    173017    173000    165218    165203    164290    164284
dram[1]:     195348    195349    195358    195362    195346    195348    187534    187537    140890    140865    172998    173004    165200    165218    164231    164202
dram[2]:     195357    195352    195370    195368    195348    195350    187533    187533    140864    140855    173012    154789    165218    165202    164207    164197
dram[3]:     195348    195353    195371    195377    195344    195346    187535    187533    140877    140877    154788    154775    165199    165203    164188    164179
dram[4]:     195354    195350    195364    195368    195346    195346    187540    187538    140848    140869    154769    154773    165211    148463    164166    164171
dram[5]:     195355    195353    195370    195365    195356    195360    182324    182324    140849    140655    154783    146083    170427    170412    164156    164197
dram[6]:     195352    195352    195363    195364    195347    195357    182324    182324    140982    141026    159997    159982    170409    170427    164204    164074
dram[7]:     195352    195356    195367    195367    195353    195350    182320    182328    141021    141043    159979    159998    170427    170410    164229    164244
dram[8]:     195348    195352    195364    195365    195350    195352    182324    182324    141019    141049    159997    159983    170408    170412    164215    164222
dram[9]:     195347    195354    195360    195358    195354    195351    184919    184926    140996    141036    173017    173004    170420    148455    164204    164203
dram[10]:     195348    195356    195364    195356    195348    195351    187537    187529    141060    141009    173000    173018    148457    148459    164194    164302
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15766591 n_act=7140 n_pre=7124 n_req=54623 n_rd=107236 n_write=62525 bw_util=0.02129
n_activity=676463 dram_eff=0.5019
bk0: 6724a 15893414i bk1: 6720a 15890290i bk2: 6720a 15896136i bk3: 6720a 15890747i bk4: 6720a 15893198i bk5: 6720a 15889303i bk6: 6720a 15892777i bk7: 6720a 15889161i bk8: 6720a 15893861i bk9: 6720a 15889238i bk10: 6576a 15892614i bk11: 6576a 15888345i bk12: 6720a 15892609i bk13: 6720a 15888946i bk14: 6720a 15892067i bk15: 6720a 15887840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0633123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767385 n_act=6768 n_pre=6752 n_req=54683 n_rd=107256 n_write=62455 bw_util=0.02128
n_activity=673809 dram_eff=0.5037
bk0: 6720a 15894725i bk1: 6720a 15890181i bk2: 6720a 15895002i bk3: 6720a 15891520i bk4: 6720a 15894331i bk5: 6720a 15890232i bk6: 6720a 15894316i bk7: 6720a 15889575i bk8: 6720a 15893887i bk9: 6720a 15888664i bk10: 6588a 15892246i bk11: 6588a 15889427i bk12: 6720a 15892625i bk13: 6720a 15888197i bk14: 6720a 15892812i bk15: 6720a 15888075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0625543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767500 n_act=6664 n_pre=6648 n_req=54669 n_rd=107256 n_write=62548 bw_util=0.02129
n_activity=672441 dram_eff=0.505
bk0: 6720a 15895291i bk1: 6720a 15891254i bk2: 6720a 15895589i bk3: 6720a 15891405i bk4: 6720a 15894992i bk5: 6720a 15889893i bk6: 6720a 15893207i bk7: 6720a 15889917i bk8: 6720a 15892752i bk9: 6720a 15888438i bk10: 6588a 15892885i bk11: 6588a 15890580i bk12: 6720a 15893239i bk13: 6720a 15888566i bk14: 6720a 15893703i bk15: 6720a 15889429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0618216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767650 n_act=6596 n_pre=6580 n_req=54672 n_rd=107256 n_write=62534 bw_util=0.02129
n_activity=671918 dram_eff=0.5054
bk0: 6720a 15895998i bk1: 6720a 15892327i bk2: 6720a 15894495i bk3: 6720a 15890533i bk4: 6720a 15894281i bk5: 6720a 15891636i bk6: 6720a 15894708i bk7: 6720a 15889688i bk8: 6720a 15894029i bk9: 6720a 15889535i bk10: 6588a 15893853i bk11: 6588a 15888920i bk12: 6720a 15892564i bk13: 6720a 15888927i bk14: 6720a 15893058i bk15: 6720a 15888133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0624919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767214 n_act=6837 n_pre=6821 n_req=54626 n_rd=107264 n_write=62480 bw_util=0.02128
n_activity=672684 dram_eff=0.5047
bk0: 6720a 15894567i bk1: 6720a 15891349i bk2: 6720a 15894071i bk3: 6720a 15890371i bk4: 6720a 15893778i bk5: 6720a 15890473i bk6: 6720a 15893647i bk7: 6720a 15890686i bk8: 6720a 15893835i bk9: 6720a 15889498i bk10: 6588a 15893193i bk11: 6588a 15889287i bk12: 6720a 15893448i bk13: 6720a 15890242i bk14: 6724a 15892983i bk15: 6724a 15888503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0625403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15766518 n_act=7155 n_pre=7139 n_req=54644 n_rd=107240 n_write=62564 bw_util=0.02129
n_activity=676359 dram_eff=0.5021
bk0: 6720a 15894433i bk1: 6720a 15889201i bk2: 6720a 15894968i bk3: 6720a 15890747i bk4: 6720a 15893686i bk5: 6720a 15889922i bk6: 6720a 15893179i bk7: 6720a 15889315i bk8: 6720a 15893159i bk9: 6720a 15888940i bk10: 6576a 15892221i bk11: 6576a 15889208i bk12: 6720a 15892012i bk13: 6720a 15888634i bk14: 6724a 15892027i bk15: 6724a 15887327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0630387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767203 n_act=6857 n_pre=6841 n_req=54657 n_rd=107240 n_write=62475 bw_util=0.02128
n_activity=674851 dram_eff=0.503
bk0: 6720a 15895322i bk1: 6720a 15890378i bk2: 6720a 15895989i bk3: 6720a 15892229i bk4: 6720a 15894689i bk5: 6720a 15890868i bk6: 6720a 15893046i bk7: 6720a 15889281i bk8: 6720a 15894305i bk9: 6720a 15890008i bk10: 6576a 15892795i bk11: 6576a 15889552i bk12: 6720a 15891838i bk13: 6720a 15887942i bk14: 6724a 15892978i bk15: 6724a 15887960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0627519
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767676 n_act=6631 n_pre=6615 n_req=54634 n_rd=107240 n_write=62454 bw_util=0.02128
n_activity=671315 dram_eff=0.5056
bk0: 6720a 15895176i bk1: 6720a 15891161i bk2: 6720a 15896530i bk3: 6720a 15891716i bk4: 6720a 15894742i bk5: 6720a 15890847i bk6: 6720a 15894052i bk7: 6720a 15890223i bk8: 6720a 15894009i bk9: 6720a 15889750i bk10: 6576a 15892897i bk11: 6576a 15890039i bk12: 6720a 15893160i bk13: 6720a 15888342i bk14: 6724a 15893714i bk15: 6724a 15889625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0621459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767626 n_act=6600 n_pre=6584 n_req=54682 n_rd=107240 n_write=62566 bw_util=0.02129
n_activity=671954 dram_eff=0.5054
bk0: 6720a 15895356i bk1: 6720a 15891501i bk2: 6720a 15895493i bk3: 6720a 15891942i bk4: 6720a 15894885i bk5: 6720a 15890393i bk6: 6720a 15893933i bk7: 6720a 15889759i bk8: 6720a 15893403i bk9: 6720a 15889419i bk10: 6576a 15893818i bk11: 6576a 15889332i bk12: 6720a 15892890i bk13: 6720a 15887899i bk14: 6724a 15893282i bk15: 6724a 15887589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.062178
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15767264 n_act=6806 n_pre=6790 n_req=54652 n_rd=107240 n_write=62516 bw_util=0.02129
n_activity=673686 dram_eff=0.504
bk0: 6720a 15895951i bk1: 6720a 15890747i bk2: 6720a 15894155i bk3: 6720a 15890523i bk4: 6720a 15894566i bk5: 6720a 15890209i bk6: 6720a 15893738i bk7: 6720a 15889968i bk8: 6720a 15894863i bk9: 6720a 15889464i bk10: 6576a 15893170i bk11: 6576a 15889341i bk12: 6720a 15891961i bk13: 6720a 15889663i bk14: 6724a 15892325i bk15: 6724a 15887775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0620792
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15950616 n_nop=15766631 n_act=7151 n_pre=7135 n_req=54639 n_rd=107236 n_write=62463 bw_util=0.02128
n_activity=676016 dram_eff=0.5021
bk0: 6720a 15894200i bk1: 6720a 15889727i bk2: 6720a 15894998i bk3: 6720a 15889246i bk4: 6720a 15894627i bk5: 6720a 15889948i bk6: 6720a 15892393i bk7: 6720a 15889557i bk8: 6720a 15893992i bk9: 6720a 15889787i bk10: 6576a 15892994i bk11: 6576a 15889371i bk12: 6720a 15893043i bk13: 6720a 15889208i bk14: 6724a 15892686i bk15: 6720a 15887300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0622285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29350, Reservation_fails = 6
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 29814, Reservation_fails = 10
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 29335, Reservation_fails = 13
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 29907, Reservation_fails = 15
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 29302, Reservation_fails = 7
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 29815, Reservation_fails = 10
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 29210, Reservation_fails = 11
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 29855, Reservation_fails = 16
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 29248, Reservation_fails = 12
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 29890, Reservation_fails = 6
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29322, Reservation_fails = 8
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 29825, Reservation_fails = 10
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29419, Reservation_fails = 13
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 29841, Reservation_fails = 12
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29220, Reservation_fails = 17
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 29860, Reservation_fails = 10
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29324, Reservation_fails = 10
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 29796, Reservation_fails = 10
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29274, Reservation_fails = 15
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 29837, Reservation_fails = 7
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29306, Reservation_fails = 10
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 29866, Reservation_fails = 15
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 650616
L2_total_cache_reservation_fails = 243
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 367660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 475100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7272
	minimum = 6
	maximum = 576
Network latency average = 11.6307
	minimum = 6
	maximum = 474
Slowest packet = 1835970
Flit latency average = 11.5941
	minimum = 6
	maximum = 474
Slowest flit = 3910282
Fragmentation average = 5.04359e-05
	minimum = 0
	maximum = 46
Injected packet rate average = 0.0327751
	minimum = 0.0278142 (at node 23)
	maximum = 0.0375707 (at node 31)
Accepted packet rate average = 0.0327751
	minimum = 0.0278142 (at node 23)
	maximum = 0.0375707 (at node 31)
Injected flit rate average = 0.0698268
	minimum = 0.0421525 (at node 23)
	maximum = 0.10446 (at node 31)
Accepted flit rate average= 0.0698268
	minimum = 0.0548235 (at node 36)
	maximum = 0.0820915 (at node 13)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3382 (3 samples)
	minimum = 6 (3 samples)
	maximum = 343.333 (3 samples)
Network latency average = 11.3141 (3 samples)
	minimum = 6 (3 samples)
	maximum = 306.667 (3 samples)
Flit latency average = 11.1067 (3 samples)
	minimum = 6 (3 samples)
	maximum = 306.667 (3 samples)
Fragmentation average = 1.6812e-05 (3 samples)
	minimum = 0 (3 samples)
	maximum = 15.3333 (3 samples)
Injected packet rate average = 0.0222295 (3 samples)
	minimum = 0.0189609 (3 samples)
	maximum = 0.0254791 (3 samples)
Accepted packet rate average = 0.0222295 (3 samples)
	minimum = 0.0189609 (3 samples)
	maximum = 0.0254791 (3 samples)
Injected flit rate average = 0.0473598 (3 samples)
	minimum = 0.0285425 (3 samples)
	maximum = 0.0708423 (3 samples)
Accepted flit rate average = 0.0473598 (3 samples)
	minimum = 0.0371807 (3 samples)
	maximum = 0.0556311 (3 samples)
Injected packet size average = 2.1305 (3 samples)
Accepted packet size average = 2.1305 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 21 min, 28 sec (12088 sec)
gpgpu_simulation_rate = 103110 (inst/sec)
gpgpu_simulation_rate = 765 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278359
gpu_sim_insn = 415466464
gpu_ipc =    1492.5563
gpu_tot_sim_cycle = 9757093
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     170.3239
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 18093
gpu_stall_icnt2sh    = 1006542
partiton_reqs_in_parallel = 6117413
partiton_reqs_in_parallel_total    = 188971340
partiton_level_parallism =      21.9767
partiton_level_parallism_total  =      19.9946
partiton_reqs_in_parallel_util = 6117413
partiton_reqs_in_parallel_util_total    = 188971340
gpu_sim_cycle_parition_util = 278359
gpu_tot_sim_cycle_parition_util    = 8590134
partiton_level_parallism_util =      21.9767
partiton_level_parallism_util_total  =      21.9980
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.2807 GB/Sec
L2_BW_total  =      17.7240 GB/Sec
gpu_total_sim_rate=120320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8687
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8687
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
37906, 47769, 47911, 47740, 47909, 47748, 47905, 38328, 37953, 47836, 47963, 47362, 47523, 47396, 47510, 38097, 37957, 47838, 47949, 47207, 47365, 47184, 47350, 37991, 38184, 47809, 47936, 47136, 47357, 47129, 47341, 37965, 38238, 47762, 47919, 47109, 47327, 47104, 47292, 37944, 37947, 47396, 47545, 46896, 47103, 46881, 47086, 37742, 37648, 47056, 47202, 46691, 46903, 46733, 46934, 37555, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1348716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341895
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1935
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2190928	W0_Idle:168040746	W0_Scoreboard:275344242	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 666 
maxdqlatency = 0 
maxmflatency = 195377 
averagemflatency = 7322 
max_icnt2mem_latency = 195109 
max_icnt2sh_latency = 9757092 
mrq_lat_table:512624 	32596 	31270 	75337 	83862 	47950 	13455 	2434 	2314 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1243364 	351589 	3439 	20 	5105 	8707 	14425 	38734 	75458 	73171 	10140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	1194881 	317834 	13950 	1812 	69076 	1206 	16 	0 	320 	4802 	8695 	14453 	39002 	75275 	73132 	10061 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	535796 	653032 	186986 	10034 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	5376 	10032 	36610 	57550 	328704 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1863 	313 	22 	17 	21 	86 	126 	358 	780 	800 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        67        70        69        70        69        70        69        69        69        70        69        70 
dram[1]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        68        68        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        68        69        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        69        69        70        69        70        69        70        69        69        69        70 
dram[6]:        69        70        69        70        69        69        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        68        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        68        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    568389    524088    518803    514093    544686    544683    522261    522048    578979    578977    435033    435034    541840    541842    756079    756055 
dram[1]:    568410    395218    514095    514087    544678    521566    522439    417816    578966    505027    584388    584385    541842    541841    800728    800726 
dram[2]:    568372    395220    539667    539668    544631    544458    522282    518706    505105    505110    584386    584388    541842    541841    800727    800728 
dram[3]:    531785    395453    539716    514093    544671    544675    519201    518709    505124    505133    584385    435036    541842    541840    755929    755935 
dram[4]:    560495    568355    514090    514087    544694    544693    519209    521845    505144    579061    432432    584386    541842    553168    755925    755934 
dram[5]:    568298    534425    514399    514392    544692    544695    522374    521715    579062    579061    579177    432431    547052    547050    755939    755946 
dram[6]:    568363    524015    516212    514402    544695    544575    519335    459165    579063    579065    454137    579179    547051    547048    474282    473644 
dram[7]:    568304    395437    514391    514393    544699    544691    519339    459127    579060    505189    579180    579178    547050    547053    485099    472801 
dram[8]:    529288    395443    539722    514392    544669    544603    522602    518709    505270    505270    579179    435036    547051    547051    472698    472285 
dram[9]:    555340    555342    514392    514392    544676    544675    522378    459130    505277    505254    435036    435037    547053    552761    511219    471432 
dram[10]:    568371    568406    514178    514177    544690    521566    522606    459165    584137    584189    577043    435039    553299    552746    470647    756055 
average row accesses per activate:
dram[0]:  6.822021  7.003077  6.732836  6.649123  6.478324  6.489301  6.663717  6.725000  7.224522  6.867270  6.478324  6.465812  7.199377  7.202160  6.860327  6.494429 
dram[1]:  7.652543  7.316720  7.062403  7.311397  7.034483  6.934251  7.199045  7.104362  7.396411  6.833832  6.268802  6.619186  7.232450  7.092705  7.298578  6.658083 
dram[2]:  7.259259  7.534883  7.429276  7.581395  6.635155  6.827068  7.108662  7.226984  7.126183  6.940730  6.598829  7.087364  7.720000  7.506410  7.403846  7.094512 
dram[3]:  7.292208  7.303226  7.269231  7.314103  7.062794  7.238853  7.295161  7.412338  7.351220  7.164835  6.822727  6.826546  7.320695  7.602606  7.501623  7.126911 
dram[4]:  7.048513  6.973886  6.970769  7.077519  6.894334  6.952527  7.209600  7.392220  7.270096  6.880665  6.623894  6.571014  7.215289  7.190769  6.954887  6.949329 
dram[5]:  7.010870  6.820090  6.725111  6.650146  6.580410  6.718935  6.918836  6.835330  7.012403  6.880845  6.247222  6.385373  6.809453  6.766667  6.706821  6.498603 
dram[6]:  7.403941  7.170079  7.253205  7.135220  6.842988  6.846617  6.953917  7.155172  7.455592  7.032358  6.388336  6.699115  6.972891  6.830161  7.225352  6.844118 
dram[7]:  7.296116  7.146457  7.593277  7.670588  6.879205  7.006173  7.441515  7.329582  7.369707  7.309295  6.476945  6.666176  7.470874  7.445860  7.272441  7.022659 
dram[8]:  7.256039  7.074883  7.452302  7.608985  7.042122  7.111111  7.327922  7.389967  7.540902  7.279107  7.023474  6.787970  7.212500  7.344828  7.250000  7.326530 
dram[9]:  7.235105  6.899390  6.992284  7.194313  6.800604  6.805389  7.368078  7.396104  7.386623  6.925757  6.616177  6.752976  7.474194  7.282372  7.095238  6.662375 
dram[10]:  7.023328  6.641813  6.440171  6.321775  6.599119  6.455192  6.821752  7.032308  7.489256  6.893072  6.350355  6.560694  6.966817  6.974589  6.872024  6.658083 
average row locality = 802422/114433 = 7.012156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2282      2312      2271      2308      2243      2309      2278      2333      2297      2313      2291      2347      2382      2427      2377      2423 
dram[1]:      2275      2311      2287      2315      2248      2295      2281      2321      2294      2325      2305      2358      2396      2427      2380      2414 
dram[2]:      2268      2296      2277      2324      2252      2300      2274      2313      2278      2327      2311      2347      2392      2444      2380      2414 
dram[3]:      2252      2288      2296      2324      2259      2306      2283      2326      2281      2324      2307      2330      2394      2428      2381      2421 
dram[4]:      2264      2300      2291      2325      2262      2300      2266      2321      2282      2315      2295      2338      2385      2434      2384      2422 
dram[5]:      2275      2309      2286      2322      2261      2302      2278      2326      2283      2322      2306      2348      2370      2429      2380      2412 
dram[6]:      2269      2313      2286      2298      2249      2313      2287      2325      2293      2324      2299      2350      2390      2425      2376      2413 
dram[7]:      2269      2298      2278      2324      2259      2300      2277      2319      2285      2321      2303      2341      2377      2436      2377      2408 
dram[8]:      2266      2295      2291      2333      2274      2304      2274      2327      2277      2324      2296      2322      2376      2446      2370      2426 
dram[9]:      2253      2286      2291      2314      2262      2306      2284      2316      2288      2331      2307      2346      2394      2428      2378      2416 
dram[10]:      2276      2303      2281      2318      2254      2298      2276      2331      2291      2337      2285      2348      2379      2426      2377      2414 
total reads: 409192
bank skew: 2446/2243 = 1.09
chip skew: 37232/37172 = 1.00
average mf latency per bank:
dram[0]:      18686     18769     19783     19750     16247     15865     17028     16852     15709     15565     15575     15405     15828     15750     14944     14787
dram[1]:      18893     18799     20085     20131     16111     15910     16805     16741     15534     15477     15554     15252     15994     16089     14862     14629
dram[2]:      19321     19436     19998     19798     15927     15663     16922     16807     15515     15344     15079     14804     16476     16383     14922     14883
dram[3]:      19593     19352     19851     19702     16043     15774     16758     16591     15812     15652     14892     14871     16485     16448     14827     14604
dram[4]:      19376     19075     19141     18793     15962     15907     16721     16636     15704     15503     14966     14971     16429     16241     14950     14849
dram[5]:      19302     19389     18979     18895     16303     16096     16511     16293     15593     15382     15213     14993     16333     16173     14731     14727
dram[6]:      19507     19475     19183     19333     16332     15940     16567     16418     15773     15737     14946     14693     16147     16167     15230     15157
dram[7]:      19730     19627     19693     19546     16137     15930     16347     16260     16068     16018     14797     14514     16312     16270     15320     15189
dram[8]:      19637     19535     19824     19579     16012     15757     16403     16067     15890     15552     15041     15075     16389     16199     15097     14922
dram[9]:      19405     19253     19603     19383     15887     15653     16370     16355     15723     15519     15254     15180     16094     15963     14976     14831
dram[10]:      18800     18671     19306     19318     16160     16180     16690     16590     15806     15648     15532     15233     15823     15637     15088     15036
maximum mf latency per bank:
dram[0]:     195348    195358    195372    195366    195348    195355    187534    187533    141026    140874    173017    173000    165218    165203    164290    164284
dram[1]:     195348    195349    195358    195362    195346    195348    187534    187537    140890    140865    172998    173004    165200    165218    164231    164202
dram[2]:     195357    195352    195370    195368    195348    195350    187533    187533    140864    140855    173012    154789    165218    165202    164207    164197
dram[3]:     195348    195353    195371    195377    195344    195346    187535    187533    140877    140877    154788    154775    165199    165203    164188    164179
dram[4]:     195354    195350    195364    195368    195346    195346    187540    187538    140848    140869    154769    154773    165211    148463    164166    164171
dram[5]:     195355    195353    195370    195365    195356    195360    182324    182324    140849    140655    154783    146083    170427    170412    164156    164197
dram[6]:     195352    195352    195363    195364    195347    195357    182324    182324    140982    141026    159997    159982    170409    170427    164204    164074
dram[7]:     195352    195356    195367    195367    195353    195350    182320    182328    141021    141043    159979    159998    170427    170410    164229    164244
dram[8]:     195348    195352    195364    195365    195350    195352    182324    182324    141019    141049    159997    159983    170408    170412    164215    164222
dram[9]:     195347    195354    195360    195358    195354    195351    184919    184926    140996    141036    173017    173004    170420    148455    164204    164203
dram[10]:     195348    195356    195364    195356    195348    195351    187537    187529    141060    141009    173000    173018    148457    148459    164194    164302
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16218328 n_act=10785 n_pre=10769 n_req=72938 n_rd=142980 n_write=84625 bw_util=0.02764
n_activity=919263 dram_eff=0.4952
bk0: 8964a 16387368i bk1: 8960a 16384062i bk2: 8960a 16390057i bk3: 8960a 16383401i bk4: 8960a 16387477i bk5: 8960a 16381561i bk6: 8960a 16388636i bk7: 8960a 16384492i bk8: 8960a 16389296i bk9: 8960a 16383912i bk10: 8768a 16388175i bk11: 8768a 16382384i bk12: 8960a 16386653i bk13: 8960a 16382058i bk14: 8960a 16385203i bk15: 8960a 16379866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0805537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219350 n_act=10356 n_pre=10340 n_req=72984 n_rd=143008 n_write=84433 bw_util=0.02762
n_activity=916092 dram_eff=0.4965
bk0: 8960a 16389126i bk1: 8960a 16384511i bk2: 8960a 16388841i bk3: 8960a 16384359i bk4: 8960a 16388646i bk5: 8960a 16383980i bk6: 8960a 16390035i bk7: 8960a 16384748i bk8: 8960a 16390312i bk9: 8960a 16383843i bk10: 8784a 16386698i bk11: 8784a 16383204i bk12: 8960a 16385715i bk13: 8960a 16380744i bk14: 8960a 16386441i bk15: 8960a 16379517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0797303
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219609 n_act=10160 n_pre=10144 n_req=72949 n_rd=143008 n_write=84566 bw_util=0.02764
n_activity=916545 dram_eff=0.4966
bk0: 8960a 16390185i bk1: 8960a 16385423i bk2: 8960a 16390326i bk3: 8960a 16385344i bk4: 8960a 16389306i bk5: 8960a 16383813i bk6: 8960a 16389124i bk7: 8960a 16385227i bk8: 8960a 16389530i bk9: 8960a 16383426i bk10: 8784a 16388374i bk11: 8784a 16385742i bk12: 8960a 16387242i bk13: 8960a 16381654i bk14: 8960a 16387117i bk15: 8960a 16381419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0779567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219829 n_act=10077 n_pre=10061 n_req=72952 n_rd=143008 n_write=84512 bw_util=0.02763
n_activity=913266 dram_eff=0.4983
bk0: 8960a 16391034i bk1: 8960a 16387092i bk2: 8960a 16389251i bk3: 8960a 16384693i bk4: 8960a 16388939i bk5: 8960a 16385585i bk6: 8960a 16390317i bk7: 8960a 16383724i bk8: 8960a 16389208i bk9: 8960a 16384567i bk10: 8784a 16388854i bk11: 8784a 16383365i bk12: 8960a 16385379i bk13: 8960a 16382048i bk14: 8960a 16386250i bk15: 8960a 16380924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0795747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219124 n_act=10412 n_pre=10396 n_req=72938 n_rd=143016 n_write=84539 bw_util=0.02764
n_activity=915804 dram_eff=0.497
bk0: 8960a 16388532i bk1: 8960a 16384294i bk2: 8960a 16388441i bk3: 8960a 16384292i bk4: 8960a 16388221i bk5: 8960a 16383771i bk6: 8960a 16389448i bk7: 8960a 16385893i bk8: 8960a 16390101i bk9: 8960a 16383828i bk10: 8784a 16388196i bk11: 8784a 16383557i bk12: 8960a 16387209i bk13: 8960a 16383094i bk14: 8964a 16386481i bk15: 8964a 16381053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0798916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16218155 n_act=10862 n_pre=10846 n_req=72955 n_rd=142984 n_write=84640 bw_util=0.02765
n_activity=919332 dram_eff=0.4952
bk0: 8960a 16388665i bk1: 8960a 16383081i bk2: 8960a 16389200i bk3: 8960a 16384263i bk4: 8960a 16387766i bk5: 8960a 16382948i bk6: 8960a 16388814i bk7: 8960a 16384444i bk8: 8960a 16388777i bk9: 8960a 16382813i bk10: 8768a 16387162i bk11: 8768a 16383137i bk12: 8960a 16385168i bk13: 8960a 16381399i bk14: 8964a 16385833i bk15: 8964a 16380195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0801534
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219181 n_act=10418 n_pre=10402 n_req=72956 n_rd=142984 n_write=84502 bw_util=0.02763
n_activity=916925 dram_eff=0.4962
bk0: 8960a 16390353i bk1: 8960a 16384699i bk2: 8960a 16390589i bk3: 8960a 16385748i bk4: 8960a 16389461i bk5: 8960a 16385111i bk6: 8960a 16388200i bk7: 8960a 16384881i bk8: 8960a 16390356i bk9: 8960a 16384565i bk10: 8768a 16387021i bk11: 8768a 16384212i bk12: 8960a 16385586i bk13: 8960a 16380531i bk14: 8964a 16387066i bk15: 8964a 16380988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0797749
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219824 n_act=10129 n_pre=10113 n_req=72918 n_rd=142984 n_write=84437 bw_util=0.02762
n_activity=913914 dram_eff=0.4977
bk0: 8960a 16389978i bk1: 8960a 16385118i bk2: 8960a 16391232i bk3: 8960a 16385576i bk4: 8960a 16388956i bk5: 8960a 16385045i bk6: 8960a 16389713i bk7: 8960a 16385228i bk8: 8960a 16390838i bk9: 8960a 16384967i bk10: 8768a 16387507i bk11: 8768a 16384187i bk12: 8960a 16386500i bk13: 8960a 16381786i bk14: 8964a 16387516i bk15: 8964a 16382054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0786517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219886 n_act=10066 n_pre=10050 n_req=72947 n_rd=142984 n_write=84501 bw_util=0.02763
n_activity=913712 dram_eff=0.4979
bk0: 8960a 16389889i bk1: 8960a 16385456i bk2: 8960a 16389868i bk3: 8960a 16386542i bk4: 8960a 16389590i bk5: 8960a 16385642i bk6: 8960a 16389179i bk7: 8960a 16383898i bk8: 8960a 16388919i bk9: 8960a 16384702i bk10: 8768a 16389070i bk11: 8768a 16384202i bk12: 8960a 16386024i bk13: 8960a 16381331i bk14: 8964a 16386988i bk15: 8964a 16380278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0789285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16219263 n_act=10354 n_pre=10338 n_req=72946 n_rd=142984 n_write=84548 bw_util=0.02763
n_activity=916127 dram_eff=0.4967
bk0: 8960a 16390906i bk1: 8960a 16384737i bk2: 8960a 16388690i bk3: 8960a 16385018i bk4: 8960a 16389275i bk5: 8960a 16383810i bk6: 8960a 16389525i bk7: 8960a 16384842i bk8: 8960a 16390229i bk9: 8960a 16384475i bk10: 8768a 16387957i bk11: 8768a 16383659i bk12: 8960a 16385502i bk13: 8960a 16383067i bk14: 8964a 16385240i bk15: 8964a 16379519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794169
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16467487 n_nop=16218438 n_act=10815 n_pre=10799 n_req=72939 n_rd=142980 n_write=84455 bw_util=0.02762
n_activity=918063 dram_eff=0.4955
bk0: 8960a 16388616i bk1: 8960a 16383161i bk2: 8960a 16389233i bk3: 8960a 16383064i bk4: 8960a 16389335i bk5: 8960a 16384239i bk6: 8960a 16388126i bk7: 8960a 16384617i bk8: 8960a 16390559i bk9: 8960a 16384705i bk10: 8768a 16388057i bk11: 8768a 16383476i bk12: 8960a 16386692i bk13: 8960a 16381617i bk14: 8964a 16385780i bk15: 8960a 16379824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37780, Reservation_fails = 16
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 38465, Reservation_fails = 13
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 37847, Reservation_fails = 19
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 38490, Reservation_fails = 20
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 37715, Reservation_fails = 11
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 38335, Reservation_fails = 16
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 37693, Reservation_fails = 16
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 38371, Reservation_fails = 22
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 37730, Reservation_fails = 17
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 38517, Reservation_fails = 12
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37764, Reservation_fails = 23
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 38446, Reservation_fails = 16
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37872, Reservation_fails = 19
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 38472, Reservation_fails = 17
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37659, Reservation_fails = 21
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 38370, Reservation_fails = 19
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37745, Reservation_fails = 13
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 38375, Reservation_fails = 17
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37730, Reservation_fails = 24
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 38406, Reservation_fails = 13
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 37782, Reservation_fails = 19
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 38456, Reservation_fails = 19
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 838020
L2_total_cache_reservation_fails = 382
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 515315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 372
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9567
	minimum = 6
	maximum = 510
Network latency average = 11.7113
	minimum = 6
	maximum = 432
Slowest packet = 2747984
Flit latency average = 11.6671
	minimum = 6
	maximum = 432
Slowest flit = 5853395
Fragmentation average = 3.2893e-06
	minimum = 0
	maximum = 2
Injected packet rate average = 0.0327653
	minimum = 0.0278131 (at node 6)
	maximum = 0.0375506 (at node 29)
Accepted packet rate average = 0.0327653
	minimum = 0.0278131 (at node 6)
	maximum = 0.0375506 (at node 29)
Injected flit rate average = 0.0698059
	minimum = 0.0420753 (at node 6)
	maximum = 0.104405 (at node 41)
Accepted flit rate average= 0.0698059
	minimum = 0.0547999 (at node 46)
	maximum = 0.0822825 (at node 25)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4928 (4 samples)
	minimum = 6 (4 samples)
	maximum = 385 (4 samples)
Network latency average = 11.4134 (4 samples)
	minimum = 6 (4 samples)
	maximum = 338 (4 samples)
Flit latency average = 11.2468 (4 samples)
	minimum = 6 (4 samples)
	maximum = 338 (4 samples)
Fragmentation average = 1.34313e-05 (4 samples)
	minimum = 0 (4 samples)
	maximum = 12 (4 samples)
Injected packet rate average = 0.0248634 (4 samples)
	minimum = 0.0211739 (4 samples)
	maximum = 0.028497 (4 samples)
Accepted packet rate average = 0.0248634 (4 samples)
	minimum = 0.0211739 (4 samples)
	maximum = 0.028497 (4 samples)
Injected flit rate average = 0.0529714 (4 samples)
	minimum = 0.0319257 (4 samples)
	maximum = 0.079233 (4 samples)
Accepted flit rate average = 0.0529714 (4 samples)
	minimum = 0.0415855 (4 samples)
	maximum = 0.062294 (4 samples)
Injected packet size average = 2.13049 (4 samples)
Accepted packet size average = 2.13049 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 50 min, 12 sec (13812 sec)
gpgpu_simulation_rate = 120320 (inst/sec)
gpgpu_simulation_rate = 706 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 65972 Tlb_hit: 55671 Tlb_miss: 10301 Tlb_hit_rate: 0.843858
Shader1: Tlb_access: 66064 Tlb_hit: 55478 Tlb_miss: 10586 Tlb_hit_rate: 0.839761
Shader2: Tlb_access: 65544 Tlb_hit: 54971 Tlb_miss: 10573 Tlb_hit_rate: 0.838688
Shader3: Tlb_access: 65028 Tlb_hit: 54662 Tlb_miss: 10366 Tlb_hit_rate: 0.840592
Shader4: Tlb_access: 65152 Tlb_hit: 54638 Tlb_miss: 10514 Tlb_hit_rate: 0.838624
Shader5: Tlb_access: 66232 Tlb_hit: 55886 Tlb_miss: 10346 Tlb_hit_rate: 0.843792
Shader6: Tlb_access: 63620 Tlb_hit: 53437 Tlb_miss: 10183 Tlb_hit_rate: 0.839940
Shader7: Tlb_access: 66572 Tlb_hit: 55958 Tlb_miss: 10614 Tlb_hit_rate: 0.840564
Shader8: Tlb_access: 65168 Tlb_hit: 55018 Tlb_miss: 10150 Tlb_hit_rate: 0.844249
Shader9: Tlb_access: 63336 Tlb_hit: 52930 Tlb_miss: 10406 Tlb_hit_rate: 0.835702
Shader10: Tlb_access: 64588 Tlb_hit: 54170 Tlb_miss: 10418 Tlb_hit_rate: 0.838701
Shader11: Tlb_access: 64640 Tlb_hit: 54400 Tlb_miss: 10240 Tlb_hit_rate: 0.841584
Shader12: Tlb_access: 64604 Tlb_hit: 54125 Tlb_miss: 10479 Tlb_hit_rate: 0.837796
Shader13: Tlb_access: 65812 Tlb_hit: 55126 Tlb_miss: 10686 Tlb_hit_rate: 0.837628
Shader14: Tlb_access: 65008 Tlb_hit: 54471 Tlb_miss: 10537 Tlb_hit_rate: 0.837912
Shader15: Tlb_access: 66452 Tlb_hit: 55756 Tlb_miss: 10696 Tlb_hit_rate: 0.839042
Shader16: Tlb_access: 64988 Tlb_hit: 54403 Tlb_miss: 10585 Tlb_hit_rate: 0.837124
Shader17: Tlb_access: 65792 Tlb_hit: 54993 Tlb_miss: 10799 Tlb_hit_rate: 0.835862
Shader18: Tlb_access: 65916 Tlb_hit: 55658 Tlb_miss: 10258 Tlb_hit_rate: 0.844378
Shader19: Tlb_access: 65188 Tlb_hit: 54775 Tlb_miss: 10413 Tlb_hit_rate: 0.840262
Shader20: Tlb_access: 65448 Tlb_hit: 54678 Tlb_miss: 10770 Tlb_hit_rate: 0.835442
Shader21: Tlb_access: 64636 Tlb_hit: 54202 Tlb_miss: 10434 Tlb_hit_rate: 0.838573
Shader22: Tlb_access: 65256 Tlb_hit: 54745 Tlb_miss: 10511 Tlb_hit_rate: 0.838927
Shader23: Tlb_access: 63704 Tlb_hit: 53340 Tlb_miss: 10364 Tlb_hit_rate: 0.837310
Shader24: Tlb_access: 64764 Tlb_hit: 54152 Tlb_miss: 10612 Tlb_hit_rate: 0.836144
Shader25: Tlb_access: 66012 Tlb_hit: 55647 Tlb_miss: 10365 Tlb_hit_rate: 0.842983
Shader26: Tlb_access: 64736 Tlb_hit: 54278 Tlb_miss: 10458 Tlb_hit_rate: 0.838452
Shader27: Tlb_access: 63864 Tlb_hit: 53612 Tlb_miss: 10252 Tlb_hit_rate: 0.839471
Tlb_tot_access: 1824096 Tlb_tot_hit: 1531180, Tlb_tot_miss: 292916, Tlb_tot_hit_rate: 0.839419
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:10301 Page_hit: 2258 Page_miss: 8043 Page_hit_rate: 0.219202
Shader1: Page_table_access:10586 Page_hit: 2437 Page_miss: 8149 Page_hit_rate: 0.230210
Shader2: Page_table_access:10573 Page_hit: 2376 Page_miss: 8197 Page_hit_rate: 0.224723
Shader3: Page_table_access:10366 Page_hit: 2306 Page_miss: 8060 Page_hit_rate: 0.222458
Shader4: Page_table_access:10514 Page_hit: 2368 Page_miss: 8146 Page_hit_rate: 0.225224
Shader5: Page_table_access:10346 Page_hit: 2416 Page_miss: 7930 Page_hit_rate: 0.233520
Shader6: Page_table_access:10183 Page_hit: 2308 Page_miss: 7875 Page_hit_rate: 0.226652
Shader7: Page_table_access:10614 Page_hit: 2362 Page_miss: 8252 Page_hit_rate: 0.222536
Shader8: Page_table_access:10150 Page_hit: 2374 Page_miss: 7776 Page_hit_rate: 0.233892
Shader9: Page_table_access:10406 Page_hit: 2314 Page_miss: 8092 Page_hit_rate: 0.222372
Shader10: Page_table_access:10418 Page_hit: 2466 Page_miss: 7952 Page_hit_rate: 0.236706
Shader11: Page_table_access:10240 Page_hit: 2466 Page_miss: 7774 Page_hit_rate: 0.240820
Shader12: Page_table_access:10479 Page_hit: 2376 Page_miss: 8103 Page_hit_rate: 0.226739
Shader13: Page_table_access:10686 Page_hit: 2659 Page_miss: 8027 Page_hit_rate: 0.248830
Shader14: Page_table_access:10537 Page_hit: 2430 Page_miss: 8107 Page_hit_rate: 0.230616
Shader15: Page_table_access:10696 Page_hit: 2417 Page_miss: 8279 Page_hit_rate: 0.225972
Shader16: Page_table_access:10585 Page_hit: 2514 Page_miss: 8071 Page_hit_rate: 0.237506
Shader17: Page_table_access:10799 Page_hit: 2438 Page_miss: 8361 Page_hit_rate: 0.225762
Shader18: Page_table_access:10258 Page_hit: 2269 Page_miss: 7989 Page_hit_rate: 0.221193
Shader19: Page_table_access:10413 Page_hit: 2406 Page_miss: 8007 Page_hit_rate: 0.231057
Shader20: Page_table_access:10770 Page_hit: 2440 Page_miss: 8330 Page_hit_rate: 0.226555
Shader21: Page_table_access:10434 Page_hit: 2436 Page_miss: 7998 Page_hit_rate: 0.233468
Shader22: Page_table_access:10511 Page_hit: 2291 Page_miss: 8220 Page_hit_rate: 0.217962
Shader23: Page_table_access:10364 Page_hit: 2321 Page_miss: 8043 Page_hit_rate: 0.223948
Shader24: Page_table_access:10612 Page_hit: 2539 Page_miss: 8073 Page_hit_rate: 0.239257
Shader25: Page_table_access:10365 Page_hit: 2422 Page_miss: 7943 Page_hit_rate: 0.233671
Shader26: Page_table_access:10458 Page_hit: 2430 Page_miss: 8028 Page_hit_rate: 0.232358
Shader27: Page_table_access:10252 Page_hit: 2337 Page_miss: 7915 Page_hit_rate: 0.227956
Page_table_tot_access: 292916 Page_tot_hit: 67176, Page_tot_miss 225740, Page_tot_hit_rate: 0.229335 Page_tot_fault: 2137 Page_tot_pending: 223603
Total_memory_access_page_fault: 2137, Average_latency: 4434655.000000
========================================Page thrashing statistics==============================
Page_validate: 3073 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.131660
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  8255749 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(5424.442383)
F:   223848----T:   226453 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   226453----T:   229058 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   229058----T:   231663 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   231663----T:   234268 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   234268----T:   236873 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236873----T:   239478 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   239478----T:   242083 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   242083----T:   244688 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   244688----T:   247293 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247293----T:   249898 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249898----T:   252503 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   252503----T:   255108 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   255108----T:   257713 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257713----T:   260318 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260318----T:   262923 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262923----T:   265528 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   265528----T:   268133 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   268133----T:   270738 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270738----T:   273343 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   273343----T:   275948 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275948----T:   278553 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278553----T:   281158 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281158----T:   283763 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   283763----T:   286368 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286368----T:   288973 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288973----T:   291578 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   291578----T:   294183 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   294183----T:   296788 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296788----T:   299393 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299393----T:   301998 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301998----T:   304603 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304603----T:   307208 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   307208----T:   309813 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309813----T:   312418 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312418----T:   315023 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315023----T:   317628 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317628----T:   320233 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   320233----T:   322838 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322838----T:   325443 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325443----T:   328048 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   328048----T:   330653 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330653----T:   333258 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333258----T:   335863 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335863----T:   338468 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338468----T:   341073 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   341073----T:   343678 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343678----T:   346283 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   346283----T:   348888 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348888----T:   351493 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   351493----T:   354098 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   354098----T:   356703 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356703----T:   359308 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   359308----T:   361913 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361913----T:   364518 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   364518----T:   367123 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   367123----T:   369728 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369728----T:   372333 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372333----T:   374938 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374938----T:   377543 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377543----T:   380148 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   380148----T:   382753 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382753----T:   385358 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385358----T:   387963 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387963----T:   390568 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   390568----T:   393173 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   393173----T:   395778 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395778----T:   398383 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398383----T:   400988 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400988----T:   403593 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403593----T:   406198 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   406198----T:   408803 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408803----T:   411408 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   411408----T:   414013 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   414013----T:   416618 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416618----T:   419223 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419223----T:   421828 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421828----T:   424433 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   424433----T:   427038 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   427038----T:   429643 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   429643----T:   432248 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   432248----T:   434853 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434853----T:   437458 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   437458----T:   440063 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   440063----T:   442668 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442668----T:   445273 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   445273----T:   447878 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447878----T:   450483 	 St: c0917000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450483----T:   453088 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   453088----T:   455693 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   455693----T:   458298 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   458298----T:   460903 	 St: c08e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460903----T:   463508 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463508----T:   466113 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   466113----T:   468718 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   468718----T:   471323 	 St: c08d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471323----T:   473928 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473928----T:   476533 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   476533----T:   479138 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   479138----T:   481743 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   481743----T:   484348 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   484348----T:   486953 	 St: c08cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486953----T:   489558 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   489558----T:   492163 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   492163----T:   494768 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494768----T:   497373 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   497373----T:   499978 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499978----T:   502583 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   502583----T:   505188 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   505188----T:   507793 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507793----T:   510398 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   510398----T:   513003 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   513003----T:   515608 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   515608----T:   518213 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   518213----T:   520818 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520818----T:   523423 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   523423----T:   526028 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   526028----T:   528633 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528633----T:   531238 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   531238----T:   533843 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533843----T:   536448 	 St: c0921000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   536448----T:   539053 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   539053----T:   541658 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   541658----T:   544263 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   544263----T:   546868 	 St: c09dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546868----T:   549473 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   549473----T:   552078 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   552078----T:   554683 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   554683----T:   557288 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557288----T:   559893 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559893----T:   562498 	 St: c09e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   562498----T:   565103 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   565103----T:   567708 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567708----T:   570313 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   570313----T:   572918 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572918----T:   575523 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575523----T:   578128 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   578128----T:   580733 	 St: c08e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580733----T:   583338 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   583338----T:   585943 	 St: c09fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585943----T:   588548 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   588548----T:   591153 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   591153----T:   593758 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593758----T:   596363 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   596363----T:   598968 	 St: c0901000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598968----T:   601573 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   601573----T:   604178 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   604178----T:   606783 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   606783----T:   609388 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   609388----T:   611993 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611993----T:   614598 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   614598----T:   617203 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   617203----T:   619808 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619808----T:   622413 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   622413----T:   625018 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   625018----T:   627623 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   627623----T:   630228 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   630228----T:   632833 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632833----T:   635438 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   635438----T:   638043 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638043----T:   640648 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   640648----T:   643253 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   643253----T:   645858 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645858----T:   648463 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   648463----T:   651068 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   651068----T:   653673 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   653673----T:   656278 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   656278----T:   658883 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658883----T:   661488 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   661488----T:   664093 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   664093----T:   666698 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   666698----T:   669303 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669303----T:   671908 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671908----T:   674513 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   674513----T:   677118 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   677118----T:   679723 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679723----T:   682328 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   682328----T:   684933 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684933----T:   687538 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   687538----T:   690143 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   690143----T:   692748 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692748----T:   695353 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   695353----T:   697958 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697958----T:   700563 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   700563----T:   703168 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   703168----T:   705773 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705773----T:   708378 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708378----T:   710983 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710983----T:   713588 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713588----T:   716193 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   716193----T:   718798 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718798----T:   721403 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721403----T:   724008 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   724008----T:   726613 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   726613----T:   729218 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   729218----T:   731823 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731823----T:   734428 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734428----T:   737033 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   737033----T:   739638 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739638----T:   742243 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   742243----T:   744848 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744848----T:   747453 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   747453----T:   750058 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   750058----T:   752663 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752663----T:   755268 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   755268----T:   757873 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757873----T:   760478 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760478----T:   763083 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   763083----T:   765688 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765688----T:   768293 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   768293----T:   770898 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770898----T:   773503 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773503----T:   776108 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777100----T:   779705 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   779705----T:   782310 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   782310----T:   784915 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   784915----T:   787520 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   787520----T:   790125 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   790125----T:   792730 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   792730----T:   795335 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   795335----T:   797940 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   797940----T:   800545 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   800545----T:   803150 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   803150----T:   805755 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   805755----T:   808360 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   808360----T:   810965 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810965----T:   813570 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813570----T:   816175 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   816175----T:   818780 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   818780----T:   821385 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821385----T:   823990 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   823990----T:   826595 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   826595----T:   829200 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   829200----T:   831805 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   831805----T:   834410 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834410----T:   837015 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837015----T:   839620 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839620----T:   842225 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842225----T:   844830 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   844830----T:   847435 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847435----T:   850040 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850040----T:   852645 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   852645----T:   855250 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855250----T:   857855 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   857855----T:   860460 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860460----T:   863065 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863065----T:   865670 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   865670----T:   868275 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868275----T:   870880 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870880----T:   873485 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873485----T:   876090 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876090----T:   878695 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878695----T:   881300 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881300----T:   883905 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   883905----T:   886510 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886510----T:   889115 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889115----T:   891720 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891720----T:   894325 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   894325----T:   896930 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896930----T:   899535 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899535----T:   902140 	 St: c08e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902140----T:   904745 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   904745----T:   907350 	 St: c09ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   907350----T:   909955 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909955----T:   912560 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   912560----T:   915165 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   915165----T:   917770 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   917770----T:   920375 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   920375----T:   922980 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   922980----T:   925585 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   925585----T:   928190 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   928190----T:   930795 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   930795----T:   933400 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   933400----T:   936005 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936005----T:   938610 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938610----T:   941215 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   941215----T:   943820 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   943820----T:   946425 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946425----T:   949030 	 St: c0923000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949030----T:   951635 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   951635----T:   954240 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   954240----T:   956845 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956845----T:   959450 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   959450----T:   962055 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962055----T:   964660 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   964660----T:   967265 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   967265----T:   969870 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   969870----T:   972475 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   972475----T:   975080 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   975080----T:   977685 	 St: c09c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   977685----T:   980290 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   980290----T:   982895 	 St: c0914000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   982895----T:   985500 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   985500----T:   988105 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   988105----T:   990710 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   990710----T:   993315 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   993315----T:   995920 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   995920----T:   998525 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998525----T:  1001130 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1001130----T:  1003735 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1003735----T:  1006340 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1006340----T:  1008945 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1008945----T:  1011550 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1011550----T:  1014155 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1014155----T:  1016760 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1016760----T:  1019365 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1019365----T:  1021970 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1021970----T:  1024575 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1024575----T:  1027180 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1027180----T:  1029785 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1029785----T:  1032390 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1032390----T:  1034995 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1034995----T:  1037600 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1037600----T:  1040205 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1040205----T:  1042810 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1042810----T:  1045415 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1045415----T:  1048020 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048020----T:  1050625 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1050625----T:  1053230 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1053230----T:  1055835 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1055835----T:  1058440 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1058440----T:  1061045 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061045----T:  1063650 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1063650----T:  1066255 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1066255----T:  1068860 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1068860----T:  1071465 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1071465----T:  1074070 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1074070----T:  1076675 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1076675----T:  1079280 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1079280----T:  1081885 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1081885----T:  1084490 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085055----T:  1087660 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1087660----T:  1090265 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090265----T:  1092870 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1092870----T:  1095475 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095475----T:  1098080 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098080----T:  1100685 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1100685----T:  1103290 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103290----T:  1105895 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1105895----T:  1108500 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108500----T:  1111105 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111105----T:  1113710 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1113710----T:  1116315 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116315----T:  1118920 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1118920----T:  1121525 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121525----T:  1124130 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124130----T:  1126735 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1126735----T:  1129340 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129340----T:  1131945 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1131945----T:  1134550 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1134550----T:  1137155 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137155----T:  1139760 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1139760----T:  1142365 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142365----T:  1144970 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1144970----T:  1147575 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1147575----T:  1150180 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150180----T:  1152785 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1152785----T:  1155390 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155390----T:  1157995 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1157995----T:  1160600 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1160600----T:  1163205 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163205----T:  1165810 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1165810----T:  1168415 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168415----T:  1171020 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171020----T:  1173625 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1173625----T:  1176230 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176230----T:  1178835 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1178835----T:  1181440 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181440----T:  1184045 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1184045----T:  1186650 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1186650----T:  1189255 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1189255----T:  1191860 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1191860----T:  1194465 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1194465----T:  1197070 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1197070----T:  1199675 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1199675----T:  1202280 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1202280----T:  1204885 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1204885----T:  1207490 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1207490----T:  1210095 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210095----T:  1212700 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1212700----T:  1215305 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1215305----T:  1217910 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1217910----T:  1220515 	 St: c094e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1220515----T:  1223120 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223120----T:  1225725 	 St: c09e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1225725----T:  1228330 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1228330----T:  1230935 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1230935----T:  1233540 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1233540----T:  1236145 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236145----T:  1238750 	 St: c0938000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1238750----T:  1241355 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1241355----T:  1243960 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1243960----T:  1246565 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1246565----T:  1249170 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249170----T:  1251775 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1251775----T:  1254380 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1254380----T:  1256985 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256985----T:  1259590 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1259590----T:  1262195 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1262195----T:  1264800 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1264800----T:  1267405 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1267405----T:  1270010 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270010----T:  1272615 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1272615----T:  1275220 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1275220----T:  1277825 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1277825----T:  1280430 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1280430----T:  1283035 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1283035----T:  1285640 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1285640----T:  1288245 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288245----T:  1290850 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1290850----T:  1293455 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1293455----T:  1296060 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1296060----T:  1298665 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1298665----T:  1301270 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1301270----T:  1303875 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1303875----T:  1306480 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1306480----T:  1309085 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1309085----T:  1311690 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1311690----T:  1314295 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1314295----T:  1316900 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1316900----T:  1319505 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1319505----T:  1322110 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1322110----T:  1324715 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324715----T:  1327320 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1327320----T:  1329925 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1329925----T:  1332530 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1332530----T:  1335135 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335135----T:  1337740 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1337740----T:  1340345 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1340345----T:  1342950 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1342950----T:  1345555 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1345555----T:  1348160 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1348160----T:  1350765 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1350765----T:  1353370 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1353370----T:  1355975 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1355975----T:  1358580 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1358580----T:  1361185 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1361185----T:  1363790 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1363790----T:  1366395 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1366395----T:  1369000 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1369421----T:  1372026 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1372026----T:  1374631 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374631----T:  1377236 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1377236----T:  1379841 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1379841----T:  1382446 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1382446----T:  1385051 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1385051----T:  1387656 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1387656----T:  1390261 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1390261----T:  1392866 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1392866----T:  1395471 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395471----T:  1398076 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1398076----T:  1400681 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1400681----T:  1403286 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1403286----T:  1405891 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1405891----T:  1408496 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408496----T:  1411101 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1411101----T:  1413706 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1413706----T:  1416311 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416311----T:  1418916 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1418916----T:  1421521 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421521----T:  1424126 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424126----T:  1426731 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1426731----T:  1429336 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429336----T:  1431941 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1431941----T:  1434546 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434546----T:  1437151 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437151----T:  1439756 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1439756----T:  1442361 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442361----T:  1444966 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1444966----T:  1447571 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447571----T:  1450176 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450176----T:  1452781 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1452781----T:  1455386 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455386----T:  1457991 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1457991----T:  1460596 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460596----T:  1463201 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1463201----T:  1465806 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465806----T:  1468411 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468411----T:  1471016 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1471016----T:  1473621 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473621----T:  1476226 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476226----T:  1478831 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1478831----T:  1481436 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481436----T:  1484041 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1484041----T:  1486646 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486646----T:  1489251 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1489251----T:  1491856 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1491856----T:  1494461 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494461----T:  1497066 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1497066----T:  1499671 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499671----T:  1502276 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502276----T:  1504881 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1504881----T:  1507486 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507486----T:  1510091 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1510091----T:  1512696 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1512696----T:  1515301 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515301----T:  1517906 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1517906----T:  1520511 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520511----T:  1523116 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523116----T:  1525721 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1525721----T:  1528326 	 St: c09f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528326----T:  1530931 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1530931----T:  1533536 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533536----T:  1536141 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1536141----T:  1538746 	 St: c094c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538746----T:  1541351 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541351----T:  1543956 	 St: c09d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1543956----T:  1546561 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546561----T:  1549166 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549166----T:  1551771 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1551771----T:  1554376 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554376----T:  1556981 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556981----T:  1559586 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559586----T:  1562191 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562191----T:  1564796 	 St: c09e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564796----T:  1567401 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567401----T:  1570006 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1570006----T:  1572611 	 St: c08c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572611----T:  1575216 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575216----T:  1577821 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577821----T:  1580426 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580426----T:  1583031 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1583031----T:  1585636 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585636----T:  1588241 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588241----T:  1590846 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590846----T:  1593451 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593451----T:  1596056 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1596056----T:  1598661 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598661----T:  1601266 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601266----T:  1603871 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603871----T:  1606476 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606476----T:  1609081 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1609081----T:  1611686 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611686----T:  1614291 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614291----T:  1616896 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616896----T:  1619501 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619501----T:  1622106 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622106----T:  1624711 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624711----T:  1627316 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627316----T:  1629921 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629921----T:  1632526 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632526----T:  1635131 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635131----T:  1637736 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637736----T:  1640341 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640341----T:  1642946 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642946----T:  1645551 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645551----T:  1648156 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648156----T:  1650761 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650761----T:  1653366 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653366----T:  1655971 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655971----T:  1658576 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658576----T:  1661181 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661181----T:  1663786 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663786----T:  1666391 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666391----T:  1668996 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668996----T:  1671601 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671601----T:  1674206 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674206----T:  1676811 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676811----T:  1679416 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679416----T:  1682021 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682021----T:  1684626 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684626----T:  1687231 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687231----T:  1689836 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689836----T:  1692441 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692441----T:  1695046 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695046----T:  1697651 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697651----T:  1700256 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700256----T:  1702861 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702861----T:  1705466 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705466----T:  1708071 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708071----T:  1710676 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1710676----T:  1713281 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713281----T:  1715886 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1715886----T:  1718491 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718491----T:  1721096 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721096----T:  1723701 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723701----T:  1726306 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726306----T:  1728911 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1728911----T:  1731516 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731516----T:  1734121 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734121----T:  1736726 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1737588----T:  1740193 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1740193----T:  1742798 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1742798----T:  1745403 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1745403----T:  1748008 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1748008----T:  1750613 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1750613----T:  1753218 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1753218----T:  1755823 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1755823----T:  1758428 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1758428----T:  1761033 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1761033----T:  1763638 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1763638----T:  1766243 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1766243----T:  1768848 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1768848----T:  1771453 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1771453----T:  1774058 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1774058----T:  1776663 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1776663----T:  1779268 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1779268----T:  1781873 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781873----T:  1784478 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1784478----T:  1787083 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1787083----T:  1789688 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1789688----T:  1792293 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1792293----T:  1794898 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1794898----T:  1797503 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1797503----T:  1800108 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1800108----T:  1802713 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1802713----T:  1805318 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1805318----T:  1807923 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807923----T:  1810528 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1810528----T:  1813133 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1813133----T:  1815738 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1815738----T:  1818343 	 St: c0944000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1818343----T:  1820948 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820948----T:  1823553 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823553----T:  1826158 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1826158----T:  1828763 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1828763----T:  1831368 	 St: c0949000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1831368----T:  1833973 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833973----T:  1836578 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836578----T:  1839183 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1839183----T:  1841788 	 St: c08e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1841788----T:  1844393 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1844393----T:  1846998 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846998----T:  1849603 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1849603----T:  1852208 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1852208----T:  1854813 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1854813----T:  1857418 	 St: c09da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1857418----T:  1860023 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1860023----T:  1862628 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1862628----T:  1865233 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1865233----T:  1867838 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1867838----T:  1870443 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1870443----T:  1873048 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1873048----T:  1875653 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1875653----T:  1878258 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1878258----T:  1880863 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1880863----T:  1883468 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1883468----T:  1886073 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1886073----T:  1888678 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1888678----T:  1891283 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1891283----T:  1893888 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1893888----T:  1896493 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1896493----T:  1899098 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1899098----T:  1901703 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901703----T:  1904308 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904308----T:  1906913 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1906913----T:  1909518 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1909518----T:  1912123 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1912123----T:  1914728 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1914728----T:  1917333 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1917333----T:  1919938 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919938----T:  1922543 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922543----T:  1925148 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1925148----T:  1927753 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1927753----T:  1930358 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1930358----T:  1932963 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932963----T:  1935568 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935568----T:  1938173 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1938173----T:  1940778 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940778----T:  1943383 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1943383----T:  1945988 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945988----T:  1948593 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948593----T:  1951198 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1951198----T:  1953803 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1953803----T:  1956408 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1956408----T:  1959013 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1959013----T:  1961618 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961618----T:  1964223 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1964223----T:  1966828 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1966828----T:  1969433 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1969433----T:  1972038 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1972038----T:  1974643 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1974643----T:  1977248 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1977248----T:  1979853 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979853----T:  1982458 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1982458----T:  1985063 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1985631----T:  1988236 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988236----T:  1990841 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990841----T:  1993446 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1993446----T:  1996051 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996051----T:  1998656 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1998656----T:  2001261 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001261----T:  2003866 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2003866----T:  2006471 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2006471----T:  2009076 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009076----T:  2011681 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2011681----T:  2014286 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014286----T:  2016891 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2016891----T:  2019496 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2019496----T:  2022101 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022101----T:  2024706 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024706----T:  2027311 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027311----T:  2029916 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2029916----T:  2032521 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2032521----T:  2035126 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035126----T:  2037731 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2037731----T:  2040336 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040336----T:  2042941 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2042941----T:  2045546 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045546----T:  2048151 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048151----T:  2050756 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2050756----T:  2053361 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053361----T:  2055966 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2055966----T:  2058571 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058571----T:  2061176 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061176----T:  2063781 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2063781----T:  2066386 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066386----T:  2068991 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2068991----T:  2071596 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071596----T:  2074201 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074201----T:  2076806 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076806----T:  2079411 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2079411----T:  2082016 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2082016----T:  2084621 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084621----T:  2087226 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087226----T:  2089831 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2089831----T:  2092436 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092436----T:  2095041 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2095041----T:  2097646 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097646----T:  2100251 	 St: c0929000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100251----T:  2102856 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2102856----T:  2105461 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105461----T:  2108066 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2108066----T:  2110671 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110671----T:  2113276 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113276----T:  2115881 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2115881----T:  2118486 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118486----T:  2121091 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2121091----T:  2123696 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123696----T:  2126301 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126301----T:  2128906 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2128906----T:  2131511 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131511----T:  2134116 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134116----T:  2136721 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136721----T:  2139326 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139326----T:  2141931 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141931----T:  2144536 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144536----T:  2147141 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2147141----T:  2149746 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149746----T:  2152351 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152351----T:  2154956 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154956----T:  2157561 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157561----T:  2160166 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160166----T:  2162771 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162771----T:  2165376 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2165376----T:  2167981 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2167981----T:  2170586 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170586----T:  2173191 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173191----T:  2175796 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175796----T:  2178401 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2178401----T:  2181006 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2181006----T:  2183611 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2183611----T:  2186216 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186216----T:  2188821 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188821----T:  2191426 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2191426----T:  2194031 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2194607----T:  2197212 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2197212----T:  2199817 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2199817----T:  2202422 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2202422----T:  2205027 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205027----T:  2207632 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2207632----T:  2210237 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2210237----T:  2212842 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2212842----T:  2215447 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2215447----T:  2218052 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218052----T:  2220657 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2220657----T:  2223262 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2223262----T:  2225867 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2225867----T:  2228472 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2228472----T:  2231077 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2231077----T:  2233682 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2233682----T:  2236287 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2236287----T:  2238892 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2238892----T:  2241497 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2241497----T:  2244102 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2244102----T:  2246707 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2246707----T:  2249312 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2249312----T:  2251917 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2251917----T:  2254522 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2254522----T:  2257127 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2257127----T:  2259732 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2259732----T:  2262337 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2262337----T:  2264942 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2264942----T:  2267547 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2267547----T:  2270152 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2270152----T:  2272757 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2272757----T:  2275362 	 St: c0927000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2275362----T:  2277967 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2277967----T:  2280572 	 St: c0916000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2280572----T:  2283177 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2283177----T:  2285782 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2285782----T:  2288387 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2288387----T:  2290992 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2290992----T:  2293597 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2293597----T:  2296202 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296202----T:  2298807 	 St: c091f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2298807----T:  2301412 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2301412----T:  2304017 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304017----T:  2306622 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2306622----T:  2309227 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2309227----T:  2311832 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2311832----T:  2314437 	 St: c0911000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2314437----T:  2317042 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317042----T:  2319647 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2319647----T:  2322252 	 St: c092d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2322252----T:  2324857 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2324857----T:  2327462 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327462----T:  2330067 	 St: c08bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330067----T:  2332672 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2332672----T:  2335277 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2335277----T:  2337882 	 St: c094f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2337882----T:  2340487 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2340487----T:  2343092 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2343092----T:  2345697 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2345697----T:  2348302 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2348302----T:  2350907 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350907----T:  2353512 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353512----T:  2356117 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2356117----T:  2358722 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358722----T:  2361327 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2361327----T:  2363932 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363932----T:  2366537 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366537----T:  2369142 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2369142----T:  2371747 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371747----T:  2374352 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374352----T:  2376957 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376957----T:  2379562 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379562----T:  2382167 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2382167----T:  2384772 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384772----T:  2387377 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387377----T:  2389982 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389982----T:  2392587 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392587----T:  2395192 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2395192----T:  2397797 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397797----T:  2400402 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400402----T:  2403007 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403007----T:  2405612 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405612----T:  2408217 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2408217----T:  2410822 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411175----T:  2413780 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413780----T:  2416385 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416385----T:  2418990 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418990----T:  2421595 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2421595----T:  2424200 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424200----T:  2426805 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426805----T:  2429410 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429410----T:  2432015 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432015----T:  2434620 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2434620----T:  2437225 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437225----T:  2439830 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439830----T:  2442435 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2442435----T:  2445040 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445040----T:  2447645 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2447645----T:  2450250 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450250----T:  2452855 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452855----T:  2455460 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455460----T:  2458065 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458065----T:  2460670 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460670----T:  2463275 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463275----T:  2465880 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465880----T:  2468485 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468485----T:  2471090 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471090----T:  2473695 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473695----T:  2476300 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476300----T:  2478905 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478905----T:  2481510 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481510----T:  2484115 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484115----T:  2486720 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2486720----T:  2489325 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489325----T:  2491930 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491930----T:  2494535 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494535----T:  2497140 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497140----T:  2499745 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2499745----T:  2502350 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502350----T:  2504955 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504955----T:  2507560 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2507560----T:  2510165 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510165----T:  2512770 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2512770----T:  2515375 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515375----T:  2517980 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517980----T:  2520585 	 St: c09f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520585----T:  2523190 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523190----T:  2525795 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2525795----T:  2528400 	 St: c08c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528400----T:  2531005 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531005----T:  2533610 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533610----T:  2536215 	 St: c08d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536215----T:  2538820 	 St: c08cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538820----T:  2541425 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541425----T:  2544030 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544030----T:  2546635 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546635----T:  2549240 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549240----T:  2551845 	 St: c09cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551845----T:  2554450 	 St: c08d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554450----T:  2557055 	 St: c08d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557055----T:  2559660 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559660----T:  2562265 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562265----T:  2564870 	 St: c09c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564870----T:  2567475 	 St: c08da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567475----T:  2570080 	 St: c09c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570080----T:  2572685 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572685----T:  2575290 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575290----T:  2577895 	 St: c08df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577895----T:  2580500 	 St: c08d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580500----T:  2583105 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583105----T:  2585710 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585710----T:  2588315 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588315----T:  2590920 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590920----T:  2593525 	 St: c08dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593525----T:  2596130 	 St: c08e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596130----T:  2598735 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598735----T:  2601340 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601340----T:  2603945 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603945----T:  2606550 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606550----T:  2609155 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609155----T:  2611760 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611760----T:  2614365 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614365----T:  2616970 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616970----T:  2619575 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619575----T:  2622180 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622180----T:  2624785 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624785----T:  2627390 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627390----T:  2629995 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629995----T:  2632600 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632600----T:  2635205 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635205----T:  2637810 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637810----T:  2640415 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640415----T:  2643020 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643020----T:  2645625 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645625----T:  2648230 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648230----T:  2650835 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650835----T:  2653440 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653440----T:  2656045 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656045----T:  2658650 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658650----T:  2661255 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661255----T:  2663860 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663860----T:  2666465 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666465----T:  2669070 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669070----T:  2671675 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671675----T:  2674280 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674280----T:  2676885 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676885----T:  2679490 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679490----T:  2682095 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682095----T:  2684700 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684700----T:  2687305 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687305----T:  2689910 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689910----T:  2692515 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692515----T:  2695120 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695120----T:  2697725 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698590----T:  2701195 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701195----T:  2703800 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703800----T:  2706405 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706405----T:  2709010 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2709010----T:  2711615 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711615----T:  2714220 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2714220----T:  2716825 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716825----T:  2719430 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719430----T:  2722035 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2722035----T:  2724640 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724640----T:  2727245 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2727245----T:  2729850 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729850----T:  2732455 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732455----T:  2735060 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2735060----T:  2737665 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737665----T:  2740270 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2740270----T:  2742875 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742875----T:  2745480 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745480----T:  2748085 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2748085----T:  2750690 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750690----T:  2753295 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753295----T:  2755900 	 St: c08fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755900----T:  2758505 	 St: c08f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758505----T:  2761110 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2761110----T:  2763715 	 St: c08fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763715----T:  2766320 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2766320----T:  2768925 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768925----T:  2771530 	 St: c08ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2771530----T:  2774135 	 St: c08eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2774135----T:  2776740 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776740----T:  2779345 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2779345----T:  2781950 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781950----T:  2784555 	 St: c08ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784555----T:  2787160 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2787160----T:  2789765 	 St: c08f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789765----T:  2792370 	 St: c09cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2792370----T:  2794975 	 St: c08f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794975----T:  2797580 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797580----T:  2800185 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2800185----T:  2802790 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802790----T:  2805395 	 St: c09ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2805395----T:  2808000 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2808000----T:  2810605 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2810605----T:  2813210 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2813210----T:  2815815 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815815----T:  2818420 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2818420----T:  2821025 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2821025----T:  2823630 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2823630----T:  2826235 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2826235----T:  2828840 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828840----T:  2831445 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2831445----T:  2834050 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2834050----T:  2836655 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2836655----T:  2839260 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2839260----T:  2841865 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841865----T:  2844470 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2844470----T:  2847075 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2847075----T:  2849680 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2849680----T:  2852285 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2852285----T:  2854890 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2854890----T:  2857495 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2857495----T:  2860100 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2860100----T:  2862705 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2862705----T:  2865310 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2865310----T:  2867915 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2867915----T:  2870520 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2870520----T:  2873125 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2873125----T:  2875730 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2875730----T:  2878335 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2878335----T:  2880940 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2881516----T:  2884121 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2884121----T:  2886726 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2886726----T:  2889331 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2889331----T:  2891936 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2891936----T:  2894541 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2894541----T:  2897146 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2897146----T:  2899751 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2899751----T:  2902356 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2902356----T:  2904961 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2904961----T:  2907566 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2907566----T:  2910171 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2910171----T:  2912776 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2912776----T:  2915381 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2915381----T:  2917986 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2917986----T:  2920591 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2920591----T:  2923196 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2923196----T:  2925801 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2925801----T:  2928406 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2928406----T:  2931011 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2931011----T:  2933616 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2933616----T:  2936221 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2936221----T:  2938826 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2938826----T:  2941431 	 St: c09f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2941431----T:  2944036 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2944036----T:  2946641 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2946641----T:  2949246 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2949246----T:  2951851 	 St: c0902000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2951851----T:  2954456 	 St: c0906000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2954456----T:  2957061 	 St: c0907000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2957061----T:  2959666 	 St: c0904000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2959666----T:  2962271 	 St: c0908000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2962271----T:  2964876 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2964876----T:  2967481 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2967481----T:  2970086 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2970086----T:  2972691 	 St: c09f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2972691----T:  2975296 	 St: c0912000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2975296----T:  2977901 	 St: c090c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2977901----T:  2980506 	 St: c090d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2980506----T:  2983111 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2983111----T:  2985716 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2985716----T:  2988321 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2988321----T:  2990926 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2990926----T:  2993531 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2993531----T:  2996136 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2996136----T:  2998741 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2998741----T:  3001346 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3001346----T:  3003951 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3003951----T:  3006556 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3006556----T:  3009161 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3009161----T:  3011766 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3011766----T:  3014371 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3014371----T:  3016976 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3016976----T:  3019581 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019581----T:  3022186 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3022186----T:  3024791 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3024791----T:  3027396 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3027396----T:  3030001 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030001----T:  3032606 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3032606----T:  3035211 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3035633----T:  3038238 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038238----T:  3040843 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3040843----T:  3043448 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043448----T:  3046053 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046053----T:  3048658 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3048658----T:  3051263 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051263----T:  3053868 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3053868----T:  3056473 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056473----T:  3059078 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059078----T:  3061683 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3061683----T:  3064288 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064288----T:  3066893 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3066893----T:  3069498 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069498----T:  3072103 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072103----T:  3074708 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074708----T:  3077313 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077313----T:  3079918 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3079918----T:  3082523 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082523----T:  3085128 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085128----T:  3087733 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087733----T:  3090338 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090338----T:  3092943 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3092943----T:  3095548 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095548----T:  3098153 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098153----T:  3100758 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100758----T:  3103363 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103363----T:  3105968 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3105968----T:  3108573 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108573----T:  3111178 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111178----T:  3113783 	 St: c092e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3113783----T:  3116388 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3116388----T:  3118993 	 St: c092f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3118993----T:  3121598 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3121598----T:  3124203 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3124203----T:  3126808 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3126808----T:  3129413 	 St: c0919000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3129413----T:  3132018 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3132018----T:  3134623 	 St: c091d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3134623----T:  3137228 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3137228----T:  3139833 	 St: c0922000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3139833----T:  3142438 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3142438----T:  3145043 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3145043----T:  3147648 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3147648----T:  3150253 	 St: c0924000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3150253----T:  3152858 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3152858----T:  3155463 	 St: c092c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3155463----T:  3158068 	 St: c0932000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3158068----T:  3160673 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3160673----T:  3163278 	 St: c0936000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3163278----T:  3165883 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3165883----T:  3168488 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3168488----T:  3171093 	 St: c09d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3171093----T:  3173698 	 St: c0934000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3173698----T:  3176303 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3176303----T:  3178908 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3178908----T:  3181513 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3181513----T:  3184118 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3184118----T:  3186723 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3186723----T:  3189328 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3189328----T:  3191933 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3191933----T:  3194538 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3194538----T:  3197143 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3197143----T:  3199748 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3199748----T:  3202353 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3202353----T:  3204958 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3204958----T:  3207563 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3207563----T:  3210168 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3210168----T:  3212773 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3212773----T:  3215378 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3215378----T:  3217983 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3217983----T:  3220588 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3220588----T:  3223193 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3223193----T:  3225798 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3225798----T:  3228403 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228403----T:  3231008 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3231008----T:  3233613 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3233613----T:  3236218 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3236218----T:  3238823 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3238823----T:  3241428 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241428----T:  3244033 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3244033----T:  3246638 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3246638----T:  3249243 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3249243----T:  3251848 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3251848----T:  3254453 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254453----T:  3257058 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3257058----T:  3259663 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3259663----T:  3262268 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3262268----T:  3264873 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3264873----T:  3267478 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3267478----T:  3270083 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271077----T:  3273682 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3273682----T:  3276287 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3276287----T:  3278892 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278892----T:  3281497 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3281497----T:  3284102 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284102----T:  3286707 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3286707----T:  3289312 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3289312----T:  3291917 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3291917----T:  3294522 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3294522----T:  3297127 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297127----T:  3299732 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3299732----T:  3302337 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3302337----T:  3304942 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3304942----T:  3307547 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3307547----T:  3310152 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310152----T:  3312757 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3312757----T:  3315362 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3315362----T:  3317967 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3317967----T:  3320572 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3320572----T:  3323177 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323177----T:  3325782 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3325782----T:  3328387 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3328387----T:  3330992 	 St: c093b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3330992----T:  3333597 	 St: c09fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3333597----T:  3336202 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336202----T:  3338807 	 St: c0943000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3338807----T:  3341412 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3341412----T:  3344017 	 St: c093c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344017----T:  3346622 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3346622----T:  3349227 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349227----T:  3351832 	 St: c0945000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3351832----T:  3354437 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3354437----T:  3357042 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357042----T:  3359647 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3359647----T:  3362252 	 St: c094b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362252----T:  3364857 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3364857----T:  3367462 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3367462----T:  3370067 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370067----T:  3372672 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3372672----T:  3375277 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3375277----T:  3377882 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3377882----T:  3380487 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3380487----T:  3383092 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383092----T:  3385697 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3385697----T:  3388302 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3388302----T:  3390907 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3390907----T:  3393512 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3393512----T:  3396117 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396117----T:  3398722 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3398722----T:  3401327 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3401327----T:  3403932 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3403932----T:  3406537 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3406537----T:  3409142 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409142----T:  3411747 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412679----T:  3415284 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415284----T:  3417889 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417889----T:  3420494 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420494----T:  3423099 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423099----T:  3425704 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425704----T:  3428309 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428309----T:  3430914 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430914----T:  3433519 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433519----T:  3436124 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436124----T:  3438729 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438729----T:  3441334 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441334----T:  3443939 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443939----T:  3446544 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446544----T:  3449149 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449149----T:  3451754 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451754----T:  3454359 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454359----T:  3456964 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456964----T:  3459569 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459569----T:  3462174 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462174----T:  3464779 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464779----T:  3467384 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467384----T:  3469989 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469989----T:  3472594 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472594----T:  3475199 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475199----T:  3477804 	 St: c09cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477804----T:  3480409 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480409----T:  3483014 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483014----T:  3485619 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485619----T:  3488224 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488224----T:  3490829 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490829----T:  3493434 	 St: c09d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493434----T:  3496039 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3496039----T:  3498644 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498644----T:  3501249 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501249----T:  3503854 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503854----T:  3506459 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506459----T:  3509064 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509064----T:  3511669 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511669----T:  3514274 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514274----T:  3516879 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516879----T:  3519484 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519484----T:  3522089 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522089----T:  3524694 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524694----T:  3527299 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527299----T:  3529904 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530459----T:  3533064 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3533064----T:  3535669 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3535669----T:  3538274 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3538274----T:  3540879 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540879----T:  3543484 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3543484----T:  3546089 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3546089----T:  3548694 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3548694----T:  3551299 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3551299----T:  3553904 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553904----T:  3556509 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3556509----T:  3559114 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3559114----T:  3561719 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3561719----T:  3564324 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3564324----T:  3566929 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566929----T:  3569534 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3569534----T:  3572139 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3572139----T:  3574744 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574744----T:  3577349 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577349----T:  3579954 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579954----T:  3582559 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582559----T:  3585164 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3585164----T:  3587769 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587769----T:  3590374 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3590374----T:  3592979 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592979----T:  3595584 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595584----T:  3598189 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3598189----T:  3600794 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600794----T:  3603399 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3603399----T:  3606004 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3606004----T:  3608609 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3608609----T:  3611214 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3611214----T:  3613819 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613819----T:  3616424 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3616424----T:  3619029 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3619029----T:  3621634 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621634----T:  3624239 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3624239----T:  3626844 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626844----T:  3629449 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3629449----T:  3632054 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3632054----T:  3634659 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3634659----T:  3637264 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3637264----T:  3639869 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639869----T:  3642474 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3642474----T:  3645079 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3645079----T:  3647684 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647684----T:  3650289 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3650289----T:  3652894 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652894----T:  3655499 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3655499----T:  3658104 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3658104----T:  3660709 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3660709----T:  3663314 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3663314----T:  3665919 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665919----T:  3668524 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3668524----T:  3671129 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3671129----T:  3673734 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3673734----T:  3676339 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3676729----T:  3679334 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3679334----T:  3681939 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3681939----T:  3684544 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3684544----T:  3687149 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3687149----T:  3689754 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3689754----T:  3692359 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3692359----T:  3694964 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3694964----T:  3697569 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3697569----T:  3700174 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3700174----T:  3702779 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3702779----T:  3705384 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3705384----T:  3707989 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3707989----T:  3710594 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3710594----T:  3713199 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3713199----T:  3715804 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3715804----T:  3718409 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3718409----T:  3721014 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3721014----T:  3723619 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3723619----T:  3726224 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3726224----T:  3728829 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3728829----T:  3731434 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3731434----T:  3734039 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3734039----T:  3736644 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3736644----T:  3739249 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3739249----T:  3741854 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3741854----T:  3744459 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3744459----T:  3747064 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3747064----T:  3749669 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3749669----T:  3752274 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3752274----T:  3754879 	 St: c09db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3754879----T:  3757484 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3757484----T:  3760089 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3760089----T:  3762694 	 St: c09de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3762694----T:  3765299 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3765299----T:  3767904 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3767904----T:  3770509 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3770509----T:  3773114 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3773114----T:  3775719 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3775719----T:  3778324 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3778324----T:  3780929 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3780929----T:  3783534 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3783534----T:  3786139 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3786139----T:  3788744 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3788744----T:  3791349 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3791349----T:  3793954 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3793954----T:  3796559 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3796559----T:  3799164 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3799164----T:  3801769 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3801769----T:  3804374 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3804374----T:  3806979 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3806979----T:  3809584 	 St: c09d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3809584----T:  3812189 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3812189----T:  3814794 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3814794----T:  3817399 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3817399----T:  3820004 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3820004----T:  3822609 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3822609----T:  3825214 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3825214----T:  3827819 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3827819----T:  3830424 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3830424----T:  3833029 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3833029----T:  3835634 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3835634----T:  3838239 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3838239----T:  3840844 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3840844----T:  3843449 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3843449----T:  3846054 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3846054----T:  3848659 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3848659----T:  3851264 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3851264----T:  3853869 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3853869----T:  3856474 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3856474----T:  3859079 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3859079----T:  3861684 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3861684----T:  3864289 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3864289----T:  3866894 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3866894----T:  3869499 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3869499----T:  3872104 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3872104----T:  3874709 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3874709----T:  3877314 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3877314----T:  3879919 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3879919----T:  3882524 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883383----T:  3885988 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3885988----T:  3888593 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888593----T:  3891198 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3891198----T:  3893803 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3893803----T:  3896408 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896408----T:  3899013 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3899013----T:  3901618 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3901618----T:  3904223 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3904223----T:  3906828 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3906828----T:  3909433 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3909433----T:  3912038 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3912038----T:  3914643 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3914643----T:  3917248 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3917248----T:  3919853 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3919853----T:  3922458 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3922458----T:  3925063 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3925063----T:  3927668 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3927668----T:  3930273 	 St: c09e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930273----T:  3932878 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3932878----T:  3935483 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3935483----T:  3938088 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3938088----T:  3940693 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3940693----T:  3943298 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943298----T:  3945903 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3945903----T:  3948508 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3948508----T:  3951113 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3951113----T:  3953718 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3953718----T:  3956323 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956323----T:  3958928 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3958928----T:  3961533 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3961533----T:  3964138 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3964138----T:  3966743 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3966743----T:  3969348 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3969348----T:  3971953 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3971953----T:  3974558 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3974558----T:  3977163 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977163----T:  3979768 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3979768----T:  3982373 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3982373----T:  3984978 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3984978----T:  3987583 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987583----T:  3990188 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3990188----T:  3992793 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3992793----T:  3995398 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3995967----T:  3998572 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3998572----T:  4001177 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4001177----T:  4003782 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003782----T:  4006387 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4006387----T:  4008992 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4008992----T:  4011597 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4011597----T:  4014202 	 St: c09c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4014202----T:  4016807 	 St: c09c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4016807----T:  4019412 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4019412----T:  4022017 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4022017----T:  4024622 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4024622----T:  4027227 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4027227----T:  4029832 	 St: c09c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029832----T:  4032437 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4032437----T:  4035042 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4035042----T:  4037647 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4037647----T:  4040252 	 St: c09d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4040252----T:  4042857 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042857----T:  4045462 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4045462----T:  4048067 	 St: c09c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4048067----T:  4050672 	 St: c09c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4050672----T:  4053277 	 St: c09c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4053277----T:  4055882 	 St: c09d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055882----T:  4058487 	 St: c09cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4058487----T:  4061092 	 St: c09d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4061092----T:  4063697 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4063697----T:  4066302 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4066302----T:  4068907 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068907----T:  4071512 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4071512----T:  4074117 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4074117----T:  4076722 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076722----T:  4079327 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4079327----T:  4081932 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081932----T:  4084537 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084889----T:  4087494 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4087494----T:  4090099 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4090099----T:  4092704 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4092704----T:  4095309 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4095309----T:  4097914 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4097914----T:  4100519 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100519----T:  4103124 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4103124----T:  4105729 	 St: c09d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4105729----T:  4108334 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4108334----T:  4110939 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4110939----T:  4113544 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4113544----T:  4116149 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4116149----T:  4118754 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4118754----T:  4121359 	 St: c09e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4121359----T:  4123964 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4123964----T:  4126569 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126569----T:  4129174 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4129174----T:  4131779 	 St: c09e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4131779----T:  4134384 	 St: c09ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4134384----T:  4136989 	 St: c09ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4136989----T:  4139594 	 St: c09f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4139594----T:  4142199 	 St: c09f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4142199----T:  4144804 	 St: c09f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4144804----T:  4147409 	 St: c09f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4147409----T:  4150014 	 St: c09d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4150014----T:  4152619 	 St: c09df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4152619----T:  4155224 	 St: c09dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4155224----T:  4157829 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4157829----T:  4160434 	 St: c09e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4160434----T:  4163039 	 St: c09e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4163039----T:  4165644 	 St: c09e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4165644----T:  4168249 	 St: c09ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4168249----T:  4170854 	 St: c09eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4170854----T:  4173459 	 St: c09ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4173459----T:  4176064 	 St: c09ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4176064----T:  4178669 	 St: c09f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4178669----T:  4181274 	 St: c09f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4181274----T:  4183879 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4183879----T:  4186484 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4186484----T:  4189089 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4189089----T:  4191694 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4191694----T:  4194299 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4194299----T:  4196904 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4196904----T:  4199509 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4199509----T:  4202114 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202114----T:  4204719 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4204719----T:  4207324 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4207324----T:  4209929 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209929----T:  4212534 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4212534----T:  4215139 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215139----T:  4217744 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218819----T:  4221424 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221424----T:  4224029 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4224029----T:  4226634 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226634----T:  4229239 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229239----T:  4231844 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231844----T:  4234449 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234449----T:  4237054 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4237054----T:  4239659 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4239659----T:  4242264 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242264----T:  4244869 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244869----T:  4247474 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4247474----T:  4250079 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4250079----T:  4252684 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4252684----T:  4255289 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255289----T:  4257894 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257894----T:  4260499 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260499----T:  4263104 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4263104----T:  4265709 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4265709----T:  4268314 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268314----T:  4270919 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270919----T:  4273524 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273524----T:  4276129 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4276129----T:  4278734 	 St: c09fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4278734----T:  4281339 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281339----T:  4283944 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283944----T:  4286549 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286549----T:  4289154 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4289154----T:  4291759 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4291759----T:  4294364 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294364----T:  4296969 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296969----T:  4299574 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299574----T:  4302179 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4302179----T:  4304784 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4304784----T:  4307389 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4307389----T:  4309994 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309994----T:  4312599 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312599----T:  4315204 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4315204----T:  4317809 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4317809----T:  4320414 	 St: c09fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320414----T:  4323019 	 St: c09ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4323019----T:  4325624 	 St: c0a02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325624----T:  4328229 	 St: c0a43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328229----T:  4330834 	 St: c0a03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330834----T:  4333439 	 St: c0b61000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333439----T:  4336044 	 St: c09fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4336044----T:  4338649 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338649----T:  4341254 	 St: c0bbc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341254----T:  4343859 	 St: c0a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343859----T:  4346464 	 St: c0ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346464----T:  4349069 	 St: c0a04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4349069----T:  4351674 	 St: c0a15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351674----T:  4354279 	 St: c0a05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354279----T:  4356884 	 St: c0b47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356884----T:  4359489 	 St: c0a06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359489----T:  4362094 	 St: c0b96000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4362094----T:  4364699 	 St: c0a07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4364699----T:  4367304 	 St: c0bf3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4367304----T:  4369909 	 St: c0a0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369909----T:  4372514 	 St: c0b9e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4372514----T:  4375119 	 St: c0a0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4375119----T:  4377724 	 St: c0b4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4377724----T:  4380329 	 St: c0a0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380329----T:  4382934 	 St: c0b0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382934----T:  4385539 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385539----T:  4388144 	 St: c0a7d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4388144----T:  4390749 	 St: c0a08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4390749----T:  4393354 	 St: c0a65000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393354----T:  4395959 	 St: c0a09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395959----T:  4398564 	 St: c0b99000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398564----T:  4401169 	 St: c0a0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4401169----T:  4403774 	 St: c0be6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4403774----T:  4406379 	 St: c0a0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406379----T:  4408984 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408984----T:  4411589 	 St: c0a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411589----T:  4414194 	 St: c0ac4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4414194----T:  4416799 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4416799----T:  4419404 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419404----T:  4422009 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4422009----T:  4424614 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424614----T:  4427219 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4427219----T:  4429824 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429824----T:  4432429 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432429----T:  4435034 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4435034----T:  4437639 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4437639----T:  4440244 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4440244----T:  4442849 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442849----T:  4445454 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4445454----T:  4448059 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4448059----T:  4450664 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4450664----T:  4453269 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4453269----T:  4455874 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4455874----T:  4458479 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458479----T:  4461084 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4461084----T:  4463689 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4463689----T:  4466294 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4466294----T:  4468899 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4468899----T:  4471504 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471504----T:  4474109 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4474109----T:  4476714 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4476714----T:  4479319 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479319----T:  4481924 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4481924----T:  4484529 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484529----T:  4487134 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487134----T:  4489739 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4489739----T:  4492344 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492344----T:  4494949 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4494949----T:  4497554 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497554----T:  4500159 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4501025----T:  4503630 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503630----T:  4506235 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4506235----T:  4508840 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508840----T:  4511445 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4511445----T:  4514050 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4514050----T:  4516655 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516655----T:  4519260 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4519260----T:  4521865 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521865----T:  4524470 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4524470----T:  4527075 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4527075----T:  4529680 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529680----T:  4532285 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4532285----T:  4534890 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4534890----T:  4537495 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4537495----T:  4540100 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4540100----T:  4542705 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542705----T:  4545310 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4545310----T:  4547915 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4547915----T:  4550520 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4550520----T:  4553125 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4553125----T:  4555730 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4555730----T:  4558335 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4558335----T:  4560940 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4560940----T:  4563545 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4563545----T:  4566150 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4566150----T:  4568755 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4568755----T:  4571360 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4571360----T:  4573965 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573965----T:  4576570 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4576570----T:  4579175 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4579175----T:  4581780 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4581780----T:  4584385 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4584385----T:  4586990 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4586990----T:  4589595 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589595----T:  4592200 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4592200----T:  4594805 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594805----T:  4597410 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4597410----T:  4600015 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4600015----T:  4602620 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4602620----T:  4605225 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4605225----T:  4607830 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607830----T:  4610435 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4610435----T:  4613040 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4613040----T:  4615645 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4615645----T:  4618250 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4618250----T:  4620855 	 St: c0a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620855----T:  4623460 	 St: c0bdd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4623460----T:  4626065 	 St: c0a13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4626065----T:  4628670 	 St: c0bcd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4628670----T:  4631275 	 St: c0a16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4631275----T:  4633880 	 St: c0b8d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4633880----T:  4636485 	 St: c0a17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4636485----T:  4639090 	 St: c0b30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4639090----T:  4641695 	 St: c0a1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4641695----T:  4644300 	 St: c0b6a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4644300----T:  4646905 	 St: c0a1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4646905----T:  4649510 	 St: c0b15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4649510----T:  4652115 	 St: c0a14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4652115----T:  4654720 	 St: c0a99000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4654720----T:  4657325 	 St: c0a18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4657325----T:  4659930 	 St: c0a4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4659930----T:  4662535 	 St: c0a19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4662535----T:  4665140 	 St: c0a32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4665140----T:  4667745 	 St: c0a1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4667745----T:  4670350 	 St: c0bf4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4670350----T:  4672955 	 St: c0a1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4672955----T:  4675560 	 St: c0ad1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4675560----T:  4678165 	 St: c0a1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4678165----T:  4680770 	 St: c0a9d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4680770----T:  4683375 	 St: c0a1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4683375----T:  4685980 	 St: c0a5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685980----T:  4688585 	 St: c0a22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688585----T:  4691190 	 St: c0bd1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4691190----T:  4693795 	 St: c0a23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693795----T:  4696400 	 St: c0b6e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4696400----T:  4699005 	 St: c0a26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4699005----T:  4701610 	 St: c0a5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4701610----T:  4704215 	 St: c0a27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4704215----T:  4706820 	 St: c0ab7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4706820----T:  4709425 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4709425----T:  4712030 	 St: c0a21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4712030----T:  4714635 	 St: c0a60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4714635----T:  4717240 	 St: c0a24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4717240----T:  4719845 	 St: c0a62000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4719845----T:  4722450 	 St: c0a25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4722450----T:  4725055 	 St: c0a28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4725055----T:  4727660 	 St: c0a37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4727660----T:  4730265 	 St: c0a29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4730265----T:  4732870 	 St: c0bd8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4732870----T:  4735475 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4735475----T:  4738080 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4738080----T:  4740685 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740685----T:  4743290 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4743290----T:  4745895 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4745895----T:  4748500 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4748500----T:  4751105 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4751105----T:  4753710 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4753710----T:  4756315 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4756315----T:  4758920 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758920----T:  4761525 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4761525----T:  4764130 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4764130----T:  4766735 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4766735----T:  4769340 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4769340----T:  4771945 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771945----T:  4774550 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4774550----T:  4777155 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4777155----T:  4779760 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4779760----T:  4782365 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4782365----T:  4784970 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4784970----T:  4787575 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4787575----T:  4790180 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4790180----T:  4792785 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4792785----T:  4795390 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4795390----T:  4797995 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4797995----T:  4800600 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4800600----T:  4803205 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4803205----T:  4805810 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4805810----T:  4808415 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4808415----T:  4811020 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4811020----T:  4813625 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4813625----T:  4816230 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4816230----T:  4818835 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4818835----T:  4821440 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4821440----T:  4824045 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4824045----T:  4826650 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4826650----T:  4829255 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4829255----T:  4831860 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4831860----T:  4834465 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4834465----T:  4837070 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4837070----T:  4839675 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4839675----T:  4842280 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4842280----T:  4844885 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4844885----T:  4847490 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848059----T:  4850664 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4850664----T:  4853269 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4853269----T:  4855874 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4855874----T:  4858479 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4858479----T:  4861084 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4861084----T:  4863689 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4863689----T:  4866294 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4866294----T:  4868899 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4868899----T:  4871504 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4871504----T:  4874109 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874109----T:  4876714 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4876714----T:  4879319 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4879319----T:  4881924 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4881924----T:  4884529 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4884529----T:  4887134 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4887134----T:  4889739 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4889739----T:  4892344 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4892344----T:  4894949 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4894949----T:  4897554 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4897554----T:  4900159 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4900159----T:  4902764 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4902764----T:  4905369 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4905369----T:  4907974 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4907974----T:  4910579 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4910579----T:  4913184 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4913184----T:  4915789 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4915789----T:  4918394 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4918394----T:  4920999 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4920999----T:  4923604 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4923604----T:  4926209 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4926209----T:  4928814 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4928814----T:  4931419 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4931419----T:  4934024 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4934024----T:  4936629 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4936629----T:  4939234 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4939234----T:  4941839 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4941839----T:  4944444 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4944444----T:  4947049 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4947049----T:  4949654 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4949654----T:  4952259 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4952259----T:  4954864 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4954864----T:  4957469 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4957469----T:  4960074 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4960074----T:  4962679 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4962679----T:  4965284 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4965284----T:  4967889 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4967889----T:  4970494 	 St: c0a2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4970494----T:  4973099 	 St: c0a6b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4973099----T:  4975704 	 St: c0a2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4975704----T:  4978309 	 St: c0b38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4978309----T:  4980914 	 St: c0a2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4980914----T:  4983519 	 St: c0bbe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4983519----T:  4986124 	 St: c0a2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4986124----T:  4988729 	 St: c0a33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4988729----T:  4991334 	 St: c0b16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4991334----T:  4993939 	 St: c0a2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4993939----T:  4996544 	 St: c0bfb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4996544----T:  4999149 	 St: c0a2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4999149----T:  5001754 	 St: c0a35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5001754----T:  5004359 	 St: c0a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5004359----T:  5006964 	 St: c0bab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5006964----T:  5009569 	 St: c0a31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5009569----T:  5012174 	 St: c0a6a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5012174----T:  5014779 	 St: c0a34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5014779----T:  5017384 	 St: c0aa9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5017384----T:  5019989 	 St: c0a36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5019989----T:  5022594 	 St: c0aa3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5022594----T:  5025199 	 St: c0a3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5025199----T:  5027804 	 St: c0af2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5027804----T:  5030409 	 St: c0a3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5030409----T:  5033014 	 St: c0b55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5033014----T:  5035619 	 St: c0a3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5035619----T:  5038224 	 St: c0b73000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5038224----T:  5040829 	 St: c0a3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5040829----T:  5043434 	 St: c0a38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5043434----T:  5046039 	 St: c0b37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5046039----T:  5048644 	 St: c0a39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5048644----T:  5051249 	 St: c0af5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5051249----T:  5053854 	 St: c0a3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5053854----T:  5056459 	 St: c0abb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5056459----T:  5059064 	 St: c0a3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5059064----T:  5061669 	 St: c0baf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5061669----T:  5064274 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5064274----T:  5066879 	 St: c0a41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5066879----T:  5069484 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5069484----T:  5072089 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5072089----T:  5074694 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5074694----T:  5077299 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5077299----T:  5079904 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5079904----T:  5082509 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5082509----T:  5085114 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5085114----T:  5087719 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5087719----T:  5090324 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5090324----T:  5092929 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5092929----T:  5095534 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5095534----T:  5098139 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5098139----T:  5100744 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5100744----T:  5103349 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5103349----T:  5105954 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5105954----T:  5108559 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5108559----T:  5111164 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5111164----T:  5113769 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5113769----T:  5116374 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5116374----T:  5118979 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5118979----T:  5121584 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5121584----T:  5124189 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5124189----T:  5126794 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5126794----T:  5129399 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5129399----T:  5132004 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5132004----T:  5134609 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5134609----T:  5137214 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5137214----T:  5139819 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5139819----T:  5142424 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5142424----T:  5145029 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5145029----T:  5147634 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5147634----T:  5150239 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5150239----T:  5152844 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5152844----T:  5155449 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5155449----T:  5158054 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5158054----T:  5160659 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5160659----T:  5163264 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5163264----T:  5165869 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5165869----T:  5168474 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5168895----T:  5171500 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5171500----T:  5174105 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174105----T:  5176710 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5176710----T:  5179315 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179315----T:  5181920 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5181920----T:  5184525 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5184525----T:  5187130 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5187130----T:  5189735 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5189735----T:  5192340 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192340----T:  5194945 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5194945----T:  5197550 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5197550----T:  5200155 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5200155----T:  5202760 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5202760----T:  5205365 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5205365----T:  5207970 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5207970----T:  5210575 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5210575----T:  5213180 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213180----T:  5215785 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5215785----T:  5218390 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5218390----T:  5220995 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5220995----T:  5223600 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5223600----T:  5226205 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5226205----T:  5228810 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5228810----T:  5231415 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5231415----T:  5234020 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5234020----T:  5236625 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5236625----T:  5239230 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239230----T:  5241835 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5241835----T:  5244440 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5244440----T:  5247045 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247045----T:  5249650 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5249650----T:  5252255 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5252255----T:  5254860 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5254860----T:  5257465 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5257465----T:  5260070 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5260070----T:  5262675 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5262675----T:  5265280 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5265280----T:  5267885 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5267885----T:  5270490 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5270490----T:  5273095 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5273095----T:  5275700 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5275700----T:  5278305 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278305----T:  5280910 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5280910----T:  5283515 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5283515----T:  5286120 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5286120----T:  5288725 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5288725----T:  5291330 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5291330----T:  5293935 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5293935----T:  5296540 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5296540----T:  5299145 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5299145----T:  5301750 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5301750----T:  5304355 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304355----T:  5306960 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5306960----T:  5309565 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5309565----T:  5312170 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312170----T:  5314775 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5314775----T:  5317380 	 St: c0a42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5317380----T:  5319985 	 St: c0a46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5319985----T:  5322590 	 St: c0b82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5322590----T:  5325195 	 St: c0a47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325195----T:  5327800 	 St: c0aa4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5327800----T:  5330405 	 St: c0a4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5330405----T:  5333010 	 St: c0bfa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5333010----T:  5335615 	 St: c0a4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5335615----T:  5338220 	 St: c0adc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338220----T:  5340825 	 St: c0a44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5340825----T:  5343430 	 St: c0b5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5343430----T:  5346035 	 St: c0a45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5346035----T:  5348640 	 St: c0a48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5348640----T:  5351245 	 St: c0a6c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351245----T:  5353850 	 St: c0a49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5353850----T:  5356455 	 St: c0a4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5356455----T:  5359060 	 St: c0a70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5359060----T:  5361665 	 St: c0a4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5361665----T:  5364270 	 St: c0b11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364270----T:  5366875 	 St: c0a4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5366875----T:  5369480 	 St: c0a74000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5369480----T:  5372085 	 St: c0a52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5372085----T:  5374690 	 St: c0bb0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5374690----T:  5377295 	 St: c0a53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377295----T:  5379900 	 St: c0a76000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5379900----T:  5382505 	 St: c0a56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5382505----T:  5385110 	 St: c0bca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5385110----T:  5387715 	 St: c0a57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5387715----T:  5390320 	 St: c0bf2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5390320----T:  5392925 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5392925----T:  5395530 	 St: c0a51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5395530----T:  5398135 	 St: c0b75000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5398135----T:  5400740 	 St: c0a54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400740----T:  5403345 	 St: c0a55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5403345----T:  5405950 	 St: c0b1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5405950----T:  5408555 	 St: c0a58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408555----T:  5411160 	 St: c0aad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411160----T:  5413765 	 St: c0a59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413765----T:  5416370 	 St: c0a5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416370----T:  5418975 	 St: c0aeb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5418975----T:  5421580 	 St: c0a5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421580----T:  5424185 	 St: c0a89000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424185----T:  5426790 	 St: c0a5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426790----T:  5429395 	 St: c0b95000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429395----T:  5432000 	 St: c0a5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5432000----T:  5434605 	 St: c0a63000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434605----T:  5437210 	 St: c0ab4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437210----T:  5439815 	 St: c0a61000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5439815----T:  5442420 	 St: c0a64000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442420----T:  5445025 	 St: c0aed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5445025----T:  5447630 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447630----T:  5450235 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450235----T:  5452840 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452840----T:  5455445 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455445----T:  5458050 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458050----T:  5460655 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460655----T:  5463260 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463260----T:  5465865 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465865----T:  5468470 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468470----T:  5471075 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471075----T:  5473680 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473680----T:  5476285 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476285----T:  5478890 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5478890----T:  5481495 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481495----T:  5484100 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484100----T:  5486705 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486705----T:  5489310 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489310----T:  5491915 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5491915----T:  5494520 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494520----T:  5497125 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497125----T:  5499730 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499730----T:  5502335 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502335----T:  5504940 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5504940----T:  5507545 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507545----T:  5510150 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510150----T:  5512755 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512755----T:  5515360 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515360----T:  5517965 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5517965----T:  5520570 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520570----T:  5523175 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523175----T:  5525780 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5525780----T:  5528385 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528385----T:  5530990 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5530990----T:  5533595 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533595----T:  5536200 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536200----T:  5538805 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538805----T:  5541410 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541410----T:  5544015 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544015----T:  5546620 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546620----T:  5549225 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549225----T:  5551830 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551830----T:  5554435 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554435----T:  5557040 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557040----T:  5559645 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559645----T:  5562250 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562250----T:  5564855 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564855----T:  5567460 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567460----T:  5570065 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570065----T:  5572670 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572670----T:  5575275 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575275----T:  5577880 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577880----T:  5580485 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5581346----T:  5583951 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583951----T:  5586556 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5586556----T:  5589161 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5589161----T:  5591766 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5591766----T:  5594371 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5594371----T:  5596976 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596976----T:  5599581 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5599581----T:  5602186 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5602186----T:  5604791 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604791----T:  5607396 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5607396----T:  5610001 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5610001----T:  5612606 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5612606----T:  5615211 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5615211----T:  5617816 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617816----T:  5620421 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5620421----T:  5623026 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5623026----T:  5625631 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5625631----T:  5628236 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5628236----T:  5630841 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630841----T:  5633446 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5633446----T:  5636051 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5636051----T:  5638656 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5638656----T:  5641261 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5641261----T:  5643866 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643866----T:  5646471 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5646471----T:  5649076 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5649076----T:  5651681 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5651681----T:  5654286 	 St: c0a66000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5654286----T:  5656891 	 St: c0b1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656891----T:  5659496 	 St: c0a67000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5659496----T:  5662101 	 St: c0b1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5662101----T:  5664706 	 St: c0a6e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664706----T:  5667311 	 St: c0a6f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5667311----T:  5669916 	 St: c0af9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669916----T:  5672521 	 St: c0a68000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5672521----T:  5675126 	 St: c0bdf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5675126----T:  5677731 	 St: c0a69000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677731----T:  5680336 	 St: c0a6d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680336----T:  5682941 	 St: c0b85000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682941----T:  5685546 	 St: c0a71000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5685546----T:  5688151 	 St: c0aac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5688151----T:  5690756 	 St: c0a72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690756----T:  5693361 	 St: c0a73000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5693361----T:  5695966 	 St: c0a9a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695966----T:  5698571 	 St: c0a77000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698571----T:  5701176 	 St: c0b0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5701176----T:  5703781 	 St: c0a7a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703781----T:  5706386 	 St: c0b3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706386----T:  5708991 	 St: c0a7b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708991----T:  5711596 	 St: c0a75000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711596----T:  5714201 	 St: c0aa8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5714201----T:  5716806 	 St: c0a78000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716806----T:  5719411 	 St: c0a79000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719411----T:  5722016 	 St: c0a7c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5722016----T:  5724621 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724621----T:  5727226 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727226----T:  5729831 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729831----T:  5732436 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732436----T:  5735041 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735041----T:  5737646 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737646----T:  5740251 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740251----T:  5742856 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742856----T:  5745461 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745461----T:  5748066 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748066----T:  5750671 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750671----T:  5753276 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5753276----T:  5755881 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755881----T:  5758486 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758486----T:  5761091 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5761091----T:  5763696 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763696----T:  5766301 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766301----T:  5768906 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5768906----T:  5771511 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771511----T:  5774116 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5774116----T:  5776721 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776721----T:  5779326 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5779326----T:  5781931 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5781931----T:  5784536 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784536----T:  5787141 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5787141----T:  5789746 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789746----T:  5792351 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5792351----T:  5794956 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5794956----T:  5797561 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797561----T:  5800166 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5800166----T:  5802771 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802771----T:  5805376 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805376----T:  5807981 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807981----T:  5810586 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811162----T:  5813767 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5813767----T:  5816372 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816372----T:  5818977 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818977----T:  5821582 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821582----T:  5824187 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824187----T:  5826792 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5826792----T:  5829397 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829397----T:  5832002 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832002----T:  5834607 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5834607----T:  5837212 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837212----T:  5839817 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5839817----T:  5842422 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842422----T:  5845027 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5845027----T:  5847632 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5847632----T:  5850237 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5850237----T:  5852842 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5852842----T:  5855447 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855447----T:  5858052 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5858052----T:  5860657 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5860657----T:  5863262 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5863262----T:  5865867 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5865867----T:  5868472 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868472----T:  5871077 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5871077----T:  5873682 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5873682----T:  5876287 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5876287----T:  5878892 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5878892----T:  5881497 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881497----T:  5884102 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5884102----T:  5886707 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5886707----T:  5889312 	 St: c0a7e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5889312----T:  5891917 	 St: c0b60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5891917----T:  5894522 	 St: c0a7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5894522----T:  5897127 	 St: c0a98000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5897127----T:  5899732 	 St: c0a82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5899732----T:  5902337 	 St: c0a83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5902337----T:  5904942 	 St: c0a86000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5904942----T:  5907547 	 St: c0a87000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5907547----T:  5910152 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5910152----T:  5912757 	 St: c0a81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5912757----T:  5915362 	 St: c0a84000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915362----T:  5917967 	 St: c0a85000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5917967----T:  5920572 	 St: c0af4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5920572----T:  5923177 	 St: c0a88000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5923177----T:  5925782 	 St: c0a8b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5925782----T:  5928387 	 St: c0a8a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928387----T:  5930992 	 St: c0bdb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5930992----T:  5933597 	 St: c0a8e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5933597----T:  5936202 	 St: c0a8f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5936202----T:  5938807 	 St: c0aff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5938807----T:  5941412 	 St: c0a92000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5941412----T:  5944017 	 St: c0ae2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5944017----T:  5946622 	 St: c0a93000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5946622----T:  5949227 	 St: c0b13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5949227----T:  5951832 	 St: c0a8c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5951832----T:  5954437 	 St: c0ab0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5954437----T:  5957042 	 St: c0a8d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5957042----T:  5959647 	 St: c0a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959647----T:  5962252 	 St: c0a91000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5962252----T:  5964857 	 St: c0bae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5964857----T:  5967462 	 St: c0a94000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967462----T:  5970067 	 St: c0bb9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5970067----T:  5972672 	 St: c0a95000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972672----T:  5975277 	 St: c0bb7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5975277----T:  5977882 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5977882----T:  5980487 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980487----T:  5983092 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5983092----T:  5985697 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985697----T:  5988302 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988302----T:  5990907 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5990907----T:  5993512 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993512----T:  5996117 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5996117----T:  5998722 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998722----T:  6001327 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001327----T:  6003932 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6003932----T:  6006537 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006537----T:  6009142 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009142----T:  6011747 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011747----T:  6014352 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014352----T:  6016957 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6016957----T:  6019562 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019562----T:  6022167 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022167----T:  6024772 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6024772----T:  6027377 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027377----T:  6029982 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6029982----T:  6032587 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6032587----T:  6035192 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6035192----T:  6037797 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6037797----T:  6040402 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040402----T:  6043007 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6043007----T:  6045612 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045612----T:  6048217 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6048217----T:  6050822 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6050822----T:  6053427 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053427----T:  6056032 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6056032----T:  6058637 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6058637----T:  6061242 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6061242----T:  6063847 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6063847----T:  6066452 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066874----T:  6069479 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6069479----T:  6072084 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6072084----T:  6074689 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074689----T:  6077294 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077294----T:  6079899 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079899----T:  6082504 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082504----T:  6085109 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085109----T:  6087714 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087714----T:  6090319 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090319----T:  6092924 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092924----T:  6095529 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095529----T:  6098134 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098134----T:  6100739 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100739----T:  6103344 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103344----T:  6105949 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105949----T:  6108554 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108554----T:  6111159 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111159----T:  6113764 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113764----T:  6116369 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116369----T:  6118974 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6118974----T:  6121579 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121579----T:  6124184 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124184----T:  6126789 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6126789----T:  6129394 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6129394----T:  6131999 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6131999----T:  6134604 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6134604----T:  6137209 	 St: c0aaa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137209----T:  6139814 	 St: c0b45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6139814----T:  6142419 	 St: c0aab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6142419----T:  6145024 	 St: c0a96000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145024----T:  6147629 	 St: c0bfd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6147629----T:  6150234 	 St: c0a97000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150234----T:  6152839 	 St: c0b6c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6152839----T:  6155444 	 St: c0a9b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6155444----T:  6158049 	 St: c0a9e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158049----T:  6160654 	 St: c0ba0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6160654----T:  6163259 	 St: c0a9f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6163259----T:  6165864 	 St: c0bc4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6165864----T:  6168469 	 St: c0a9c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6168469----T:  6171074 	 St: c0b5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6171074----T:  6173679 	 St: c0aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6173679----T:  6176284 	 St: c0aa1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6176284----T:  6178889 	 St: c0aa7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178889----T:  6181494 	 St: c0aa2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181494----T:  6184099 	 St: c0aa6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184099----T:  6186704 	 St: c0b4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6186704----T:  6189309 	 St: c0aa5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189309----T:  6191914 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6191914----T:  6194519 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194519----T:  6197124 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197124----T:  6199729 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6199729----T:  6202334 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6202334----T:  6204939 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6204939----T:  6207544 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6207544----T:  6210149 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6210149----T:  6212754 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6212754----T:  6215359 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6215359----T:  6217964 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6217964----T:  6220569 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6220569----T:  6223174 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6223174----T:  6225779 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6225779----T:  6228384 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6228384----T:  6230989 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6230989----T:  6233594 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6233594----T:  6236199 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236199----T:  6238804 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6238804----T:  6241409 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241409----T:  6244014 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6244014----T:  6246619 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6246619----T:  6249224 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6249224----T:  6251829 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6251829----T:  6254434 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254434----T:  6257039 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6257039----T:  6259644 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6259644----T:  6262249 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6262249----T:  6264854 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6265207----T:  6267812 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267812----T:  6270417 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6270417----T:  6273022 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6273022----T:  6275627 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6275627----T:  6278232 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6278232----T:  6280837 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280837----T:  6283442 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6283442----T:  6286047 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6286047----T:  6288652 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288652----T:  6291257 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6291257----T:  6293862 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293862----T:  6296467 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6296467----T:  6299072 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6299072----T:  6301677 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301677----T:  6304282 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6304282----T:  6306887 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306887----T:  6309492 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6309492----T:  6312097 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6312097----T:  6314702 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314702----T:  6317307 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6317307----T:  6319912 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319912----T:  6322517 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6322517----T:  6325122 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6325122----T:  6327727 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327727----T:  6330332 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6330332----T:  6332937 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332937----T:  6335542 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6335542----T:  6338147 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6338147----T:  6340752 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6340752----T:  6343357 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6343357----T:  6345962 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345962----T:  6348567 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348567----T:  6351172 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6351172----T:  6353777 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353777----T:  6356382 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6356382----T:  6358987 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358987----T:  6361592 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361592----T:  6364197 	 St: c0abe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364197----T:  6366802 	 St: c0af8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366802----T:  6369407 	 St: c0abf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369407----T:  6372012 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372012----T:  6374617 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374617----T:  6377222 	 St: c0ad0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377222----T:  6379827 	 St: c0aae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379827----T:  6382432 	 St: c0b4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382432----T:  6385037 	 St: c0aaf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6385037----T:  6387642 	 St: c0ab2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387642----T:  6390247 	 St: c0ba3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390247----T:  6392852 	 St: c0ab3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392852----T:  6395457 	 St: c0ab1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395457----T:  6398062 	 St: c0ab6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398062----T:  6400667 	 St: c0ab5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400667----T:  6403272 	 St: c0ae0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403272----T:  6405877 	 St: c0ab8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405877----T:  6408482 	 St: c0ab9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408482----T:  6411087 	 St: c0aba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411087----T:  6413692 	 St: c0be2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413692----T:  6416297 	 St: c0ac2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416297----T:  6418902 	 St: c0ac3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418902----T:  6421507 	 St: c0ac6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421507----T:  6424112 	 St: c0b8a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424112----T:  6426717 	 St: c0ac7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426717----T:  6429322 	 St: c0abc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429322----T:  6431927 	 St: c0b2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431927----T:  6434532 	 St: c0abd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434532----T:  6437137 	 St: c0aca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437137----T:  6439742 	 St: c0acb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439742----T:  6442347 	 St: c0bc5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442347----T:  6444952 	 St: c0ac1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444952----T:  6447557 	 St: c0b08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447557----T:  6450162 	 St: c0ace000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450162----T:  6452767 	 St: c0acf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452767----T:  6455372 	 St: c0ac5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455372----T:  6457977 	 St: c0ac8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457977----T:  6460582 	 St: c0be4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460582----T:  6463187 	 St: c0ac9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463187----T:  6465792 	 St: c0acc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465792----T:  6468397 	 St: c0acd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468397----T:  6471002 	 St: c0bd6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471002----T:  6473607 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473607----T:  6476212 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476212----T:  6478817 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478817----T:  6481422 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481422----T:  6484027 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484027----T:  6486632 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486632----T:  6489237 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489237----T:  6491842 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491842----T:  6494447 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494447----T:  6497052 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497052----T:  6499657 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499657----T:  6502262 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502262----T:  6504867 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504867----T:  6507472 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507472----T:  6510077 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510077----T:  6512682 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512682----T:  6515287 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515287----T:  6517892 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517892----T:  6520497 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520497----T:  6523102 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523102----T:  6525707 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525707----T:  6528312 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528312----T:  6530917 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6530917----T:  6533522 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533522----T:  6536127 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6536127----T:  6538732 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538732----T:  6541337 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541337----T:  6543942 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543942----T:  6546547 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546547----T:  6549152 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6549152----T:  6551757 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551757----T:  6554362 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6555225----T:  6557830 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6557830----T:  6560435 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6560435----T:  6563040 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6563040----T:  6565645 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6565645----T:  6568250 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6568250----T:  6570855 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6570855----T:  6573460 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6573460----T:  6576065 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6576065----T:  6578670 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6578670----T:  6581275 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6581275----T:  6583880 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6583880----T:  6586485 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6586485----T:  6589090 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6589090----T:  6591695 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6591695----T:  6594300 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6594300----T:  6596905 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6596905----T:  6599510 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6599510----T:  6602115 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6602115----T:  6604720 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6604720----T:  6607325 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6607325----T:  6609930 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609930----T:  6612535 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6612535----T:  6615140 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6615140----T:  6617745 	 St: c0ade000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617745----T:  6620350 	 St: c0adf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6620350----T:  6622955 	 St: c0ad2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622955----T:  6625560 	 St: c0b24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6625560----T:  6628165 	 St: c0ad3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6628165----T:  6630770 	 St: c0bef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630770----T:  6633375 	 St: c0ad6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6633375----T:  6635980 	 St: c0bfc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635980----T:  6638585 	 St: c0ad7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6638585----T:  6641190 	 St: c0ada000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6641190----T:  6643795 	 St: c0adb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643795----T:  6646400 	 St: c0bce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6646400----T:  6649005 	 St: c0ad4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6649005----T:  6651610 	 St: c0ad5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6651610----T:  6654215 	 St: c0bac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6654215----T:  6656820 	 St: c0ad8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656820----T:  6659425 	 St: c0bb3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6659425----T:  6662030 	 St: c0ad9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6662030----T:  6664635 	 St: c0add000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6664635----T:  6667240 	 St: c0af3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667240----T:  6669845 	 St: c0ae3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669845----T:  6672450 	 St: c0ae6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6672450----T:  6675055 	 St: c0ae7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6675055----T:  6677660 	 St: c0ae1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677660----T:  6680265 	 St: c0b9a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6680265----T:  6682870 	 St: c0ae4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682870----T:  6685475 	 St: c0ae5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6685475----T:  6688080 	 St: c0ae8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6688080----T:  6690685 	 St: c0ae9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6690685----T:  6693290 	 St: c0bb5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6693290----T:  6695895 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695895----T:  6698500 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6698500----T:  6701105 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6701105----T:  6703710 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6703710----T:  6706315 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706315----T:  6708920 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708920----T:  6711525 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711525----T:  6714130 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6714130----T:  6716735 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716735----T:  6719340 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719340----T:  6721945 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721945----T:  6724550 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724550----T:  6727155 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6727155----T:  6729760 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729760----T:  6732365 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732365----T:  6734970 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734970----T:  6737575 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737575----T:  6740180 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740180----T:  6742785 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742785----T:  6745390 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745390----T:  6747995 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747995----T:  6750600 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750600----T:  6753205 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753205----T:  6755810 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755810----T:  6758415 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758981----T:  6761586 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6761586----T:  6764191 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6764191----T:  6766796 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766796----T:  6769401 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6769401----T:  6772006 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6772006----T:  6774611 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6774611----T:  6777216 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6777216----T:  6779821 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779821----T:  6782426 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6782426----T:  6785031 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6785031----T:  6787636 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6787636----T:  6790241 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6790241----T:  6792846 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792846----T:  6795451 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6795451----T:  6798056 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6798056----T:  6800661 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6800661----T:  6803266 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6803266----T:  6805871 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805871----T:  6808476 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6808476----T:  6811081 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6811081----T:  6813686 	 St: c0afe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6813686----T:  6816291 	 St: c0b5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6816291----T:  6818896 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6818896----T:  6821501 	 St: c0b01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6821501----T:  6824106 	 St: c0aea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6824106----T:  6826711 	 St: c0b91000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6826711----T:  6829316 	 St: c0aee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6829316----T:  6831921 	 St: c0aef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831921----T:  6834526 	 St: c0be9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6834526----T:  6837131 	 St: c0aec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6837131----T:  6839736 	 St: c0af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839736----T:  6842341 	 St: c0b21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6842341----T:  6844946 	 St: c0af1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844946----T:  6847551 	 St: c0af6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6847551----T:  6850156 	 St: c0b52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6850156----T:  6852761 	 St: c0af7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6852761----T:  6855366 	 St: c0afa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6855366----T:  6857971 	 St: c0afb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857971----T:  6860576 	 St: c0b2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6860576----T:  6863181 	 St: c0afc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6863181----T:  6865786 	 St: c0afd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6865786----T:  6868391 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6868391----T:  6870996 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6870996----T:  6873601 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6873601----T:  6876206 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6876206----T:  6878811 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6878811----T:  6881416 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6881416----T:  6884021 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6884021----T:  6886626 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6886626----T:  6889231 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6889231----T:  6891836 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6891836----T:  6894441 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6894441----T:  6897046 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6897046----T:  6899651 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6899651----T:  6902256 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6902256----T:  6904861 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6904861----T:  6907466 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6907466----T:  6910071 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6910071----T:  6912676 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6912676----T:  6915281 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6915281----T:  6917886 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6917886----T:  6920491 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6920843----T:  6923448 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6923448----T:  6926053 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6926053----T:  6928658 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6928658----T:  6931263 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6931263----T:  6933868 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6933868----T:  6936473 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6936473----T:  6939078 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6939078----T:  6941683 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6941683----T:  6944288 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6944288----T:  6946893 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6946893----T:  6949498 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6949498----T:  6952103 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6952103----T:  6954708 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6954708----T:  6957313 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6957313----T:  6959918 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6959918----T:  6962523 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6962523----T:  6965128 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6965128----T:  6967733 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6967733----T:  6970338 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6970338----T:  6972943 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6972943----T:  6975548 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6975548----T:  6978153 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6978153----T:  6980758 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6980758----T:  6983363 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6983363----T:  6985968 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6985968----T:  6988573 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6988573----T:  6991178 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991178----T:  6993783 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993783----T:  6996388 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6996388----T:  6998993 	 St: c0b10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6998993----T:  7001598 	 St: c0b25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7001598----T:  7004203 	 St: c0b02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7004203----T:  7006808 	 St: c0b03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006808----T:  7009413 	 St: c0b06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7009413----T:  7012018 	 St: c0b07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7012018----T:  7014623 	 St: c0b0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7014623----T:  7017228 	 St: c0bb8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017228----T:  7019833 	 St: c0b0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019833----T:  7022438 	 St: c0b17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7022438----T:  7025043 	 St: c0b04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025043----T:  7027648 	 St: c0b05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7027648----T:  7030253 	 St: c0b7e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7030253----T:  7032858 	 St: c0b09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7032858----T:  7035463 	 St: c0b0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035463----T:  7038068 	 St: c0b0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038068----T:  7040673 	 St: c0b12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7040673----T:  7043278 	 St: c0b14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043278----T:  7045883 	 St: c0b18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045883----T:  7048488 	 St: c0b68000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048488----T:  7051093 	 St: c0b19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051093----T:  7053698 	 St: c0b4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7053698----T:  7056303 	 St: c0b1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056303----T:  7058908 	 St: c0b5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058908----T:  7061513 	 St: c0b1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061513----T:  7064118 	 St: c0b22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064118----T:  7066723 	 St: c0b23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066723----T:  7069328 	 St: c0b1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069328----T:  7071933 	 St: c0bbb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7071933----T:  7074538 	 St: c0b20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074538----T:  7077143 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077143----T:  7079748 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079748----T:  7082353 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082353----T:  7084958 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7084958----T:  7087563 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087563----T:  7090168 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090168----T:  7092773 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092773----T:  7095378 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095378----T:  7097983 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7097983----T:  7100588 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100588----T:  7103193 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103193----T:  7105798 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105798----T:  7108403 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108403----T:  7111008 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111008----T:  7113613 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113613----T:  7116218 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116218----T:  7118823 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118823----T:  7121428 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121428----T:  7124033 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124033----T:  7126638 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126638----T:  7129243 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129243----T:  7131848 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7131848----T:  7134453 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134453----T:  7137058 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7137058----T:  7139663 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7139663----T:  7142268 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7142268----T:  7144873 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7144873----T:  7147478 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147478----T:  7150083 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7150083----T:  7152688 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7152688----T:  7155293 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7155293----T:  7157898 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7157898----T:  7160503 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7160503----T:  7163108 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7163108----T:  7165713 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7165713----T:  7168318 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7168318----T:  7170923 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7171782----T:  7174387 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7174387----T:  7176992 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7176992----T:  7179597 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7179597----T:  7182202 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7182202----T:  7184807 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7184807----T:  7187412 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7187412----T:  7190017 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7190017----T:  7192622 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7192622----T:  7195227 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7195227----T:  7197832 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7197832----T:  7200437 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7200437----T:  7203042 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7203042----T:  7205647 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7205647----T:  7208252 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7208252----T:  7210857 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7210857----T:  7213462 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7213462----T:  7216067 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7216067----T:  7218672 	 St: c0b2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7218672----T:  7221277 	 St: c0b2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7221277----T:  7223882 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7223882----T:  7226487 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7226487----T:  7229092 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7229092----T:  7231697 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7231697----T:  7234302 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7234302----T:  7236907 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7236907----T:  7239512 	 St: c0b39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7239512----T:  7242117 	 St: c0b26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7242117----T:  7244722 	 St: c0b27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7244722----T:  7247327 	 St: c0b28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7247327----T:  7249932 	 St: c0b8c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7249932----T:  7252537 	 St: c0b29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7252537----T:  7255142 	 St: c0b2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7255142----T:  7257747 	 St: c0b2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7257747----T:  7260352 	 St: c0b31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7260352----T:  7262957 	 St: c0b32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7262957----T:  7265562 	 St: c0b33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7265562----T:  7268167 	 St: c0b36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7268167----T:  7270772 	 St: c0b3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7270772----T:  7273377 	 St: c0b48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7273377----T:  7275982 	 St: c0b3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7275982----T:  7278587 	 St: c0b34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7278587----T:  7281192 	 St: c0b35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7281192----T:  7283797 	 St: c0b3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7283797----T:  7286402 	 St: c0b3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7286402----T:  7289007 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7289007----T:  7291612 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7291612----T:  7294217 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7294217----T:  7296822 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7296822----T:  7299427 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7299427----T:  7302032 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7302032----T:  7304637 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7304637----T:  7307242 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7307242----T:  7309847 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7309847----T:  7312452 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7312452----T:  7315057 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7315057----T:  7317662 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7317662----T:  7320267 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7320267----T:  7322872 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7322872----T:  7325477 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7326110----T:  7328715 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7328715----T:  7331320 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7331320----T:  7333925 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7333925----T:  7336530 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7336530----T:  7339135 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7339135----T:  7341740 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7341740----T:  7344345 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7344345----T:  7346950 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7346950----T:  7349555 	 St: c0b3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7349555----T:  7352160 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7352160----T:  7354765 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7354765----T:  7357370 	 St: c0b40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7357370----T:  7359975 	 St: c0b41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7359975----T:  7362580 	 St: c0bb4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7362580----T:  7365185 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7365185----T:  7367790 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7367790----T:  7370395 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7370395----T:  7373000 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7373000----T:  7375605 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7375605----T:  7378210 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7378210----T:  7380815 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7380815----T:  7383420 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7383420----T:  7386025 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7386025----T:  7388630 	 St: c0b54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7388630----T:  7391235 	 St: c0b42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7391235----T:  7393840 	 St: c0b43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7393840----T:  7396445 	 St: c0b46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7396445----T:  7399050 	 St: c0b44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7399050----T:  7401655 	 St: c0b49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7401655----T:  7404260 	 St: c0b4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7404260----T:  7406865 	 St: c0b4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7406865----T:  7409470 	 St: c0b53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7409470----T:  7412075 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7412075----T:  7414680 	 St: c0b51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7414680----T:  7417285 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7417285----T:  7419890 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7419890----T:  7422495 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7422495----T:  7425100 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7425100----T:  7427705 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7427705----T:  7430310 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7430310----T:  7432915 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7432915----T:  7435520 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7435520----T:  7438125 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7438125----T:  7440730 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7440730----T:  7443335 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7443335----T:  7445940 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7445940----T:  7448545 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7448545----T:  7451150 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7451150----T:  7453755 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7453755----T:  7456360 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7456360----T:  7458965 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7458965----T:  7461570 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7461570----T:  7464175 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7464741----T:  7467346 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7467346----T:  7469951 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7469951----T:  7472556 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7472556----T:  7475161 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7475161----T:  7477766 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7477766----T:  7480371 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7480371----T:  7482976 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7482976----T:  7485581 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7485581----T:  7488186 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7488186----T:  7490791 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7490791----T:  7493396 	 St: c0b6b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7493396----T:  7496001 	 St: c0b64000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7496001----T:  7498606 	 St: c0b65000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7498606----T:  7501211 	 St: c0b69000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7501211----T:  7503816 	 St: c0b56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7503816----T:  7506421 	 St: c0b57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7506421----T:  7509026 	 St: c0b58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7509026----T:  7511631 	 St: c0b59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7511631----T:  7514236 	 St: c0b5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7514236----T:  7516841 	 St: c0b5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7516841----T:  7519446 	 St: c0b62000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7519446----T:  7522051 	 St: c0b63000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7522051----T:  7524656 	 St: c0b66000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7524656----T:  7527261 	 St: c0ba4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7527261----T:  7529866 	 St: c0b67000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7529866----T:  7532471 	 St: c0b6d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7532471----T:  7535076 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7535076----T:  7537681 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7537681----T:  7540286 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7540286----T:  7542891 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7542891----T:  7545496 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7545496----T:  7548101 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7548101----T:  7550706 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7550706----T:  7553311 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7553311----T:  7555916 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7555916----T:  7558521 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7558521----T:  7561126 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7561126----T:  7563731 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7563731----T:  7566336 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7566336----T:  7568941 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7568941----T:  7571546 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7571546----T:  7574151 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7574503----T:  7577108 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7577108----T:  7579713 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7579713----T:  7582318 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7582318----T:  7584923 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7584923----T:  7587528 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7587528----T:  7590133 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7590133----T:  7592738 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7592738----T:  7595343 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7595343----T:  7597948 	 St: c0b76000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7597948----T:  7600553 	 St: c0b77000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7600553----T:  7603158 	 St: c0b92000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7603158----T:  7605763 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7605763----T:  7608368 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7608368----T:  7610973 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7610973----T:  7613578 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7613578----T:  7616183 	 St: c0b78000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7616183----T:  7618788 	 St: c0b79000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7618788----T:  7621393 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7621393----T:  7623998 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7623998----T:  7626603 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7626603----T:  7629208 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7629208----T:  7631813 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7631813----T:  7634418 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7634418----T:  7637023 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7637023----T:  7639628 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7639628----T:  7642233 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7642233----T:  7644838 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7644838----T:  7647443 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7647443----T:  7650048 	 St: c0b83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7650048----T:  7652653 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7652653----T:  7655258 	 St: c0b6f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7655258----T:  7657863 	 St: c0bc0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7657863----T:  7660468 	 St: c0b72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7660468----T:  7663073 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7663073----T:  7665678 	 St: c0b71000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7665678----T:  7668283 	 St: c0bc6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7668283----T:  7670888 	 St: c0b74000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7670888----T:  7673493 	 St: c0b7a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7673493----T:  7676098 	 St: c0b7b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7676098----T:  7678703 	 St: c0bcc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7678703----T:  7681308 	 St: c0b7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7681308----T:  7683913 	 St: c0b86000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7683913----T:  7686518 	 St: c0bed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7686518----T:  7689123 	 St: c0b87000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7689123----T:  7691728 	 St: c0b8b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7691728----T:  7694333 	 St: c0b8e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7694333----T:  7696938 	 St: c0b8f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7696938----T:  7699543 	 St: c0b7c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7699543----T:  7702148 	 St: c0b7d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7702148----T:  7704753 	 St: c0b80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7704753----T:  7707358 	 St: c0b81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7707358----T:  7709963 	 St: c0b9d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7709963----T:  7712568 	 St: c0b84000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7712568----T:  7715173 	 St: c0b88000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7715173----T:  7717778 	 St: c0b89000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7717778----T:  7720383 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7720383----T:  7722988 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7722988----T:  7725593 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7725593----T:  7728198 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7728198----T:  7730803 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7730803----T:  7733408 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7733408----T:  7736013 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7736013----T:  7738618 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7738618----T:  7741223 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7741223----T:  7743828 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7743828----T:  7746433 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7746433----T:  7749038 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7749038----T:  7751643 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7751643----T:  7754248 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7754248----T:  7756853 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7756853----T:  7759458 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7759458----T:  7762063 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7762063----T:  7764668 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7764668----T:  7767273 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7767273----T:  7769878 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7769878----T:  7772483 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7772483----T:  7775088 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7775088----T:  7777693 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7777693----T:  7780298 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7780298----T:  7782903 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7783762----T:  7786367 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7786367----T:  7788972 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7788972----T:  7791577 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7791577----T:  7794182 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7794182----T:  7796787 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7796787----T:  7799392 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7799392----T:  7801997 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7801997----T:  7804602 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7804602----T:  7807207 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7807207----T:  7809812 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7809812----T:  7812417 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7812417----T:  7815022 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7815022----T:  7817627 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7817627----T:  7820232 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7820232----T:  7822837 	 St: c0b98000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7822837----T:  7825442 	 St: c0ba1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7825442----T:  7828047 	 St: c0ba8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7828047----T:  7830652 	 St: c0ba9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7830652----T:  7833257 	 St: c0b93000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7833257----T:  7835862 	 St: c0b97000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7835862----T:  7838467 	 St: c0b9b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7838467----T:  7841072 	 St: c0bb2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7841072----T:  7843677 	 St: c0b94000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7843677----T:  7846282 	 St: c0b9c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7846282----T:  7848887 	 St: c0b9f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7848887----T:  7851492 	 St: c0ba2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7851492----T:  7854097 	 St: c0ba6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7854097----T:  7856702 	 St: c0ba7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7856702----T:  7859307 	 St: c0ba5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7859307----T:  7861912 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7861912----T:  7864517 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7864517----T:  7867122 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7867122----T:  7869727 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7869727----T:  7872332 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7872332----T:  7874937 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7874937----T:  7877542 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7877542----T:  7880147 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7880147----T:  7882752 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7882752----T:  7885357 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7885357----T:  7887962 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7887962----T:  7890567 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7890567----T:  7893172 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7893172----T:  7895777 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7895777----T:  7898382 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7898382----T:  7900987 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7900987----T:  7903592 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7903592----T:  7906197 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7906197----T:  7908802 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7908802----T:  7911407 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7912004----T:  7914609 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7914609----T:  7917214 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7917214----T:  7919819 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919819----T:  7922424 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7922424----T:  7925029 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7925029----T:  7927634 	 St: c0baa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7927634----T:  7930239 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7930239----T:  7932844 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932844----T:  7935449 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7935449----T:  7938054 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7938054----T:  7940659 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7940659----T:  7943264 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7943264----T:  7945869 	 St: c0bb1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7945869----T:  7948474 	 St: c0bbd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7948474----T:  7951079 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7951079----T:  7953684 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7953684----T:  7956289 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7956289----T:  7958894 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7958894----T:  7961499 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7961499----T:  7964104 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7964104----T:  7966709 	 St: c0bad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7966709----T:  7969314 	 St: c0bb6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7969314----T:  7971919 	 St: c0bba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7971919----T:  7974524 	 St: c0bbf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7974524----T:  7977129 	 St: c0bc1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7977129----T:  7979734 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7979734----T:  7982339 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7982339----T:  7984944 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7984944----T:  7987549 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7987549----T:  7990154 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7990154----T:  7992759 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7992759----T:  7995364 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7995364----T:  7997969 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7997969----T:  8000574 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8000574----T:  8003179 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8003179----T:  8005784 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8005784----T:  8008389 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8008389----T:  8010994 	 St: c07bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8010994----T:  8013599 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8013599----T:  8016204 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8016556----T:  8019161 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8019161----T:  8021766 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8021766----T:  8024371 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8024371----T:  8026976 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8026976----T:  8029581 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8029581----T:  8032186 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8032186----T:  8034791 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8034791----T:  8037396 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8037396----T:  8040001 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8040001----T:  8042606 	 St: c0bc8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8042606----T:  8045211 	 St: c0bc9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8045211----T:  8047816 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8047816----T:  8050421 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8050421----T:  8053026 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8053026----T:  8055631 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8055631----T:  8058236 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8058236----T:  8060841 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8060841----T:  8063446 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8063446----T:  8066051 	 St: c0bd2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8066051----T:  8068656 	 St: c0bd3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8068656----T:  8071261 	 St: c0bd7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8071261----T:  8073866 	 St: c0be3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8073866----T:  8076471 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8076471----T:  8079076 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8079076----T:  8081681 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8081681----T:  8084286 	 St: c0bd9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8084286----T:  8086891 	 St: c0be0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8086891----T:  8089496 	 St: c0be1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8089496----T:  8092101 	 St: c0bc2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8092101----T:  8094706 	 St: c0bc3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8094706----T:  8097311 	 St: c0bc7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8097311----T:  8099916 	 St: c0bd5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8099916----T:  8102521 	 St: c0bcb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8102521----T:  8105126 	 St: c0bcf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8105126----T:  8107731 	 St: c0bd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8107731----T:  8110336 	 St: c0bd4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8110336----T:  8112941 	 St: c0bda000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8112941----T:  8115546 	 St: c0bde000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8115546----T:  8118151 	 St: c0bdc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8118151----T:  8120756 	 St: c0be5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8120756----T:  8123361 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8123361----T:  8125966 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8125966----T:  8128571 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8128571----T:  8131176 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8131176----T:  8133781 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8133781----T:  8136386 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8136386----T:  8138991 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8138991----T:  8141596 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8141596----T:  8144201 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8144201----T:  8146806 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8147671----T:  8150276 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8150276----T:  8152881 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8152881----T:  8155486 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8155486----T:  8158091 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8158091----T:  8160696 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8160696----T:  8163301 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8163301----T:  8165906 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8165906----T:  8168511 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8168511----T:  8171116 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8171116----T:  8173721 	 St: c0bee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8173721----T:  8176326 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8176326----T:  8178931 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8178931----T:  8181536 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8181536----T:  8184141 	 St: c0bf8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8184141----T:  8186746 	 St: c0bf9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8186746----T:  8189351 	 St: c0be7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8189351----T:  8191956 	 St: c0bea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8191956----T:  8194561 	 St: c0beb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8194561----T:  8197166 	 St: c0be8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8197166----T:  8199771 	 St: c0bec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8199771----T:  8202376 	 St: c0bf0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8202376----T:  8204981 	 St: c0bf1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8204981----T:  8207586 	 St: c0bf6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8207586----T:  8210191 	 St: c0bf7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8210191----T:  8212796 	 St: c0bf5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8212796----T:  8215401 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8215401----T:  8218006 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8218006----T:  8220611 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8220611----T:  8223216 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8223216----T:  8225821 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8225821----T:  8228426 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8228426----T:  8231031 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8231031----T:  8233636 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8233636----T:  8236241 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8236241----T:  8238846 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8238846----T:  8241451 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8241451----T:  8244056 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8245273----T:  8247878 	 St: c0bfe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8247878----T:  8250483 	 St: c0bff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8252840----T:  8255445 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8477899----T:  8756158 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(187.885895)
F:  8978308----T:  9256584 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.897369)
F:  9478734----T:  9757093 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(187.953415)
F:  9757093----T:  9759698 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9757093----T:  9765333 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  9767938----T:  9770543 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9767938----T:  9776178 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  9778783----T:  9781388 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9778783----T:  9794478 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  9797083----T:  9799688 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9797083----T:  9827806 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  9830411----T:  9833016 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9830411----T:  9891247 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  9893852----T:  9896457 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9893852----T: 10014941 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10017546----T: 10020151 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10017546----T: 10025786 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10028391----T: 10030996 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10028391----T: 10036631 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10039236----T: 10041841 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10039236----T: 10054931 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10057536----T: 10060141 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10057536----T: 10088259 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10090864----T: 10093469 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10090864----T: 10151700 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10154305----T: 10156910 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10154305----T: 10275394 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10277999----T: 10280604 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10277999----T: 10286239 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10288844----T: 10291449 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10288844----T: 10297084 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10299689----T: 10302294 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10299689----T: 10315384 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10317989----T: 10320594 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10317989----T: 10348712 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10351317----T: 10353922 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10351317----T: 10412153 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10414758----T: 10417363 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10414758----T: 10535847 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10538452----T: 10541057 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10538452----T: 10546692 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10549297----T: 10551902 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10549297----T: 10557537 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10560142----T: 10562747 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10560142----T: 10575837 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10578442----T: 10581047 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10578442----T: 10609165 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10611770----T: 10614375 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10611770----T: 10672606 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10675211----T: 10677816 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10675211----T: 10796300 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8868493(cycle), 5988.178711(us)
Tot_kernel_exec_time_and_fault_time: 151288858(cycle), 102153.179688(us)
Tot_memcpy_h2d_time: 8005165(cycle), 5405.243164(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 8005165(cycle), 5405.243164(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
