I 000050 55 4641          1384066955747 Structure
(_unit VHDL (ccu2b0 0 17 (structure 0 27 ))
	(_version va7)
	(_time 1384066955748 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ecedbdbfbcbabdffefecfeb3bdeaefeaefebe9efee)
	(_entity
		(_time 1384066955742)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 29 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1233          1384066955753 Structure
(_unit VHDL (gnd 0 42 (structure 0 49 ))
	(_version va7)
	(_time 1384066955754 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ecedb9bfeabbbcfaeaeaa9b6b9eaebeab9eae8eaeb)
	(_entity
		(_time 1384066955751)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 51 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5482          1384066955759 Structure
(_unit VHDL (slice_0 0 61 (structure 0 78 ))
	(_version va7)
	(_time 1384066955760 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ececbdbfecbbb1faebbbf9b5ebefecebefeabfeae5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955757)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_shift_count_cry_0_0 0 95 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 98 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 102 
		(_object
			(_process
				(line__104(_architecture 0 0 104 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 64 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 66 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 67 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 108 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 109 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 107 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2901          1384066955765 Structure
(_unit VHDL (vmuxregsre 0 138 (structure 0 147 ))
	(_version va7)
	(_time 1384066955766 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fcfca8acfbaaadebf5f8eea6a8fafbfbfffbfefaf9)
	(_entity
		(_time 1384066955763)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 149 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1237          1384066955771 Structure
(_unit VHDL (vcc 0 160 (structure 0 167 ))
	(_version va7)
	(_time 1384066955772 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fcfca8acacababebfbfaefa6aefbfafafffafffbfa)
	(_entity
		(_time 1384066955769)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 169 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1466          1384066955777 Structure
(_unit VHDL (inverter 0 179 (structure 0 186 ))
	(_version va7)
	(_time 1384066955778 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fcfda7acfaaaaeeaf8fbeea7a9faf9fbfefaf5faa9)
	(_entity
		(_time 1384066955775)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 188 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4658          1384066955783 Structure
(_unit VHDL (ccu20001 0 198 (structure 0 208 ))
	(_version va7)
	(_time 1384066955784 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0b0a5b0d5a5d5a18080e1b545a080b080a0d080d08)
	(_entity
		(_time 1384066955781)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 210 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 201 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 201 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 201 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 12269         1384066955789 Structure
(_unit VHDL (slice_1 0 223 (structure 0 253 ))
	(_version va7)
	(_time 1384066955790 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0b0b5b0d0a5c561d595f1e520c080a0c080d580d02)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955787)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 274 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 280 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 280 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 285 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 285 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 285 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_31 0 289 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 292 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 294 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 296 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation un2_shift_count_s_31_0 0 298 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_block WireDelay 0 304 
		(_object
			(_process
				(line__306(_architecture 0 0 306 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__307(_architecture 1 0 307 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__308(_architecture 2 0 308 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__309(_architecture 3 0 309 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 313 
		(_object
			(_process
				(line__315(_architecture 4 0 315 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__316(_architecture 5 0 316 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 226 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 227 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 228 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 229 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 229 (_entity (_string \"SLICE_1"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 238 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 239 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 240 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 241 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 242 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 243 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 244 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 246 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 246 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 246 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 256 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 258 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 259 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 260 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 261 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 262 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 263 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 265 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 266 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 320 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 321 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 322 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 323 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 325 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 326 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 327 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 328 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 319 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 4658          1384066955795 Structure
(_unit VHDL (ccu20002 0 397 (structure 0 407 ))
	(_version va7)
	(_time 1384066955796 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1b1a4b1c4a4d4a08181e0b444a181b18191d181d18)
	(_entity
		(_time 1384066955793)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 409 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0000000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0000000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16269         1384066955803 Structure
(_unit VHDL (slice_2 0 422 (structure 0 466 ))
	(_version va7)
	(_time 1384066955804 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1b1b4b1c1a4c460d181c1e1a5d44481c181d481d121d18)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955799)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 491 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 491 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 491 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 493 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 496 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 499 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 499 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 488 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 504 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 504 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 504 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_30 0 508 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 511 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 513 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 515 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_29 0 517 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_29_0 0 520 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 526 
		(_object
			(_process
				(line__528(_architecture 0 0 528 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__529(_architecture 1 0 529 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__530(_architecture 2 0 530 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__531(_architecture 3 0 531 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__532(_architecture 4 0 532 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__533(_architecture 5 0 533 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 537 
		(_object
			(_process
				(line__539(_architecture 6 0 539 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__540(_architecture 7 0 540 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__541(_architecture 8 0 541 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 425 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 426 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 427 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 428 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 428 (_entity (_string \"SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 446 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 447 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 448 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 449 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 450 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 451 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 452 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 453 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 454 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 455 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 460 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 460 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 546 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 547 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 548 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 549 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 550 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 551 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 552 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 553 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 554 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 555 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 557 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 558 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 559 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 560 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 561 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 562 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 544 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4658          1384066955811 Structure
(_unit VHDL (ccu20003 0 685 (structure 0 695 ))
	(_version va7)
	(_time 1384066955812 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2a2b7a2e787c7b39292f3a757b292a29292c292c29)
	(_entity
		(_time 1384066955809)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 697 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16269         1384066955820 Structure
(_unit VHDL (slice_3 0 710 (structure 0 754 ))
	(_version va7)
	(_time 1384066955821 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3a3a6a3f386d672c393d3f3b7c65683d393c693c333c39)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955815)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 779 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 779 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 779 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 780 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 780 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 780 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 781 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 784 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 787 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 787 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 776 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_28 0 796 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 799 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 801 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 803 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_27 0 805 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_27_0 0 808 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 814 
		(_object
			(_process
				(line__816(_architecture 0 0 816 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__817(_architecture 1 0 817 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__818(_architecture 2 0 818 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__819(_architecture 3 0 819 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__820(_architecture 4 0 820 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__821(_architecture 5 0 821 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 825 
		(_object
			(_process
				(line__827(_architecture 6 0 827 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__828(_architecture 7 0 828 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__829(_architecture 8 0 829 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 713 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 714 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 715 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 716 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 716 (_entity (_string \"SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 736 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 737 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 738 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 739 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 740 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 741 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 742 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 743 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 746 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 746 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 746 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 757 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 758 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 759 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 760 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 761 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 762 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 763 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 764 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 766 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 767 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 768 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 769 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 770 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 772 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 773 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 774 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 834 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 835 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 836 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 837 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 838 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 839 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 840 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 841 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 842 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 843 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 845 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 846 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 847 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 848 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 849 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 850 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 832 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16371         1384066955832 Structure
(_unit VHDL (slice_4 0 973 (structure 0 1017 ))
	(_version va7)
	(_time 1384066955833 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3a3a6a3f386d672c393d3f3b7c656f3d393c693c333c39)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955827)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1042 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1042 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1042 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1043 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1043 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1043 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1044 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1047 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1050 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1050 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1039 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_26 0 1059 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1062 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1064 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1066 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_25 0 1068 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_25_0 0 1071 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1077 
		(_object
			(_process
				(line__1079(_architecture 0 0 1079 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1080(_architecture 1 0 1080 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1081(_architecture 2 0 1081 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1082(_architecture 3 0 1082 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1083(_architecture 4 0 1083 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1084(_architecture 5 0 1084 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1088 
		(_object
			(_process
				(line__1090(_architecture 6 0 1090 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1091(_architecture 7 0 1091 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1092(_architecture 8 0 1092 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 976 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 977 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 978 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 979 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 979 (_entity (_string \"SLICE_4"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 982 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 983 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 984 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 985 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 986 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 987 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 988 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 989 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 990 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 991 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 992 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 993 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 994 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 995 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 996 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 997 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 998 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 999 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1000 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1001 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1002 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1003 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1004 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1005 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1006 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1020 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1021 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1022 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1023 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1024 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1025 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1026 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1027 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1028 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1029 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1030 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1031 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1032 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1033 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1035 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1036 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1037 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1097 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1098 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1099 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1100 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1101 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1102 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1103 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1104 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1105 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1106 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1108 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1109 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1110 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1111 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1112 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1113 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1095 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16396         1384066955845 Structure
(_unit VHDL (slice_5 0 1236 (structure 0 1280 ))
	(_version va7)
	(_time 1384066955846 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4a4a1a48481d175c494d4f4b0c151e4d494c194c434c49)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955839)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1307 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1310 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1313 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1313 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1302 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_24 0 1322 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1325 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1327 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1329 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_23 0 1331 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_23_0 0 1334 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1340 
		(_object
			(_process
				(line__1342(_architecture 0 0 1342 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1343(_architecture 1 0 1343 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1344(_architecture 2 0 1344 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1345(_architecture 3 0 1345 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1346(_architecture 4 0 1346 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1347(_architecture 5 0 1347 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1351 
		(_object
			(_process
				(line__1353(_architecture 6 0 1353 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1354(_architecture 7 0 1354 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1355(_architecture 8 0 1355 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1239 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1240 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1241 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1242 (_entity (_string \"SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1263 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1264 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1265 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1266 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1267 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1268 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1269 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1286 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1291 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1292 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1293 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1294 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1295 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1296 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1299 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1300 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1360 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1361 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1362 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1363 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1365 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1366 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1367 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1368 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1369 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1371 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1372 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1373 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1374 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1375 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1376 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1358 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16396         1384066955858 Structure
(_unit VHDL (slice_6 0 1499 (structure 0 1543 ))
	(_version va7)
	(_time 1384066955859 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5959095a030e044f5a5e5c581f060e5e5a5f0a5f505f5a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955851)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1570 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1573 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1576 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1576 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1565 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_22 0 1585 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1588 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1590 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1592 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_21 0 1594 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_21_0 0 1597 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1603 
		(_object
			(_process
				(line__1605(_architecture 0 0 1605 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1606(_architecture 1 0 1606 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1607(_architecture 2 0 1607 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1608(_architecture 3 0 1608 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1609(_architecture 4 0 1609 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1610(_architecture 5 0 1610 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1614 
		(_object
			(_process
				(line__1616(_architecture 6 0 1616 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1617(_architecture 7 0 1617 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1618(_architecture 8 0 1618 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1502 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1503 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1504 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1505 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1505 (_entity (_string \"SLICE_6"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1507 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1508 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1509 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1523 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1524 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1525 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1526 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1527 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1528 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1529 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1532 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1537 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1537 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1546 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1547 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1548 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1549 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1550 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1551 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1552 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1554 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1555 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1556 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1557 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1558 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1559 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1561 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1562 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1563 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1623 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1624 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1625 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1626 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1627 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1628 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1629 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1630 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1631 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1632 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1634 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1635 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1636 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1637 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1638 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1639 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1621 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16396         1384066955873 Structure
(_unit VHDL (slice_7 0 1762 (structure 0 1806 ))
	(_version va7)
	(_time 1384066955874 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 69693969333e347f6a6e6c682f363f6e6a6f3a6f606f6a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955865)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1833 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1836 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1839 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1839 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1828 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_20 0 1848 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1851 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1853 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1855 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_19 0 1857 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_19_0 0 1860 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1866 
		(_object
			(_process
				(line__1868(_architecture 0 0 1868 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1869(_architecture 1 0 1869 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1870(_architecture 2 0 1870 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1871(_architecture 3 0 1871 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1872(_architecture 4 0 1872 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1873(_architecture 5 0 1873 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1877 
		(_object
			(_process
				(line__1879(_architecture 6 0 1879 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1880(_architecture 7 0 1880 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1881(_architecture 8 0 1881 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1765 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1766 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1767 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1768 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1768 (_entity (_string \"SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1786 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1787 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1795 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1800 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1800 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1810 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1811 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1812 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1814 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1815 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1818 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1819 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1820 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1821 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1822 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1824 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1825 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1826 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1886 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1887 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1888 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1889 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1890 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1891 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1892 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1893 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1894 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1895 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1897 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1898 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1899 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1900 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1901 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1902 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1884 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16396         1384066955888 Structure
(_unit VHDL (slice_8 0 2025 (structure 0 2069 ))
	(_version va7)
	(_time 1384066955889 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 78782879232f256e7b7f7d793e27217f7b7e2b7e717e7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955880)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2096 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2099 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2102 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2102 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2091 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_18 0 2111 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2114 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2116 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2118 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_17 0 2120 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_17_0 0 2123 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2129 
		(_object
			(_process
				(line__2131(_architecture 0 0 2131 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2132(_architecture 1 0 2132 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2133(_architecture 2 0 2133 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2134(_architecture 3 0 2134 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2135(_architecture 4 0 2135 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2136(_architecture 5 0 2136 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2140 
		(_object
			(_process
				(line__2142(_architecture 6 0 2142 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2143(_architecture 7 0 2143 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2144(_architecture 8 0 2144 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2028 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2029 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2030 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2031 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2031 (_entity (_string \"SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2037 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2038 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2039 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2040 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2041 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2042 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2044 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2046 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2047 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2048 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2049 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2050 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2051 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2052 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2053 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2054 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2055 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2056 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2057 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2058 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2061 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2061 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2061 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2063 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2063 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2072 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2073 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2074 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2075 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2076 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2077 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2078 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2079 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2080 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2081 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2082 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2083 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2084 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2085 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2087 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2088 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2089 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2149 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2150 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2151 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2152 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2153 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2154 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2155 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2156 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2157 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2158 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2160 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2161 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2162 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2163 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2164 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2165 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2147 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16396         1384066955904 Structure
(_unit VHDL (slice_9 0 2288 (structure 0 2332 ))
	(_version va7)
	(_time 1384066955905 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8888d886d3dfd59e8b8f8d89ced7d08f8b8edb8e818e8b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955896)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2358 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2358 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2358 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2359 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2362 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2354 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2368 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2368 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2368 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_16 0 2374 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2377 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2379 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2381 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_15 0 2383 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_15_0 0 2386 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2392 
		(_object
			(_process
				(line__2394(_architecture 0 0 2394 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2395(_architecture 1 0 2395 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2396(_architecture 2 0 2396 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2397(_architecture 3 0 2397 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2398(_architecture 4 0 2398 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2399(_architecture 5 0 2399 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2403 
		(_object
			(_process
				(line__2405(_architecture 6 0 2405 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2406(_architecture 7 0 2406 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2407(_architecture 8 0 2407 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2291 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2292 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2293 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2294 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2294 (_entity (_string \"SLICE_9"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2300 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2303 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2304 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2305 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2306 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2307 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2308 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2310 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2311 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2312 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2313 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2314 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2315 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2316 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2317 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2318 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2319 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2320 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2321 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2326 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2326 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2335 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2336 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2337 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2338 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2339 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2340 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2341 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2342 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2343 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2344 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2345 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2346 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2347 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2348 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2350 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2351 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2352 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2412 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2413 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2414 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2415 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2416 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2417 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2418 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2419 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2420 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2421 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2423 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2424 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2425 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2426 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2427 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2428 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2410 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16398         1384066955916 Structure
(_unit VHDL (slice_10 0 2551 (structure 0 2595 ))
	(_version va7)
	(_time 1384066955917 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9898c897c3cfc58e9b9f9d99dec7c89b989f9b9ecb9e91)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955911)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2620 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2620 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2620 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2621 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2621 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2621 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2622 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2625 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2628 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2628 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2617 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2631 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2631 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2631 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2632 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2632 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2632 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2633 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2633 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2633 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2634 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2634 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2634 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_14 0 2637 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2640 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2642 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2644 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_13 0 2646 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_13_0 0 2649 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2655 
		(_object
			(_process
				(line__2657(_architecture 0 0 2657 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2658(_architecture 1 0 2658 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2659(_architecture 2 0 2659 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2660(_architecture 3 0 2660 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2661(_architecture 4 0 2661 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2662(_architecture 5 0 2662 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2666 
		(_object
			(_process
				(line__2668(_architecture 6 0 2668 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2669(_architecture 7 0 2669 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2670(_architecture 8 0 2670 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2554 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2555 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2556 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2557 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2557 (_entity (_string \"SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2575 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2576 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2577 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2578 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2579 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2580 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2581 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2582 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2583 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2584 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2589 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2589 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2600 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2601 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2602 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2605 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2607 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2608 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2609 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2610 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2611 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2613 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2614 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2615 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2675 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2676 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2677 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2678 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2679 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2680 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2681 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2682 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2683 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2684 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2686 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2687 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2688 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2689 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2690 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2691 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2673 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16398         1384066955929 Structure
(_unit VHDL (slice_11 0 2814 (structure 0 2858 ))
	(_version va7)
	(_time 1384066955930 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9898c897c3cfc58e9b9f9d99dec7c89b999f9b9ecb9e91)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955924)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2883 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2883 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2883 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2884 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2884 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2884 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2885 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2888 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2891 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2891 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2880 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2894 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2894 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2894 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2895 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2895 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2895 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2896 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2896 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2896 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2897 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2897 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2897 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_12 0 2900 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2903 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2905 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2907 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_11 0 2909 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_11_0 0 2912 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2918 
		(_object
			(_process
				(line__2920(_architecture 0 0 2920 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2921(_architecture 1 0 2921 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2922(_architecture 2 0 2922 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2923(_architecture 3 0 2923 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2924(_architecture 4 0 2924 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2925(_architecture 5 0 2925 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2929 
		(_object
			(_process
				(line__2931(_architecture 6 0 2931 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2932(_architecture 7 0 2932 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2933(_architecture 8 0 2933 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2817 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2818 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2819 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2820 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2820 (_entity (_string \"SLICE_11"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2822 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2823 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2824 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2825 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2828 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2829 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2830 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2838 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2839 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2840 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2841 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2842 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2843 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2844 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2845 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2846 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2847 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2852 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2852 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2861 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2862 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2863 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2864 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2865 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2866 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2867 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2868 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2869 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2870 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2871 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2872 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2873 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2874 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2876 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2877 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2878 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2938 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2939 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2940 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2941 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2942 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2943 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2944 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2945 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2946 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2947 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2949 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2950 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2951 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2952 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2953 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2954 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2936 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16396         1384066955943 Structure
(_unit VHDL (slice_12 0 3077 (structure 0 3121 ))
	(_version va7)
	(_time 1384066955944 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a7a7f7f0f3f0fab1a4a0a2a6e1f8f7a4a5a0a4a1f4a1ae)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955937)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3148 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3151 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3154 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3154 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3158 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3158 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3158 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_10 0 3163 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3166 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3168 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3170 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_9 0 3172 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_9_0 0 3175 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3181 
		(_object
			(_process
				(line__3183(_architecture 0 0 3183 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3184(_architecture 1 0 3184 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3185(_architecture 2 0 3185 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3186(_architecture 3 0 3186 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3187(_architecture 4 0 3187 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3188(_architecture 5 0 3188 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3192 
		(_object
			(_process
				(line__3194(_architecture 6 0 3194 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3195(_architecture 7 0 3195 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3196(_architecture 8 0 3196 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3080 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3081 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3082 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3083 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3083 (_entity (_string \"SLICE_12"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3110 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3115 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3115 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3129 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3130 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3131 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3132 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3133 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3134 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3135 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3136 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3137 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3139 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3140 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3201 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3202 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3203 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3204 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3205 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3206 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3207 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3208 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3209 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3210 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3212 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3213 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3214 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3215 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3216 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3217 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3199 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16395         1384066955956 Structure
(_unit VHDL (slice_13 0 3340 (structure 0 3384 ))
	(_version va7)
	(_time 1384066955957 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b7b7e7e3e3e0eaa1b4b0b2b6f1e8e7b4b4b0b4b1e4b1be)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955950)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3411 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3414 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3406 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3423 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3423 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3423 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_8 0 3426 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3429 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3431 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3433 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_7 0 3435 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_7_0 0 3438 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3444 
		(_object
			(_process
				(line__3446(_architecture 0 0 3446 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3447(_architecture 1 0 3447 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3448(_architecture 2 0 3448 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3449(_architecture 3 0 3449 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3450(_architecture 4 0 3450 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3451(_architecture 5 0 3451 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3455 
		(_object
			(_process
				(line__3457(_architecture 6 0 3457 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3458(_architecture 7 0 3458 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3459(_architecture 8 0 3459 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3343 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3344 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3345 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3346 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3346 (_entity (_string \"SLICE_13"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3358 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3359 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3364 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3365 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3366 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3367 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3368 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3369 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3370 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3371 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3372 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3373 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3376 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3376 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3376 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3378 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3378 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3389 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3390 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3391 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3392 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3393 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3395 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3396 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3397 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3398 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3399 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3400 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3402 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3403 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3404 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3464 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3465 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3466 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3467 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3468 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3469 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3470 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3471 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3472 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3473 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3475 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3476 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3477 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3478 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3479 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3480 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3462 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16395         1384066955969 Structure
(_unit VHDL (slice_14 0 3603 (structure 0 3647 ))
	(_version va7)
	(_time 1384066955970 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c6c6969393919bd0c5c1c3c7809996c5c2c1c5c095c0cf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955962)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3674 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3677 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_6 0 3689 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3692 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3694 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3696 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_5 0 3698 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_5_0 0 3701 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3707 
		(_object
			(_process
				(line__3709(_architecture 0 0 3709 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3710(_architecture 1 0 3710 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3711(_architecture 2 0 3711 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3712(_architecture 3 0 3712 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3713(_architecture 4 0 3713 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3714(_architecture 5 0 3714 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3718 
		(_object
			(_process
				(line__3720(_architecture 6 0 3720 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3721(_architecture 7 0 3721 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3722(_architecture 8 0 3722 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3606 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3607 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3608 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3609 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3609 (_entity (_string \"SLICE_14"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3627 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3628 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3629 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3630 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3631 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3632 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3633 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3634 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3635 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3636 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3639 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3639 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3639 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3641 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3641 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3652 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3656 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3657 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3661 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3662 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3663 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3665 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3666 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3667 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3727 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3728 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3729 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3730 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3731 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3732 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3733 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3734 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3735 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3736 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3738 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3739 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3740 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3741 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3742 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3743 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3725 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2915          1384066955977 Structure
(_unit VHDL (vmuxregsre0004 0 3866 (structure 0 3875 ))
	(_version va7)
	(_time 1384066955978 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d6d68384848087c1dfd2c48c82d0d1d1d5d1d4d0d3)
	(_entity
		(_time 1384066955975)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 3877 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3867 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3867 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3867 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3868 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3868 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3868 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3869 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17049         1384066955987 Structure
(_unit VHDL (slice_15 0 3888 (structure 0 3932 ))
	(_version va7)
	(_time 1384066955988 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d6d6868483818bc0d5d1d3da908986d5d3d1d5d085d0df)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955981)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3957 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3957 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3957 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3959 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3962 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3965 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3965 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3954 (_entity (_out ))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3976 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_4 0 3979 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3982 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3984 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3986 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_3 0 3988 (_component vmuxregsre0004 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0004)
		)
	)
	(_instantiation un2_shift_count_cry_3_0 0 3991 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3997 
		(_object
			(_process
				(line__3999(_architecture 0 0 3999 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4000(_architecture 1 0 4000 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4001(_architecture 2 0 4001 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4002(_architecture 3 0 4002 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4003(_architecture 4 0 4003 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4004(_architecture 5 0 4004 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4008 
		(_object
			(_process
				(line__4010(_architecture 6 0 4010 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4011(_architecture 7 0 4011 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4012(_architecture 8 0 4012 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3891 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3892 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3893 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3894 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3894 (_entity (_string \"SLICE_15"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3913 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3914 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3915 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3916 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3917 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3918 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3919 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3920 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3921 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3923 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3923 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3923 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3924 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3924 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3925 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3925 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3925 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3926 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3926 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3937 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3938 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3942 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3943 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3944 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3945 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3946 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3947 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3948 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3950 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3951 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3952 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4017 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4018 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4019 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4020 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4021 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4022 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4023 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4024 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4025 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4026 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4028 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4029 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4030 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4031 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4032 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4033 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4015 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16415         1384066956000 Structure
(_unit VHDL (slice_16 0 4156 (structure 0 4200 ))
	(_version va7)
	(_time 1384066956001 2013.11.09 23:02:35)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e6e6b6b5b3b1bbf0e5e1e3e7a0b9b6e5e0e1e5e0b5e0ef)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955994)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0004
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4239 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4225 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4228 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4228 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4222 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4231 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4231 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4231 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4232 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4232 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4232 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4233 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4233 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4233 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4234 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4234 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4234 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_2 0 4242 (_component vmuxregsre0004 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0004)
		)
	)
	(_instantiation DRIVEVCC 0 4245 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4247 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4249 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_1 0 4251 (_component vmuxregsre0004 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0004)
		)
	)
	(_instantiation un2_shift_count_cry_1_0 0 4254 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 4260 
		(_object
			(_process
				(line__4262(_architecture 0 0 4262 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4263(_architecture 1 0 4263 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4264(_architecture 2 0 4264 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4265(_architecture 3 0 4265 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4266(_architecture 4 0 4266 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4267(_architecture 5 0 4267 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4271 
		(_object
			(_process
				(line__4273(_architecture 6 0 4273 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4274(_architecture 7 0 4274 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4275(_architecture 8 0 4275 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4159 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4160 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4161 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4162 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4162 (_entity (_string \"SLICE_16"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4167 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4176 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4177 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4178 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4180 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4181 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4182 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4183 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4184 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4185 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4186 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4187 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4188 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4189 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4192 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4192 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4192 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4194 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4194 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4204 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4205 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4206 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4207 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4208 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4209 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4210 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4211 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4212 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4213 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4214 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4215 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4216 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4218 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4219 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4220 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4280 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4281 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4282 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4283 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4284 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4285 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4286 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4287 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4288 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4289 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4291 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4292 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4293 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4294 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4295 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4296 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4278 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2547          1384066956012 Structure
(_unit VHDL (lut4 0 4419 (structure 0 4427 ))
	(_version va7)
	(_time 1384066956013 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f5f4f5a4f5a3a5e6f0f1b6aea1f2f1f6f1f3a6f2f0)
	(_entity
		(_time 1384066956006)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4429 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2551          1384066956018 Structure
(_unit VHDL (lut40005 0 4440 (structure 0 4448 ))
	(_version va7)
	(_time 1384066956019 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f5f4f5a4f5a3a5e6f0f4e5aaa4f6f5f6f0f3a6f2f0)
	(_entity
		(_time 1384066956016)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4450 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4442 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14355         1384066956024 Structure
(_unit VHDL (slice_17 0 4461 (structure 0 4499 ))
	(_version va7)
	(_time 1384066956025 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 05055203535258135557105c020604060202060356)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956022)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4534 (_entity (_out ))))
			)
		)
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4538 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4519 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4524 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4527 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4530 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4530 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_19 0 4541 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_count_RNO_0 0 4543 (_component lut40005 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 4545 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_0 0 4547 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4550 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4552 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 4556 
		(_object
			(_process
				(line__4558(_architecture 0 0 4558 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__4559(_architecture 1 0 4559 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__4560(_architecture 2 0 4560 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__4561(_architecture 3 0 4561 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__4562(_architecture 4 0 4562 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__4563(_architecture 5 0 4563 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__4564(_architecture 6 0 4564 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4568 
		(_object
			(_process
				(line__4570(_architecture 7 0 4570 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4571(_architecture 8 0 4571 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4464 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4465 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4466 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4467 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4467 (_entity (_string \"SLICE_17"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4488 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4490 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4490 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4490 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4491 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4491 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4491 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4492 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4492 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4492 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4493 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4502 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4510 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4511 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4512 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4513 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4515 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4516 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4517 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4576 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4577 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4578 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4579 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4580 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4581 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4583 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4584 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4585 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4586 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4574 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2917          1384066956034 Structure
(_unit VHDL (vmuxregsre0006 0 4669 (structure 0 4678 ))
	(_version va7)
	(_time 1384066956035 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 05055703545354120c01175f510302020602070300)
	(_entity
		(_time 1384066956032)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4680 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4671 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4671 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4671 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4672 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 12409         1384066956043 Structure
(_unit VHDL (slice_18 0 4691 (structure 0 4726 ))
	(_version va7)
	(_time 1384066956044 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 14144313434349024415014d131715171c13171247)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956038)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4742 (_entity (_out ))))
			)
		)
		(vmuxregsre0006
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4752 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4752 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4752 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4753 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4753 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4753 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4754 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4745 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_shift_count_s_31_0_RNO 0 4757 (_component lut40005 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 4759 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_state_0 0 4761 (_component vmuxregsre0006 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0006)
		)
	)
	(_instantiation DRIVEVCC 0 4764 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 4768 
		(_object
			(_process
				(line__4770(_architecture 0 0 4770 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4771(_architecture 1 0 4771 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4772(_architecture 2 0 4772 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__4773(_architecture 3 0 4773 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4777 
		(_object
			(_process
				(line__4779(_architecture 4 0 4779 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__4780(_architecture 5 0 4780 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__4781(_architecture 6 0 4781 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4694 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4695 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4696 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4697 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4697 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4699 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 4701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4705 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4708 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4709 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4710 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4711 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 4712 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4713 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4714 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4715 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4716 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4717 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4730 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4731 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 4733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4735 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4736 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4737 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4739 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4740 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4785 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4786 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4787 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4788 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 4790 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4791 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 4792 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4793 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 4794 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4795 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4796 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4797 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 4784 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(12)(13)(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2551          1384066956053 Structure
(_unit VHDL (lut40007 0 4893 (structure 0 4901 ))
	(_version va7)
	(_time 1384066956054 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 14151312154244071115044b451714171312471311)
	(_entity
		(_time 1384066956050)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4903 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4895 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2551          1384066956061 Structure
(_unit VHDL (lut40008 0 4914 (structure 0 4922 ))
	(_version va7)
	(_time 1384066956062 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24252321257274372125347b752724272c22772321)
	(_entity
		(_time 1384066956059)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4924 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001111100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001111100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2917          1384066956067 Structure
(_unit VHDL (vmuxregsre0009 0 4935 (structure 0 4944 ))
	(_version va7)
	(_time 1384066956068 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24247620747275332d20367e702223232723262221)
	(_entity
		(_time 1384066956065)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4946 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4936 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4936 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4936 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4938 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16034         1384066956078 Structure
(_unit VHDL (slice_19 0 4957 (structure 0 5002 ))
	(_version va7)
	(_time 1384066956079 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34346331636369226231216d333735373d33373267)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956071)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40007
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5035 (_entity (_out ))))
			)
		)
		(lut40008
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_entity (_out ))))
			)
		)
		(vmuxregsre0009
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5044 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5028 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5025 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2 0 5047 (_component lut40007 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40007)
		)
	)
	(_instantiation shift_state_next_4_0 0 5049 (_component lut40008 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40008)
		)
	)
	(_instantiation shift_state_next_0 0 5051 (_component vmuxregsre0009 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0009)
		)
	)
	(_instantiation DRIVEVCC 0 5054 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 5056 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 5058 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5062 
		(_object
			(_process
				(line__5064(_architecture 0 0 5064 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5065(_architecture 1 0 5065 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5066(_architecture 2 0 5066 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5067(_architecture 3 0 5067 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5068(_architecture 4 0 5068 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5069(_architecture 5 0 5069 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__5070(_architecture 6 0 5070 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__5071(_architecture 7 0 5071 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__5072(_architecture 8 0 5072 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__5073(_architecture 9 0 5073 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5077 
		(_object
			(_process
				(line__5079(_architecture 10 0 5079 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__5080(_architecture 11 0 5080 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4960 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4961 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4962 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4963 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4963 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4982 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4983 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4989 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4990 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4992 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4992 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4992 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4993 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4993 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4993 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4994 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4994 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4994 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4995 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4995 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4995 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5007 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5008 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5009 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5012 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5017 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5018 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5019 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5021 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 5022 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5023 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5085 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5086 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5087 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5088 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5089 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5090 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5092 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5093 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5094 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5095 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 5083 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2551          1384066956087 Structure
(_unit VHDL (lut40010 0 5187 (structure 0 5195 ))
	(_version va7)
	(_time 1384066956088 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 43424440451513504642531c124042404345104446)
	(_entity
		(_time 1384066956084)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5197 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110010011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110010011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2551          1384066956093 Structure
(_unit VHDL (lut40011 0 5208 (structure 0 5216 ))
	(_version va7)
	(_time 1384066956094 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 43424440451513504642531c124042404245104446)
	(_entity
		(_time 1384066956091)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5218 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5210 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1900          1384066956099 Structure
(_unit VHDL (selmux2 0 5229 (structure 0 5237 ))
	(_version va7)
	(_time 1384066956100 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4343144145144455164556181a4041444045464510)
	(_entity
		(_time 1384066956097)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 5239 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5231 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 12133         1384066956105 Structure
(_unit VHDL (s_out_1_1_10_slice_20 0 5249 (structure 0 5287 ))
	(_version va7)
	(_time 1384066956106 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 53530453060451440752470a545052560550525605)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956103)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5311 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5307 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5315 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5318 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5318 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5318 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5319 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20_K1 0 5322 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_10_SLICE_20_s_out_1_1_10_SLICE_20_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5325 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_10_GATE 0 5327 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_10_SLICE_20_s_out_1_1_10_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20_K0K1MUX 0 5330 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_10_SLICE_20_s_out_1_1_10_GATE_H0))
			((D1)(s_out_1_1_10_SLICE_20_s_out_1_1_10_SLICE_20_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20_FXMUX 0 5334 (_component selmux2 )
		(_port
			((D0)(FXA_ipd))
			((D1)(FXB_ipd))
			((SD)(M1_ipd))
			((Z)(OFX1_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5338 
		(_object
			(_process
				(line__5340(_architecture 0 0 5340 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5341(_architecture 1 0 5341 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5342(_architecture 2 0 5342 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5343(_architecture 3 0 5343 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5344(_architecture 4 0 5344 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5345(_architecture 5 0 5345 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5346(_architecture 6 0 5346 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5347(_architecture 7 0 5347 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__5348(_architecture 8 0 5348 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
				(line__5349(_architecture 9 0 5349 (_procedure_call (_simple)(_target(21))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5252 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5253 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5254 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5255 (_entity (_string \"s_out_1_1_10_SLICE_20"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXB ~extvital2000.VITAL_Timing.VitalDelayType01 0 5265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXA ~extvital2000.VITAL_Timing.VitalDelayType01 0 5266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M1_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXB_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXA_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5276 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5278 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5278 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5278 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5279 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5279 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5279 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 5280 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5280 (_entity (_in ))))
		(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 5280 (_entity (_in ))))
		(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 5281 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5281 (_entity (_out )(_param_out))))
		(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 5281 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5291 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5293 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5300 (_architecture (_uni ((i 1))))))
		(_signal (_internal OFX1_out ~extieee.std_logic_1164.STD_LOGIC 0 5301 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5303 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_10_SLICE_20_s_out_1_1_10_SLICE_20_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5304 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_10_SLICE_20_s_out_1_1_10_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5305 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5354 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5355 (_process 0 )))
		(_variable (_internal OFX1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5356 (_process 0 ((i 1)))))
		(_variable (_internal OFX1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5357 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5352 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
		(827868751 )
	)
	(_model . Structure 11 -1
	)
)
I 000050 55 12115         1384066956117 Structure
(_unit VHDL (s_out_1_1_6_slice_21 0 5418 (structure 0 5456 ))
	(_version va7)
	(_time 1384066956118 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 62623561363560753663763b656163673461636734)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956112)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5480 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5476 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5484 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5487 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5487 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5487 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5488 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21_K1 0 5491 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_6_SLICE_21_s_out_1_1_6_SLICE_21_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5494 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_6_GATE 0 5496 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_6_SLICE_21_s_out_1_1_6_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21_K0K1MUX 0 5499 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_6_SLICE_21_s_out_1_1_6_GATE_H0))
			((D1)(s_out_1_1_6_SLICE_21_s_out_1_1_6_SLICE_21_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21_FXMUX 0 5503 (_component selmux2 )
		(_port
			((D0)(FXA_ipd))
			((D1)(FXB_ipd))
			((SD)(M1_ipd))
			((Z)(OFX1_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5507 
		(_object
			(_process
				(line__5509(_architecture 0 0 5509 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5510(_architecture 1 0 5510 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5511(_architecture 2 0 5511 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5512(_architecture 3 0 5512 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5513(_architecture 4 0 5513 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5514(_architecture 5 0 5514 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5515(_architecture 6 0 5515 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5516(_architecture 7 0 5516 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__5517(_architecture 8 0 5517 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
				(line__5518(_architecture 9 0 5518 (_procedure_call (_simple)(_target(21))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5421 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5422 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5423 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5424 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5424 (_entity (_string \"s_out_1_1_6_SLICE_21"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXB ~extvital2000.VITAL_Timing.VitalDelayType01 0 5434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXA ~extvital2000.VITAL_Timing.VitalDelayType01 0 5435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M1_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXB_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXA_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5445 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5448 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5448 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5448 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_entity (_in ))))
		(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_entity (_in ))))
		(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 5450 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5450 (_entity (_out )(_param_out))))
		(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 5450 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5459 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5462 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5463 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5464 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5465 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5466 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5468 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5469 (_architecture (_uni ((i 1))))))
		(_signal (_internal OFX1_out ~extieee.std_logic_1164.STD_LOGIC 0 5470 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5472 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_6_SLICE_21_s_out_1_1_6_SLICE_21_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5473 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_6_SLICE_21_s_out_1_1_6_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5474 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5523 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5524 (_process 0 )))
		(_variable (_internal OFX1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5525 (_process 0 ((i 1)))))
		(_variable (_internal OFX1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5526 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5521 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
		(827868751 )
	)
	(_model . Structure 11 -1
	)
)
I 000050 55 9813          1384066956128 Structure
(_unit VHDL (s_out_1_1_3_slice_22 0 5587 (structure 0 5618 ))
	(_version va7)
	(_time 1384066956129 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 62623561363560756f63763b656163673461636734)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956124)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5638 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5634 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5642 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5645 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5645 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5645 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5646 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_3_SLICE_22_K1 0 5649 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_3_SLICE_22_s_out_1_1_3_SLICE_22_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5652 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_3_GATE 0 5654 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_3_SLICE_22_s_out_1_1_3_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_3_SLICE_22_K0K1MUX 0 5657 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_3_SLICE_22_s_out_1_1_3_GATE_H0))
			((D1)(s_out_1_1_3_SLICE_22_s_out_1_1_3_SLICE_22_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5663 
		(_object
			(_process
				(line__5665(_architecture 0 0 5665 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__5666(_architecture 1 0 5666 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__5667(_architecture 2 0 5667 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__5668(_architecture 3 0 5668 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__5669(_architecture 4 0 5669 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__5670(_architecture 5 0 5670 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__5671(_architecture 6 0 5671 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5590 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5591 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5592 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5593 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5593 (_entity (_string \"s_out_1_1_3_SLICE_22"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5608 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5612 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5612 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5628 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5630 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_3_SLICE_22_s_out_1_1_3_SLICE_22_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5631 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_3_SLICE_22_s_out_1_1_3_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5632 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5677 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 5674 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 12133         1384066956140 Structure
(_unit VHDL (s_out_1_1_13_slice_23 0 5724 (structure 0 5762 ))
	(_version va7)
	(_time 1384066956141 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 72722570262570652673662b757173772471737724)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956135)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5786 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5782 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5790 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5794 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23_K1 0 5797 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_13_SLICE_23_s_out_1_1_13_SLICE_23_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5800 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_13_GATE 0 5802 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_13_SLICE_23_s_out_1_1_13_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23_K0K1MUX 0 5805 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_13_SLICE_23_s_out_1_1_13_GATE_H0))
			((D1)(s_out_1_1_13_SLICE_23_s_out_1_1_13_SLICE_23_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23_FXMUX 0 5809 (_component selmux2 )
		(_port
			((D0)(FXA_ipd))
			((D1)(FXB_ipd))
			((SD)(M1_ipd))
			((Z)(OFX1_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5813 
		(_object
			(_process
				(line__5815(_architecture 0 0 5815 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5816(_architecture 1 0 5816 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5817(_architecture 2 0 5817 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5818(_architecture 3 0 5818 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5819(_architecture 4 0 5819 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5820(_architecture 5 0 5820 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5821(_architecture 6 0 5821 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5822(_architecture 7 0 5822 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__5823(_architecture 8 0 5823 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
				(line__5824(_architecture 9 0 5824 (_procedure_call (_simple)(_target(21))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5727 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5728 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5729 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5730 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5730 (_entity (_string \"s_out_1_1_13_SLICE_23"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXB ~extvital2000.VITAL_Timing.VitalDelayType01 0 5740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXA ~extvital2000.VITAL_Timing.VitalDelayType01 0 5741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M1_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXB_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXA_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5751 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_entity (_in ))))
		(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_entity (_in ))))
		(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_entity (_out )(_param_out))))
		(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5766 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5767 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5768 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5769 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5770 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5771 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5772 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5773 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5774 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5775 (_architecture (_uni ((i 1))))))
		(_signal (_internal OFX1_out ~extieee.std_logic_1164.STD_LOGIC 0 5776 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5778 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_13_SLICE_23_s_out_1_1_13_SLICE_23_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5779 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_13_SLICE_23_s_out_1_1_13_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5780 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5829 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5830 (_process 0 )))
		(_variable (_internal OFX1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5831 (_process 0 ((i 1)))))
		(_variable (_internal OFX1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5832 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5827 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
		(827868751 )
	)
	(_model . Structure 11 -1
	)
)
I 000050 55 9409          1384066956151 Structure
(_unit VHDL (slice_24 0 5893 (structure 0 5927 ))
	(_version va7)
	(_time 1384066956152 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8282d58cd3d5df94898097db8581808186858184d1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956148)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_entity (_out ))))
			)
		)
		(lut40007
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5947 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_22 0 5950 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_28 0 5952 (_component lut40007 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40007)
		)
	)
	(_block WireDelay 0 5956 
		(_object
			(_process
				(line__5958(_architecture 0 0 5958 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5959(_architecture 1 0 5959 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5960(_architecture 2 0 5960 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5961(_architecture 3 0 5961 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5962(_architecture 4 0 5962 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5963(_architecture 5 0 5963 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__5964(_architecture 6 0 5964 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__5965(_architecture 7 0 5965 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5896 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5897 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5898 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5899 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5899 (_entity (_string \"SLICE_24"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5916 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5918 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5918 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5918 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5919 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5919 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5919 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5920 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5920 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5920 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5921 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5930 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5931 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5932 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5933 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5938 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5939 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5970 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5971 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5972 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5973 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 5968 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 2551          1384066956162 Structure
(_unit VHDL (lut40012 0 6028 (structure 0 6036 ))
	(_version va7)
	(_time 1384066956163 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8283858d85d4d291878392ddd38183818084d18587)
	(_entity
		(_time 1384066956159)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6038 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6030 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9409          1384066956169 Structure
(_unit VHDL (slice_25 0 6049 (structure 0 6083 ))
	(_version va7)
	(_time 1384066956170 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9191c69ec3c6cc879a9384c89692939294969297c2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956166)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6099 (_entity (_out ))))
			)
		)
		(lut40012
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6103 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_16 0 6106 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_23 0 6108 (_component lut40012 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40012)
		)
	)
	(_block WireDelay 0 6112 
		(_object
			(_process
				(line__6114(_architecture 0 0 6114 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6115(_architecture 1 0 6115 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6116(_architecture 2 0 6116 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6117(_architecture 3 0 6117 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6118(_architecture 4 0 6118 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6119(_architecture 5 0 6119 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6120(_architecture 6 0 6120 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6121(_architecture 7 0 6121 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6052 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6053 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6054 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6055 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6055 (_entity (_string \"SLICE_25"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6057 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6058 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6059 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6060 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6061 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6072 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6074 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6074 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6074 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6075 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6075 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6075 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6076 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6076 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6076 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6077 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6086 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6087 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6088 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6089 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6090 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6091 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6092 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6093 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6094 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6095 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6127 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6128 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6129 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6124 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 2551          1384066956178 Structure
(_unit VHDL (lut40013 0 6184 (structure 0 6192 ))
	(_version va7)
	(_time 1384066956179 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9190969f95c7c182949081cec09290929297c29694)
	(_entity
		(_time 1384066956176)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6194 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6186 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 6983          1384066956187 Structure
(_unit VHDL (slice_26 0 6205 (structure 0 6227 ))
	(_version va7)
	(_time 1384066956188 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a1a1f6f6f3f6fcb7a4a3b4f8a6a2a3a2a7a6a2a7f2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956182)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6242 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6238 (_entity (_out ))))
			)
		)
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6246 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_RNI6L2B_0 0 6249 (_component lut40005 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 6251 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation data_0_sqmuxa 0 6253 (_component lut40013 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_block WireDelay 0 6257 
		(_object
			(_process
				(line__6259(_architecture 0 0 6259 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__6260(_architecture 1 0 6260 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__6261(_architecture 2 0 6261 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6208 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6209 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6210 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6211 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6211 (_entity (_string \"SLICE_26"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6218 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6220 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6220 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6220 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6231 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6232 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6233 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6234 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6236 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6265 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6266 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6267 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6268 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 6264 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 4 -1
	)
)
I 000050 55 8938          1384066956199 Structure
(_unit VHDL (slice_27 0 6308 (structure 0 6342 ))
	(_version va7)
	(_time 1384066956200 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b0b0e7e4e3e7eda6bbb6a5e9b7b3b2b3b7b7b3b6e3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956194)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6358 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_20 0 6361 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_21 0 6363 (_component lut4 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_block WireDelay 0 6367 
		(_object
			(_process
				(line__6369(_architecture 0 0 6369 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6370(_architecture 1 0 6370 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6371(_architecture 2 0 6371 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6372(_architecture 3 0 6372 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6373(_architecture 4 0 6373 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6374(_architecture 5 0 6374 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6375(_architecture 6 0 6375 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6376(_architecture 7 0 6376 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6311 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6312 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6313 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6314 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6314 (_entity (_string \"SLICE_27"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6331 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6333 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6333 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6333 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6334 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6334 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6334 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6335 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6335 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6335 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6336 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6345 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6346 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6347 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6348 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6349 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6350 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6351 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6352 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6353 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6381 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6382 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6383 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6384 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6379 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 8938          1384066956211 Structure
(_unit VHDL (slice_28 0 6439 (structure 0 6473 ))
	(_version va7)
	(_time 1384066956212 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c0c0979593979dd6cbc6d599c7c3c2c3c8c7c3c693)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956206)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6489 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_17 0 6492 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_18 0 6494 (_component lut4 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_block WireDelay 0 6498 
		(_object
			(_process
				(line__6500(_architecture 0 0 6500 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6501(_architecture 1 0 6501 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6502(_architecture 2 0 6502 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6503(_architecture 3 0 6503 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6504(_architecture 4 0 6504 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6505(_architecture 5 0 6505 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6506(_architecture 6 0 6506 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6507(_architecture 7 0 6507 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6442 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6443 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6444 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6445 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6445 (_entity (_string \"SLICE_28"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6462 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6478 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6479 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6480 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6481 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6484 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6485 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6513 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6514 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6515 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6510 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 1678          1384066956221 Structure
(_unit VHDL (xo2iobuf 0 6570 (structure 0 6577 ))
	(_version va7)
	(_time 1384066956222 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c0c09c95969296d6c8c6869a93c7c5c6c6c7c8c696)
	(_entity
		(_time 1384066956218)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 6579 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6571 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6571 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6571 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4625          1384066956228 Structure
(_unit VHDL (s_outb 0 6589 (structure 0 6606 ))
	(_version va7)
	(_time 1384066956229 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d0d087818687d2c7d1d1c48a83d7d3d586d686d7d5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956225)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6617 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6617 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6617 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6614 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_pad 0 6620 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(sout_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 6622 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6626 
		(_object
			(_process
				(line__6628(_architecture 0 0 6628 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6592 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6593 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6594 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6595 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6595 (_entity (_string \"s_outB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_sout ~extvital2000.VITAL_Timing.VitalDelayType01 0 6598 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 6600 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.STD_LOGIC 0 6600 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sout_out ~extieee.std_logic_1164.STD_LOGIC 0 6610 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6612 (_architecture (_uni ))))
		(_variable (_internal sout_zd ~extieee.std_logic_1164.STD_LOGIC 0 6632 (_process 0 ((i 1)))))
		(_variable (_internal sout_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6633 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6631 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1953853299 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2492          1384066956237 Structure
(_unit VHDL (mfflsre 0 6662 (structure 0 6670 ))
	(_version va7)
	(_time 1384066956238 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d0d1d082d68782c682d5c38b83d6d5d684d6d6d6d6)
	(_entity
		(_time 1384066956234)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3jx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1555 1 634 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 636 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 637 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 638 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 639 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 640 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 6672 (_component .machxo2.components.fd1p3jx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3jx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((pd)(pd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6664 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6664 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1555 (machxo2 components ~STRING~1555)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10158         1384066956245 Structure
(_unit VHDL (s_out_mgiol 0 6683 (structure 0 6713 ))
	(_version va7)
	(_time 1384066956246 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dfdf888edf88ddc88bd8cb86d8d98bd9d8d9d6d989)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956241)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6733 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6733 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6733 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6734 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6734 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6727 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_0io 0 6737 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation DRIVEVCC 0 6740 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 6742 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 6746 
		(_object
			(_process
				(line__6748(_architecture 0 0 6748 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__6749(_architecture 1 0 6749 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__6750(_architecture 2 0 6750 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6754 
		(_object
			(_process
				(line__6756(_architecture 3 0 6756 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__6757(_architecture 4 0 6757 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__6758(_architecture 5 0 6758 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6686 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6687 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6688 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6689 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6689 (_entity (_string \"s_out_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 6691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 6692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6694 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6695 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6696 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6697 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6698 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6699 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6700 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6701 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6702 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6703 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6704 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 6706 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 6706 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6706 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6707 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 6716 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6717 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 6718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 6720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6721 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6722 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6724 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 6725 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6762 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6763 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 6765 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6766 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 6767 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6768 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6769 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6770 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 6761 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(5395276 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 1477          1384066956254 Structure
(_unit VHDL (xo2iobuf0014 0 6846 (structure 0 6853 ))
	(_version va7)
	(_time 1384066956255 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dfdf838ddf8d89c9d7d999858cd8dad9d9dcdfdcdf)
	(_entity
		(_time 1384066956251)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 6855 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6847 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6847 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5143          1384066956261 Structure
(_unit VHDL (clkb 0 6865 (structure 0 6885 ))
	(_version va7)
	(_time 1384066956262 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code efeeb8bceab8e9f9e8e8fcb5ede9bde9ede9ece9bc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956258)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6892 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6892 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_pad 0 6895 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 6899 
		(_object
			(_process
				(line__6901(_architecture 0 0 6901 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6868 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6869 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6870 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6871 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6871 (_entity (_string \"clkB"\))))
		(_generic (_internal tipd_clkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 6873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkS ~extvital2000.VITAL_Timing.VitalDelayType 0 6875 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6876 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6877 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 6879 (_entity (_out )(_param_out))))
		(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 6879 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 6888 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 6905 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6906 (_process 0 )))
		(_variable (_internal tviol_clkS_clkS ~extieee.std_logic_1164.X01 0 6908 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6909 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6904 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1399549027 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4613          1384066956272 Structure
(_unit VHDL (s_enb 0 6949 (structure 0 6966 ))
	(_version va7)
	(_time 1384066956273 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code efefb8bfefb8bef9beeffdb4bdeab9e9eae9bae9ed)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956267)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6974 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_pad 0 6980 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(sen_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 6982 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6986 
		(_object
			(_process
				(line__6988(_architecture 0 0 6988 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6952 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6953 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6954 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6955 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6955 (_entity (_string \"s_enB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_sen ~extvital2000.VITAL_Timing.VitalDelayType01 0 6958 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 6960 (_entity (_in ))))
		(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 6960 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6969 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sen_out ~extieee.std_logic_1164.STD_LOGIC 0 6970 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6972 (_architecture (_uni ))))
		(_variable (_internal sen_zd ~extieee.std_logic_1164.STD_LOGIC 0 6992 (_process 0 ((i 1)))))
		(_variable (_internal sen_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6993 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6991 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(7234931 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2496          1384066956281 Structure
(_unit VHDL (mfflsre0015 0 7022 (structure 0 7030 ))
	(_version va7)
	(_time 1384066956282 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fefffeaeada9ace8acfbeda5adf8fbfdfefdfefdff)
	(_entity
		(_time 1384066956277)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1553 1 612 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 614 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 615 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 616 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 617 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 618 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7032 (_component .machxo2.components.fd1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7023 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7023 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7023 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7024 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7024 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1553 (machxo2 components ~STRING~1553)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9265          1384066956290 Structure
(_unit VHDL (s_en_mgiol 0 7043 (structure 0 7068 ))
	(_version va7)
	(_time 1384066956291 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0e0e580b0d595f18530248540b080908070858085d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956285)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7091 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7091 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7084 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7087 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7087 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7081 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_0io 0 7094 (_component mfflsre0015 )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre0015)
		)
	)
	(_instantiation DRIVEVCC 0 7097 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7099 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7101 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7105 
		(_object
			(_process
				(line__7107(_architecture 0 0 7107 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
				(line__7108(_architecture 1 0 7108 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7112 
		(_object
			(_process
				(line__7114(_architecture 2 0 7114 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7115(_architecture 3 0 7115 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7046 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7047 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7048 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7049 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7049 (_entity (_string \"s_en_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 7051 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7052 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7053 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7054 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7055 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7056 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7057 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7058 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7059 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7060 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 7062 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 7062 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7062 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 7071 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7072 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 7073 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7074 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7075 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7077 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7078 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7079 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7119 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7120 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 7122 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7123 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7124 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7125 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 7118 (_process (_simple)(_target(0))(_sensitivity(3)(5)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(1145851721 79 )
	)
	(_model . Structure 5 -1
	)
)
I 000050 55 5220          1384066956300 Structure
(_unit VHDL (data_in_15_b 0 7183 (structure 0 7203 ))
	(_version va7)
	(_time 1384066956301 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0e0f5f085a585e180a0a485456085b0b580d0f0d0b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956295)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_15 0 7213 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain15_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7217 
		(_object
			(_process
				(line__7219(_architecture 0 0 7219 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7186 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7187 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7188 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7189 (_entity (_string \"data_in_15_B"\))))
		(_generic (_internal tipd_datain15 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain15_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain15 ~extvital2000.VITAL_Timing.VitalDelayType 0 7193 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain15_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7194 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain15_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7195 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7197 (_entity (_out )(_param_out))))
		(_port (_internal datain15 ~extieee.std_logic_1164.STD_LOGIC 0 7197 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7206 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain15_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7207 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7223 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7224 (_process 0 )))
		(_variable (_internal tviol_datain15_datain15 ~extieee.std_logic_1164.X01 0 7226 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain15 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7227 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7222 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 892431977 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2507          1384066956308 Structure
(_unit VHDL (smuxlregsre 0 7267 (structure 0 7275 ))
	(_version va7)
	(_time 1384066956309 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1e1e48191f484f09171a5d454d181b1819191d191c)
	(_entity
		(_time 1384066956306)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1583 1 960 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 962 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 963 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 964 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 965 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 966 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7277 (_component .machxo2.components.ifs1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7268 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7268 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7268 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7269 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7269 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1583 (machxo2 components ~STRING~1583)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10130         1384066956317 Structure
(_unit VHDL (data_in_15_mgiol 0 7288 (structure 0 7318 ))
	(_version va7)
	(_time 1384066956318 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1e1f4f194a484e08164d584446184b1b481d1f1d1b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956312)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7338 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7338 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7338 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7339 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7339 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7332 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_15 0 7342 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7344 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7346 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7350 
		(_object
			(_process
				(line__7352(_architecture 0 0 7352 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__7353(_architecture 1 0 7353 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__7354(_architecture 2 0 7354 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7358 
		(_object
			(_process
				(line__7360(_architecture 3 0 7360 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7361(_architecture 4 0 7361 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__7362(_architecture 5 0 7362 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7291 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7292 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7293 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7294 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7294 (_entity (_string \"data_in_15_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7300 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7301 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7302 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7303 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7304 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7305 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7306 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7307 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7308 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7309 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7311 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7311 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7311 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7312 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7321 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7322 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7323 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7324 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7325 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7326 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7327 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7329 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7330 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7366 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7367 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7369 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7370 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7371 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7372 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7373 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7374 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7365 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5220          1384066956328 Structure
(_unit VHDL (data_in_14_b 0 7450 (structure 0 7470 ))
	(_version va7)
	(_time 1384066956329 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2d2c7c29787b7d3b29296b77752b78287b2e2c2e29)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956323)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7477 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7477 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_14 0 7480 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain14_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7484 
		(_object
			(_process
				(line__7486(_architecture 0 0 7486 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7453 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7454 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7455 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7456 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7456 (_entity (_string \"data_in_14_B"\))))
		(_generic (_internal tipd_datain14 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain14_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain14 ~extvital2000.VITAL_Timing.VitalDelayType 0 7460 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain14_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7461 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain14_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7462 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7464 (_entity (_out )(_param_out))))
		(_port (_internal datain14 ~extieee.std_logic_1164.STD_LOGIC 0 7464 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain14_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7490 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7491 (_process 0 )))
		(_variable (_internal tviol_datain14_datain14 ~extieee.std_logic_1164.X01 0 7493 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain14 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7494 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7489 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 875654761 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10130         1384066956339 Structure
(_unit VHDL (data_in_14_mgiol 0 7534 (structure 0 7564 ))
	(_version va7)
	(_time 1384066956340 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3d3c6c38686b6d2b356e7b67653b68386b3e3c3e39)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956334)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7584 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7584 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7584 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7585 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7585 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7581 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7581 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7578 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_14 0 7588 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7590 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7592 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7596 
		(_object
			(_process
				(line__7598(_architecture 0 0 7598 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__7599(_architecture 1 0 7599 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__7600(_architecture 2 0 7600 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7604 
		(_object
			(_process
				(line__7606(_architecture 3 0 7606 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7607(_architecture 4 0 7607 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__7608(_architecture 5 0 7608 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7537 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7538 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7539 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7540 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7540 (_entity (_string \"data_in_14_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7546 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7547 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7548 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7549 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7555 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7558 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7567 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7568 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7569 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7570 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7571 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7572 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7573 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7575 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7576 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7612 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7613 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7615 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7616 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7617 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7618 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7619 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7620 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7611 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5220          1384066956349 Structure
(_unit VHDL (data_in_13_b 0 7696 (structure 0 7716 ))
	(_version va7)
	(_time 1384066956350 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3d3c6c38686b6d2b39397b67653b68386b3e3c3e3e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956344)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7723 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7723 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_13 0 7726 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain13_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7730 
		(_object
			(_process
				(line__7732(_architecture 0 0 7732 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7699 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7700 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7701 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7702 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7702 (_entity (_string \"data_in_13_B"\))))
		(_generic (_internal tipd_datain13 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain13_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain13 ~extvital2000.VITAL_Timing.VitalDelayType 0 7706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain13_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain13_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7708 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7710 (_entity (_out )(_param_out))))
		(_port (_internal datain13 ~extieee.std_logic_1164.STD_LOGIC 0 7710 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7719 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain13_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7720 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7736 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7737 (_process 0 )))
		(_variable (_internal tviol_datain13_datain13 ~extieee.std_logic_1164.X01 0 7739 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain13 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7740 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7735 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 858877545 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10130         1384066956360 Structure
(_unit VHDL (data_in_13_mgiol 0 7780 (structure 0 7810 ))
	(_version va7)
	(_time 1384066956361 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4c4d1d4e1e1a1c5a441f0a16144a19491a4f4d4f4f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956355)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7831 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7831 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7824 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_13 0 7834 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7836 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7838 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7842 
		(_object
			(_process
				(line__7844(_architecture 0 0 7844 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__7845(_architecture 1 0 7845 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__7846(_architecture 2 0 7846 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7850 
		(_object
			(_process
				(line__7852(_architecture 3 0 7852 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7853(_architecture 4 0 7853 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__7854(_architecture 5 0 7854 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7783 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7784 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7785 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7786 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7786 (_entity (_string \"data_in_13_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7801 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7804 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7814 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7815 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7816 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7817 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7819 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7821 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7822 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7858 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7859 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7861 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7862 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7863 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7864 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7865 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7866 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7857 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5220          1384066956372 Structure
(_unit VHDL (data_in_12_b 0 7942 (structure 0 7962 ))
	(_version va7)
	(_time 1384066956373 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5c5d0d5f0e0a0c4a58581a06045a09590a5f5d5f5e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956366)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_12 0 7972 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain12_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7976 
		(_object
			(_process
				(line__7978(_architecture 0 0 7978 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7945 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7946 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7947 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7948 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7948 (_entity (_string \"data_in_12_B"\))))
		(_generic (_internal tipd_datain12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain12_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain12 ~extvital2000.VITAL_Timing.VitalDelayType 0 7952 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain12_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7953 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain12_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7954 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7956 (_entity (_out )(_param_out))))
		(_port (_internal datain12 ~extieee.std_logic_1164.STD_LOGIC 0 7956 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7965 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7982 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7983 (_process 0 )))
		(_variable (_internal tviol_datain12_datain12 ~extieee.std_logic_1164.X01 0 7985 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain12 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7986 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7981 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 842100329 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10130         1384066956382 Structure
(_unit VHDL (data_in_12_mgiol 0 8026 (structure 0 8056 ))
	(_version va7)
	(_time 1384066956383 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6c6d3d6c3e3a3c7a643f2a36346a39693a6f6d6f6e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956377)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8070 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_12 0 8080 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8082 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8084 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8088 
		(_object
			(_process
				(line__8090(_architecture 0 0 8090 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8091(_architecture 1 0 8091 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8092(_architecture 2 0 8092 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8096 
		(_object
			(_process
				(line__8098(_architecture 3 0 8098 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8099(_architecture 4 0 8099 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8100(_architecture 5 0 8100 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8029 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8030 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8031 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8032 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8032 (_entity (_string \"data_in_12_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8037 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8038 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8039 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8040 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8041 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8042 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8043 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8044 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8045 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8047 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8049 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8049 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8049 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8059 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8060 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8061 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8062 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8063 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8064 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8065 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8067 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8068 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8104 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8105 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8107 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8108 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8109 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8110 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8111 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8112 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8103 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5220          1384066956393 Structure
(_unit VHDL (data_in_11_b 0 8188 (structure 0 8208 ))
	(_version va7)
	(_time 1384066956394 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6c6d3d6c3e3a3c7a68682a36346a39693a6f6d6f6d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956388)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8215 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8215 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_11 0 8218 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain11_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8222 
		(_object
			(_process
				(line__8224(_architecture 0 0 8224 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8191 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8192 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8193 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8194 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8194 (_entity (_string \"data_in_11_B"\))))
		(_generic (_internal tipd_datain11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain11_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain11 ~extvital2000.VITAL_Timing.VitalDelayType 0 8198 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain11_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8199 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain11_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8200 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8202 (_entity (_out )(_param_out))))
		(_port (_internal datain11 ~extieee.std_logic_1164.STD_LOGIC 0 8202 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8211 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8212 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8228 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8229 (_process 0 )))
		(_variable (_internal tviol_datain11_datain11 ~extieee.std_logic_1164.X01 0 8231 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain11 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8232 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8227 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 825323113 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10130         1384066956404 Structure
(_unit VHDL (data_in_11_mgiol 0 8272 (structure 0 8302 ))
	(_version va7)
	(_time 1384066956405 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7b7a2a7a282d2b6d73283d21237d2e7e2d787a787a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956399)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8322 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8322 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8322 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8323 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8323 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8319 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8319 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8316 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_11 0 8326 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8328 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8330 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8334 
		(_object
			(_process
				(line__8336(_architecture 0 0 8336 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8337(_architecture 1 0 8337 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8338(_architecture 2 0 8338 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8342 
		(_object
			(_process
				(line__8344(_architecture 3 0 8344 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8345(_architecture 4 0 8345 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8346(_architecture 5 0 8346 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8275 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8276 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8277 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8278 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8278 (_entity (_string \"data_in_11_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8293 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8296 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8305 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8306 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8307 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8308 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8309 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8310 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8311 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8313 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8314 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8350 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8351 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8353 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8354 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8355 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8356 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8357 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8358 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8349 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5220          1384066956415 Structure
(_unit VHDL (data_in_10_b 0 8434 (structure 0 8454 ))
	(_version va7)
	(_time 1384066956416 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8b8ada85d8dddb9d8f8fcdd1d38dde8edd888a888b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956410)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_10 0 8464 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain10_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8468 
		(_object
			(_process
				(line__8470(_architecture 0 0 8470 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8437 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8438 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8439 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8440 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8440 (_entity (_string \"data_in_10_B"\))))
		(_generic (_internal tipd_datain10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain10_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain10 ~extvital2000.VITAL_Timing.VitalDelayType 0 8444 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain10_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8445 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain10_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8446 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8448 (_entity (_out )(_param_out))))
		(_port (_internal datain10 ~extieee.std_logic_1164.STD_LOGIC 0 8448 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8457 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8458 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8474 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8475 (_process 0 )))
		(_variable (_internal tviol_datain10_datain10 ~extieee.std_logic_1164.X01 0 8477 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain10 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8478 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8473 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 808545897 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10130         1384066956426 Structure
(_unit VHDL (data_in_10_mgiol 0 8518 (structure 0 8548 ))
	(_version va7)
	(_time 1384066956427 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8b8ada85d8dddb9d83d8cdd1d38dde8edd888a888b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956421)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8568 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8568 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8568 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8569 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8569 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8562 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_10 0 8572 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8574 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8576 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8580 
		(_object
			(_process
				(line__8582(_architecture 0 0 8582 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8583(_architecture 1 0 8583 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8584(_architecture 2 0 8584 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8588 
		(_object
			(_process
				(line__8590(_architecture 3 0 8590 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8591(_architecture 4 0 8591 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8592(_architecture 5 0 8592 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8521 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8522 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8523 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8524 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8524 (_entity (_string \"data_in_10_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8539 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8541 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8541 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8541 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8542 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8551 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8552 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8553 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8554 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8555 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8556 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8557 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8559 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8560 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8596 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8597 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8599 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8600 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8601 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8602 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8603 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8604 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8595 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5204          1384066956437 Structure
(_unit VHDL (data_in_9_b 0 8680 (structure 0 8700 ))
	(_version va7)
	(_time 1384066956438 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9a9bcb95caccca8c9e9edcc0c29ccf9fcc99939fcc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956432)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_9 0 8710 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain9_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8714 
		(_object
			(_process
				(line__8716(_architecture 0 0 8716 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8683 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8684 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8685 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8686 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8686 (_entity (_string \"data_in_9_B"\))))
		(_generic (_internal tipd_datain9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain9_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain9 ~extvital2000.VITAL_Timing.VitalDelayType 0 8690 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain9_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8691 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain9_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8692 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_entity (_out )(_param_out))))
		(_port (_internal datain9 ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8703 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8704 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8721 (_process 0 )))
		(_variable (_internal tviol_datain9_datain9 ~extieee.std_logic_1164.X01 0 8723 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain9 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8724 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8719 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3763817 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10127         1384066956448 Structure
(_unit VHDL (data_in_9_mgiol 0 8764 (structure 0 8794 ))
	(_version va7)
	(_time 1384066956449 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aaabfbfdfafcfabca2f9ecf0f2acffaffca9a3affc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956443)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8815 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8815 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8811 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8811 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8808 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_9 0 8818 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8820 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8822 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8826 
		(_object
			(_process
				(line__8828(_architecture 0 0 8828 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8829(_architecture 1 0 8829 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8830(_architecture 2 0 8830 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8834 
		(_object
			(_process
				(line__8836(_architecture 3 0 8836 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8837(_architecture 4 0 8837 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8838(_architecture 5 0 8838 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8767 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8768 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8769 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8770 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8770 (_entity (_string \"data_in_9_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8781 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8782 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8783 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8784 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8785 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8788 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8797 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8798 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8799 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8801 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8802 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8803 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8805 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8806 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8842 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8843 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8845 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8846 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8847 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8848 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8849 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8850 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8841 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5204          1384066956459 Structure
(_unit VHDL (data_in_8_b 0 8926 (structure 0 8946 ))
	(_version va7)
	(_time 1384066956460 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aaabfbfdfafcfabcaeaeecf0f2acffaffca9a2affc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956454)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8953 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8953 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_8 0 8956 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain8_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8960 
		(_object
			(_process
				(line__8962(_architecture 0 0 8962 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8929 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8930 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8931 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8932 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8932 (_entity (_string \"data_in_8_B"\))))
		(_generic (_internal tipd_datain8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain8_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain8 ~extvital2000.VITAL_Timing.VitalDelayType 0 8936 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain8_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8937 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain8_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8938 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8940 (_entity (_out )(_param_out))))
		(_port (_internal datain8 ~extieee.std_logic_1164.STD_LOGIC 0 8940 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8949 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8966 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8967 (_process 0 )))
		(_variable (_internal tviol_datain8_datain8 ~extieee.std_logic_1164.X01 0 8969 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain8 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8970 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8965 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3698281 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10127         1384066956470 Structure
(_unit VHDL (data_in_8_mgiol 0 9010 (structure 0 9040 ))
	(_version va7)
	(_time 1384066956471 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code babbebeeeaeceaacb2e9fce0e2bcefbfecb9b2bfec)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956465)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9060 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9060 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9060 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9061 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9061 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9054 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_8 0 9064 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9066 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9068 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9072 
		(_object
			(_process
				(line__9074(_architecture 0 0 9074 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9075(_architecture 1 0 9075 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9076(_architecture 2 0 9076 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9080 
		(_object
			(_process
				(line__9082(_architecture 3 0 9082 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9083(_architecture 4 0 9083 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9084(_architecture 5 0 9084 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9013 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9014 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9015 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9016 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9016 (_entity (_string \"data_in_8_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9022 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9023 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9024 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9025 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9026 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9027 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9028 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9029 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9030 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9031 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9043 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9044 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9045 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9046 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9047 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9048 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9049 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9051 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9052 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9088 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9089 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9091 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9092 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9093 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9094 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9095 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9096 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9087 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5204          1384066956480 Structure
(_unit VHDL (data_in_7_b 0 9172 (structure 0 9192 ))
	(_version va7)
	(_time 1384066956481 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c9c8989cc19f99dfcdcd8f9391cf9ccc9fcacecc9f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956476)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9199 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9199 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_7 0 9202 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain7_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9206 
		(_object
			(_process
				(line__9208(_architecture 0 0 9208 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9175 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9176 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9177 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9178 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9178 (_entity (_string \"data_in_7_B"\))))
		(_generic (_internal tipd_datain7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain7_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain7 ~extvital2000.VITAL_Timing.VitalDelayType 0 9182 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain7_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9183 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain7_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9184 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_out )(_param_out))))
		(_port (_internal datain7 ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9195 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9196 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9212 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9213 (_process 0 )))
		(_variable (_internal tviol_datain7_datain7 ~extieee.std_logic_1164.X01 0 9215 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain7 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9216 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9211 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3632745 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10127         1384066956494 Structure
(_unit VHDL (data_in_7_mgiol 0 9256 (structure 0 9286 ))
	(_version va7)
	(_time 1384066956495 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d9d8888bd18f89cfd18a9f8381df8cdc8fdadedc8f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956487)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9306 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9306 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9306 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9307 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9307 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9303 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9303 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_7 0 9310 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9312 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9314 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9318 
		(_object
			(_process
				(line__9320(_architecture 0 0 9320 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9321(_architecture 1 0 9321 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9322(_architecture 2 0 9322 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9326 
		(_object
			(_process
				(line__9328(_architecture 3 0 9328 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9329(_architecture 4 0 9329 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9330(_architecture 5 0 9330 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9259 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9260 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9261 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9262 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9262 (_entity (_string \"data_in_7_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9268 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9269 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9270 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9271 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9272 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9273 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9274 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9275 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9276 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9277 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9279 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9279 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9279 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9280 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9290 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9291 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9292 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9293 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9295 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9335 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9337 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9338 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9339 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9340 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9341 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9342 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9333 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5204          1384066956505 Structure
(_unit VHDL (data_in_6_b 0 9418 (structure 0 9438 ))
	(_version va7)
	(_time 1384066956506 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d9d8888bd18f89cfdddd9f8381df8cdc8fdadfdc8f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956499)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9445 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9445 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_6 0 9448 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain6_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9452 
		(_object
			(_process
				(line__9454(_architecture 0 0 9454 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9421 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9422 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9423 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9424 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9424 (_entity (_string \"data_in_6_B"\))))
		(_generic (_internal tipd_datain6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain6_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain6 ~extvital2000.VITAL_Timing.VitalDelayType 0 9428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain6_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain6_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9430 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9432 (_entity (_out )(_param_out))))
		(_port (_internal datain6 ~extieee.std_logic_1164.STD_LOGIC 0 9432 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9441 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9442 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9458 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9459 (_process 0 )))
		(_variable (_internal tviol_datain6_datain6 ~extieee.std_logic_1164.X01 0 9461 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain6 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9462 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9457 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3567209 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10127         1384066956519 Structure
(_unit VHDL (data_in_6_mgiol 0 9502 (structure 0 9532 ))
	(_version va7)
	(_time 1384066956520 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e8e9b9bbe1beb8fee0bbaeb2b0eebdedbeebeeedbe)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956514)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9552 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9552 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9552 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9553 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9553 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9549 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9549 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9546 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_6 0 9556 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9558 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9560 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9564 
		(_object
			(_process
				(line__9566(_architecture 0 0 9566 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9567(_architecture 1 0 9567 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9568(_architecture 2 0 9568 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9572 
		(_object
			(_process
				(line__9574(_architecture 3 0 9574 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9575(_architecture 4 0 9575 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9576(_architecture 5 0 9576 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9505 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9506 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9507 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9508 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9508 (_entity (_string \"data_in_6_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9514 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9515 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9516 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9517 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9518 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9519 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9520 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9521 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9522 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9523 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9526 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9535 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9536 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9537 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9538 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9539 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9540 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9541 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9543 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9544 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9580 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9581 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9583 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9584 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9585 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9586 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9587 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9588 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9579 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5204          1384066956530 Structure
(_unit VHDL (data_in_5_b 0 9664 (structure 0 9684 ))
	(_version va7)
	(_time 1384066956531 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f8f9a9a8f1aea8eefcfcbea2a0feadfdaefbfdfdae)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956525)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9691 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9691 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_5 0 9694 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain5_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9698 
		(_object
			(_process
				(line__9700(_architecture 0 0 9700 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9667 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9668 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9669 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9670 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9670 (_entity (_string \"data_in_5_B"\))))
		(_generic (_internal tipd_datain5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9672 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain5_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9673 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain5 ~extvital2000.VITAL_Timing.VitalDelayType 0 9674 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain5_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9675 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain5_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9676 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9678 (_entity (_out )(_param_out))))
		(_port (_internal datain5 ~extieee.std_logic_1164.STD_LOGIC 0 9678 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9687 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9688 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9704 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9705 (_process 0 )))
		(_variable (_internal tviol_datain5_datain5 ~extieee.std_logic_1164.X01 0 9707 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain5 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9708 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9703 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3501673 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10127         1384066956542 Structure
(_unit VHDL (data_in_5_mgiol 0 9748 (structure 0 9778 ))
	(_version va7)
	(_time 1384066956543 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 08095a0e015e581e005b4e52500e5d0d5e0b0d0d5e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956536)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9798 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9798 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9798 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9799 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9799 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9795 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9795 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9792 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_5 0 9802 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9804 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9806 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9810 
		(_object
			(_process
				(line__9812(_architecture 0 0 9812 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9813(_architecture 1 0 9813 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9814(_architecture 2 0 9814 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9818 
		(_object
			(_process
				(line__9820(_architecture 3 0 9820 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9821(_architecture 4 0 9821 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9822(_architecture 5 0 9822 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9751 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9752 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9753 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9754 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9754 (_entity (_string \"data_in_5_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9760 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9761 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9762 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9763 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9764 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9769 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9771 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9771 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9771 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9772 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9781 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9782 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9783 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9784 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9785 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9786 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9787 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9789 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9790 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9826 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9827 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9829 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9830 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9831 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9832 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9833 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9834 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9825 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5204          1384066956553 Structure
(_unit VHDL (data_in_4_b 0 9910 (structure 0 9930 ))
	(_version va7)
	(_time 1384066956554 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 08095a0e015e581e0c0c4e52500e5d0d5e0b0c0d5e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956548)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_4 0 9940 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain4_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9944 
		(_object
			(_process
				(line__9946(_architecture 0 0 9946 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9913 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9914 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9915 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9916 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9916 (_entity (_string \"data_in_4_B"\))))
		(_generic (_internal tipd_datain4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain4_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain4 ~extvital2000.VITAL_Timing.VitalDelayType 0 9920 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain4_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9921 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain4_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9922 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_out )(_param_out))))
		(_port (_internal datain4 ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9933 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9950 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9951 (_process 0 )))
		(_variable (_internal tviol_datain4_datain4 ~extieee.std_logic_1164.X01 0 9953 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain4 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9954 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9949 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3436137 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10191         1384066956565 Structure
(_unit VHDL (data_in_4_mgiol 0 9994 (structure 0 10024 ))
	(_version va7)
	(_time 1384066956566 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 17164510114147011f44514d4f1142124114131241)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956560)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10044 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10044 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10044 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10045 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10045 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10041 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10041 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10038 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_4 0 10048 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10050 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10052 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10056 
		(_object
			(_process
				(line__10058(_architecture 0 0 10058 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10059(_architecture 1 0 10059 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10060(_architecture 2 0 10060 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10064 
		(_object
			(_process
				(line__10066(_architecture 3 0 10066 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10067(_architecture 4 0 10067 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10068(_architecture 5 0 10068 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9997 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9998 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9999 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10000 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10000 (_entity (_string \"data_in_4_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10006 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10007 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10008 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10009 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10010 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10011 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10012 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10013 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10014 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10015 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10017 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10017 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10017 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10018 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10027 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10028 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10029 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10030 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10031 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10033 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10035 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10036 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10072 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10073 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10075 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10076 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10077 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10078 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10079 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10080 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10071 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5231          1384066956576 Structure
(_unit VHDL (data_in_3_b 0 10156 (structure 0 10176 ))
	(_version va7)
	(_time 1384066956577 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 27267523217177312323617d7f2172227124242271)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956571)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10183 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10183 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_3 0 10186 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain3_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10190 
		(_object
			(_process
				(line__10192(_architecture 0 0 10192 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10159 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10160 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10161 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10162 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10162 (_entity (_string \"data_in_3_B"\))))
		(_generic (_internal tipd_datain3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain3_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain3 ~extvital2000.VITAL_Timing.VitalDelayType 0 10166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain3_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain3_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10168 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10170 (_entity (_out )(_param_out))))
		(_port (_internal datain3 ~extieee.std_logic_1164.STD_LOGIC 0 10170 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10179 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10196 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10197 (_process 0 )))
		(_variable (_internal tviol_datain3_datain3 ~extieee.std_logic_1164.X01 0 10199 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain3 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10200 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10195 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3370601 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10195         1384066956588 Structure
(_unit VHDL (data_in_3_mgiol 0 10240 (structure 0 10270 ))
	(_version va7)
	(_time 1384066956589 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 36376433316066203e65706c6e3063336035353360)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956583)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10290 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10290 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10290 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10291 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10291 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10287 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10287 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10284 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_3 0 10294 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10296 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10298 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10302 
		(_object
			(_process
				(line__10304(_architecture 0 0 10304 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10305(_architecture 1 0 10305 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10306(_architecture 2 0 10306 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10310 
		(_object
			(_process
				(line__10312(_architecture 3 0 10312 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10313(_architecture 4 0 10313 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10314(_architecture 5 0 10314 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10243 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10244 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10245 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10246 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10246 (_entity (_string \"data_in_3_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10255 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10256 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10261 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10264 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10273 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10274 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10276 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10277 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10279 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10318 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10319 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10321 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10322 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10323 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10324 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10325 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10326 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10317 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5231          1384066956599 Structure
(_unit VHDL (data_in_2_b 0 10402 (structure 0 10422 ))
	(_version va7)
	(_time 1384066956600 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 36376433316066203232706c6e3063336035343360)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956594)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10429 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10429 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_2 0 10432 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain2_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10436 
		(_object
			(_process
				(line__10438(_architecture 0 0 10438 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10405 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10406 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10407 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10408 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10408 (_entity (_string \"data_in_2_B"\))))
		(_generic (_internal tipd_datain2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain2_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain2 ~extvital2000.VITAL_Timing.VitalDelayType 0 10412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain2_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain2_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10414 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10416 (_entity (_out )(_param_out))))
		(_port (_internal datain2 ~extieee.std_logic_1164.STD_LOGIC 0 10416 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10425 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10442 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10443 (_process 0 )))
		(_variable (_internal tviol_datain2_datain2 ~extieee.std_logic_1164.X01 0 10445 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain2 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10446 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10441 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3305065 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10195         1384066956610 Structure
(_unit VHDL (data_in_2_mgiol 0 10486 (structure 0 10516 ))
	(_version va7)
	(_time 1384066956611 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 46471444411016504e15001c1e4013431045444310)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956605)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10537 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10537 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10533 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10533 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10530 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_2 0 10540 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10542 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10544 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10548 
		(_object
			(_process
				(line__10550(_architecture 0 0 10550 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10551(_architecture 1 0 10551 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10552(_architecture 2 0 10552 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10556 
		(_object
			(_process
				(line__10558(_architecture 3 0 10558 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10559(_architecture 4 0 10559 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10560(_architecture 5 0 10560 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10489 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10490 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10491 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10492 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10492 (_entity (_string \"data_in_2_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10507 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10519 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10520 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10521 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10524 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10525 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10527 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10528 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10564 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10565 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10567 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10568 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10569 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10570 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10571 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10572 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10563 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5231          1384066956622 Structure
(_unit VHDL (data_in_1_b 0 10648 (structure 0 10668 ))
	(_version va7)
	(_time 1384066956623 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 56570455510006405252100c0e5003530055575300)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956616)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10675 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10675 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_1 0 10678 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain1_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10682 
		(_object
			(_process
				(line__10684(_architecture 0 0 10684 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10651 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10652 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10653 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10654 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10654 (_entity (_string \"data_in_1_B"\))))
		(_generic (_internal tipd_datain1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain1_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain1 ~extvital2000.VITAL_Timing.VitalDelayType 0 10658 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain1_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10659 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain1_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10660 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10662 (_entity (_out )(_param_out))))
		(_port (_internal datain1 ~extieee.std_logic_1164.STD_LOGIC 0 10662 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10671 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10688 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10689 (_process 0 )))
		(_variable (_internal tviol_datain1_datain1 ~extieee.std_logic_1164.X01 0 10691 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain1 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10692 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10687 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3239529 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10195         1384066956633 Structure
(_unit VHDL (data_in_1_mgiol 0 10732 (structure 0 10762 ))
	(_version va7)
	(_time 1384066956634 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 65643765613335736d36233f3d6330603366646033)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956628)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10783 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10783 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10779 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10779 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10776 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_1 0 10786 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10788 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10790 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10794 
		(_object
			(_process
				(line__10796(_architecture 0 0 10796 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10797(_architecture 1 0 10797 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10798(_architecture 2 0 10798 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10802 
		(_object
			(_process
				(line__10804(_architecture 3 0 10804 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10805(_architecture 4 0 10805 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10806(_architecture 5 0 10806 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10735 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10736 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10737 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10738 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10738 (_entity (_string \"data_in_1_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10744 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10746 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10747 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10748 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10749 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10750 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10751 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10752 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10753 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10756 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10765 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10766 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10767 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10768 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10769 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10770 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10771 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10773 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10774 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10810 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10811 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10813 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10814 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10815 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10816 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10817 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10818 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10809 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5231          1384066956646 Structure
(_unit VHDL (data_in_0_b 0 10894 (structure 0 10914 ))
	(_version va7)
	(_time 1384066956647 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 65643765613335736161233f3d6330603366656033)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956640)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_0 0 10924 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain0_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10928 
		(_object
			(_process
				(line__10930(_architecture 0 0 10930 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10897 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10898 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10899 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10900 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10900 (_entity (_string \"data_in_0_B"\))))
		(_generic (_internal tipd_datain0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain0_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain0 ~extvital2000.VITAL_Timing.VitalDelayType 0 10904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain0_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10905 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain0_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10906 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_out )(_param_out))))
		(_port (_internal datain0 ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10935 (_process 0 )))
		(_variable (_internal tviol_datain0_datain0 ~extieee.std_logic_1164.X01 0 10937 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain0 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10938 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10933 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3173993 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10195         1384066956660 Structure
(_unit VHDL (data_in_0_mgiol 0 10978 (structure 0 11008 ))
	(_version va7)
	(_time 1384066956661 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 75742774712325637d26332f2d7320702376757023)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956653)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11025 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11025 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11022 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_0 0 11032 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 11034 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 11036 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 11040 
		(_object
			(_process
				(line__11042(_architecture 0 0 11042 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__11043(_architecture 1 0 11043 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__11044(_architecture 2 0 11044 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11048 
		(_object
			(_process
				(line__11050(_architecture 3 0 11050 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__11051(_architecture 4 0 11051 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__11052(_architecture 5 0 11052 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10981 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10982 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10983 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10984 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10984 (_entity (_string \"data_in_0_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10986 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10987 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10988 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10989 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10990 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10991 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10992 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10993 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10994 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10995 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10996 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10997 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10998 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10999 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11002 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11011 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11012 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11017 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11019 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11020 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11056 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11057 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11059 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11060 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11061 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11062 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11063 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11064 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 11055 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5293          1384066956674 Structure
(_unit VHDL (shift_strobeb 0 11140 (structure 0 11160 ))
	(_version va7)
	(_time 1384066956675 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8484d18a88d3d992878290dd8383878380838682d2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956668)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11167 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11167 (_entity (_in ))))
			)
		)
	)
	(_instantiation shift_strobe_pad 0 11170 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(shiftstrobe_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 11174 
		(_object
			(_process
				(line__11176(_architecture 0 0 11176 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11143 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11144 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11145 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11146 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11146 (_entity (_string \"shift_strobeB"\))))
		(_generic (_internal tipd_shiftstrobe ~extvital2000.VITAL_Timing.VitalDelayType01 0 11148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_shiftstrobe_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_shiftstrobe ~extvital2000.VITAL_Timing.VitalDelayType 0 11150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_shiftstrobe_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_shiftstrobe_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11152 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11154 (_entity (_out )(_param_out))))
		(_port (_internal shiftstrobe ~extieee.std_logic_1164.STD_LOGIC 0 11154 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11163 (_architecture (_uni ((i 1))))))
		(_signal (_internal shiftstrobe_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11164 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11180 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11181 (_process 0 )))
		(_variable (_internal tviol_shiftstrobe_shiftstrobe ~extieee.std_logic_1164.X01 0 11183 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_shiftstrobe ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11184 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11179 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1718184051 1920234356 6644335 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2519          1384066956685 Structure
(_unit VHDL (smuxlregsre0016 0 11224 (structure 0 11232 ))
	(_version va7)
	(_time 1384066956686 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9494c19bc4c2c5839d90d7cfc79291929393979396)
	(_entity
		(_time 1384066956681)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3ix
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1584 1 971 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 973 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 974 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 975 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 976 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 977 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 11234 (_component .machxo2.components.ifs1p3ix )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3ix)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1584 (machxo2 components ~STRING~1584)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10228         1384066956695 Structure
(_unit VHDL (shift_strobe_mgiol 0 11245 (structure 0 11275 ))
	(_version va7)
	(_time 1384066956696 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a4a4f1f3a8f3f9b2abf5b0fda3a3a7a3a0a3a6a2f2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956689)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0016
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11296 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11296 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11289 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11292 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11292 (_entity (_out ))))
			)
		)
	)
	(_instantiation rst_count_0io 0 11299 (_component smuxlregsre0016 )
		(_port
			((D0)(DI_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0016)
		)
	)
	(_instantiation DRIVEVCC 0 11301 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 11303 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 11307 
		(_object
			(_process
				(line__11309(_architecture 0 0 11309 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__11310(_architecture 1 0 11310 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__11311(_architecture 2 0 11311 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11315 
		(_object
			(_process
				(line__11317(_architecture 3 0 11317 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__11318(_architecture 4 0 11318 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__11319(_architecture 5 0 11319 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11248 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11249 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11250 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11251 (_entity (_string \"shift_strobe_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 11254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 11256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11263 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11264 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11265 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11266 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11269 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11278 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11279 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11280 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 11281 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11282 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11284 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11286 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11287 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11323 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11324 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11326 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11327 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 11328 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11329 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11330 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11331 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 11322 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5170          1384066956707 Structure
(_unit VHDL (rstb 0 11407 (structure 0 11427 ))
	(_version va7)
	(_time 1384066956708 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a4a4f0f2a3f2f4b2a3a2b6fff6a3a0a2a6a3a6a3a7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956703)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 11437 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 11441 
		(_object
			(_process
				(line__11443(_architecture 0 0 11443 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11410 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11411 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11412 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11413 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11413 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 11415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 11417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11419 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11430 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11447 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11448 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 11450 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11446 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 1830          1384066956717 Structure
(_unit VHDL (gsr5mode 0 11491 (structure 0 11498 ))
	(_version va7)
	(_time 1384066956718 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b3b2e2e6b3e5e5a0b7b6f7e9b4b5b7b5b6b5b4b4b0)
	(_entity
		(_time 1384066956713)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11501 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 11503 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 11492 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 11499 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2737          1384066956726 Structure
(_unit VHDL (gsr_instb 0 11513 (structure 0 11529 ))
	(_version va7)
	(_time 1384066956727 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c3c29297c39595d696c1da99c7c4c0c4c7c5c1c5c4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956721)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 11535 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 11538 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 11542 
		(_object
			(_process
				(line__11544(_architecture 0 0 11544 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11516 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11517 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11518 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11519 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11519 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 11521 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 11523 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11532 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 11547 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 75964         1384066956772 Structure
(_unit VHDL (shift_reg_16_bit 0 11568 (structure 0 11577 ))
	(_version va7)
	(_time 1384066956773 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e2e2b7b1e8b5bff4e4e7b5e3a4b9b1e4e7e4e5e7b4e1e3)
	(_entity
		(_time 1384066956732)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11721 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11721 (_entity (_out ))))
			)
		)
		(SLICE_1
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_entity (_out ))))
			)
		)
		(SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11730 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11730 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11730 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11731 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11731 (_entity (_out ))))
			)
		)
		(SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11736 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11736 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11736 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11737 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11737 (_entity (_out ))))
			)
		)
		(SLICE_4
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11740 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11740 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11740 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11742 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11742 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11742 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11743 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11743 (_entity (_out ))))
			)
		)
		(SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11746 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11746 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11746 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11747 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11747 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11747 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11748 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11748 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11748 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11749 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11749 (_entity (_out ))))
			)
		)
		(SLICE_6
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11752 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11752 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11752 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11753 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11753 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11753 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11754 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11754 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11754 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11755 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11755 (_entity (_out ))))
			)
		)
		(SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11758 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11758 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11758 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11760 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11760 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11760 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11761 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11761 (_entity (_out ))))
			)
		)
		(SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11764 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11764 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11764 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11765 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11765 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11765 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11766 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11766 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11766 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11767 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11767 (_entity (_out ))))
			)
		)
		(SLICE_9
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11770 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11770 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11770 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11771 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11771 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11771 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11772 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11772 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11772 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11773 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11773 (_entity (_out ))))
			)
		)
		(SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11776 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11776 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11776 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11777 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11777 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11777 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11778 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11778 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11778 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11779 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11779 (_entity (_out ))))
			)
		)
		(SLICE_11
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out ))))
			)
		)
		(SLICE_12
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11788 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11788 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11788 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11789 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11789 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11789 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11790 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11790 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11790 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11791 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11791 (_entity (_out ))))
			)
		)
		(SLICE_13
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11794 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11794 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11794 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11797 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11797 (_entity (_out ))))
			)
		)
		(SLICE_14
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11803 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11803 (_entity (_out ))))
			)
		)
		(SLICE_15
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11809 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11809 (_entity (_out ))))
			)
		)
		(SLICE_16
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_out ))))
			)
		)
		(SLICE_17
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11818 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11818 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11818 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11820 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11820 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11820 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11821 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11824 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11824 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11824 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11828 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11828 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11828 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11829 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11829 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11829 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11832 (_entity (_out ))))
			)
		)
		(s_out_1_1_10_SLICE_20
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11835 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11835 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11835 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11836 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11836 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11836 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 11837 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11837 (_entity (_in ))))
				(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 11837 (_entity (_in ))))
				(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 11838 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11838 (_entity (_out ))))
				(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 11838 (_entity (_out ))))
			)
		)
		(s_out_1_1_6_SLICE_21
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11841 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11841 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11841 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11842 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11842 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11842 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 11843 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11843 (_entity (_in ))))
				(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 11843 (_entity (_in ))))
				(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 11844 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11844 (_entity (_out ))))
				(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 11844 (_entity (_out ))))
			)
		)
		(s_out_1_1_3_SLICE_22
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11847 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11847 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11847 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11848 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11848 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11848 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11849 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11849 (_entity (_out ))))
			)
		)
		(s_out_1_1_13_SLICE_23
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11852 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11852 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11852 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11853 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11853 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11853 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 11854 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11854 (_entity (_in ))))
				(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 11854 (_entity (_in ))))
				(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 11855 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11855 (_entity (_out ))))
				(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 11855 (_entity (_out ))))
			)
		)
		(SLICE_24
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11858 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11858 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11858 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11860 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11860 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11860 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11861 (_entity (_out ))))
			)
		)
		(SLICE_25
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out ))))
			)
		)
		(SLICE_26
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11870 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11870 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11870 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11871 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11871 (_entity (_out ))))
			)
		)
		(SLICE_27
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11874 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11874 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11874 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11875 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11875 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11875 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11876 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11876 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11876 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11877 (_entity (_out ))))
			)
		)
		(SLICE_28
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_entity (_out ))))
			)
		)
		(s_outB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_entity (_out ))))
			)
		)
		(s_out_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_entity (_in ))))
			)
		)
		(clkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_entity (_out ))))
				(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_entity (_in ))))
			)
		)
		(s_enB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_entity (_in ))))
				(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_entity (_out ))))
			)
		)
		(s_en_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
			)
		)
		(data_in_15_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11902 (_entity (_out ))))
				(_port (_internal datain15 ~extieee.std_logic_1164.STD_LOGIC 0 11902 (_entity (_in ))))
			)
		)
		(data_in_15_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11905 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11905 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11905 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11906 (_entity (_out ))))
			)
		)
		(data_in_14_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11909 (_entity (_out ))))
				(_port (_internal datain14 ~extieee.std_logic_1164.STD_LOGIC 0 11909 (_entity (_in ))))
			)
		)
		(data_in_14_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11912 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11912 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11912 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_out ))))
			)
		)
		(data_in_13_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11916 (_entity (_out ))))
				(_port (_internal datain13 ~extieee.std_logic_1164.STD_LOGIC 0 11916 (_entity (_in ))))
			)
		)
		(data_in_13_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11919 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11919 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11919 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11920 (_entity (_out ))))
			)
		)
		(data_in_12_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11923 (_entity (_out ))))
				(_port (_internal datain12 ~extieee.std_logic_1164.STD_LOGIC 0 11923 (_entity (_in ))))
			)
		)
		(data_in_12_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11926 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11926 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11926 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11927 (_entity (_out ))))
			)
		)
		(data_in_11_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11930 (_entity (_out ))))
				(_port (_internal datain11 ~extieee.std_logic_1164.STD_LOGIC 0 11930 (_entity (_in ))))
			)
		)
		(data_in_11_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11933 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11933 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11933 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11934 (_entity (_out ))))
			)
		)
		(data_in_10_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11937 (_entity (_out ))))
				(_port (_internal datain10 ~extieee.std_logic_1164.STD_LOGIC 0 11937 (_entity (_in ))))
			)
		)
		(data_in_10_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11940 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11940 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11940 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11941 (_entity (_out ))))
			)
		)
		(data_in_9_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11944 (_entity (_out ))))
				(_port (_internal datain9 ~extieee.std_logic_1164.STD_LOGIC 0 11944 (_entity (_in ))))
			)
		)
		(data_in_9_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11947 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11947 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11947 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11948 (_entity (_out ))))
			)
		)
		(data_in_8_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11951 (_entity (_out ))))
				(_port (_internal datain8 ~extieee.std_logic_1164.STD_LOGIC 0 11951 (_entity (_in ))))
			)
		)
		(data_in_8_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11954 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11954 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11954 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11955 (_entity (_out ))))
			)
		)
		(data_in_7_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11958 (_entity (_out ))))
				(_port (_internal datain7 ~extieee.std_logic_1164.STD_LOGIC 0 11958 (_entity (_in ))))
			)
		)
		(data_in_7_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11961 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11961 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11961 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11962 (_entity (_out ))))
			)
		)
		(data_in_6_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_entity (_out ))))
				(_port (_internal datain6 ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_entity (_in ))))
			)
		)
		(data_in_6_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11969 (_entity (_out ))))
			)
		)
		(data_in_5_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_out ))))
				(_port (_internal datain5 ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_in ))))
			)
		)
		(data_in_5_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11975 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11975 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11975 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11976 (_entity (_out ))))
			)
		)
		(data_in_4_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11979 (_entity (_out ))))
				(_port (_internal datain4 ~extieee.std_logic_1164.STD_LOGIC 0 11979 (_entity (_in ))))
			)
		)
		(data_in_4_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11982 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11982 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11982 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11983 (_entity (_out ))))
			)
		)
		(data_in_3_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11986 (_entity (_out ))))
				(_port (_internal datain3 ~extieee.std_logic_1164.STD_LOGIC 0 11986 (_entity (_in ))))
			)
		)
		(data_in_3_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11989 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11989 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11989 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11990 (_entity (_out ))))
			)
		)
		(data_in_2_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11993 (_entity (_out ))))
				(_port (_internal datain2 ~extieee.std_logic_1164.STD_LOGIC 0 11993 (_entity (_in ))))
			)
		)
		(data_in_2_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11996 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11996 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11996 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11997 (_entity (_out ))))
			)
		)
		(data_in_1_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12000 (_entity (_out ))))
				(_port (_internal datain1 ~extieee.std_logic_1164.STD_LOGIC 0 12000 (_entity (_in ))))
			)
		)
		(data_in_1_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12004 (_entity (_out ))))
			)
		)
		(data_in_0_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12007 (_entity (_out ))))
				(_port (_internal datain0 ~extieee.std_logic_1164.STD_LOGIC 0 12007 (_entity (_in ))))
			)
		)
		(data_in_0_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12010 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12010 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12010 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12011 (_entity (_out ))))
			)
		)
		(shift_strobeB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12014 (_entity (_out ))))
				(_port (_internal shiftstrobe ~extieee.std_logic_1164.STD_LOGIC 0 12014 (_entity (_in ))))
			)
		)
		(shift_strobe_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12018 (_entity (_out ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12021 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 12021 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 12024 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 12027 (_component SLICE_0 )
		(_port
			((A1)(shift_count_0))
			((FCO)(un2_shift_count_cry_0))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SLICE_1I 0 12029 (_component SLICE_1 )
		(_port
			((A0)(shift_count_i_31))
			((DI0)(un2_shift_count_1))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_30))
			((F0)(un2_shift_count_1))
			((Q0)(shift_count_31))
		)
		(_use (_entity . SLICE_1)
		)
	)
	(_instantiation SLICE_2I 0 12033 (_component SLICE_2 )
		(_port
			((A1)(shift_count_30))
			((A0)(shift_count_29))
			((DI1)(un2_shift_count_2))
			((DI0)(un2_shift_count_3))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_28))
			((F0)(un2_shift_count_3))
			((Q0)(shift_count_29))
			((F1)(un2_shift_count_2))
			((Q1)(shift_count_30))
			((FCO)(un2_shift_count_cry_30))
		)
		(_use (_entity . SLICE_2)
		)
	)
	(_instantiation SLICE_3I 0 12039 (_component SLICE_3 )
		(_port
			((A1)(shift_count_28))
			((A0)(shift_count_27))
			((DI1)(un2_shift_count_4))
			((DI0)(un2_shift_count_5))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_26))
			((F0)(un2_shift_count_5))
			((Q0)(shift_count_27))
			((F1)(un2_shift_count_4))
			((Q1)(shift_count_28))
			((FCO)(un2_shift_count_cry_28))
		)
		(_use (_entity . SLICE_3)
		)
	)
	(_instantiation SLICE_4I 0 12045 (_component SLICE_4 )
		(_port
			((A1)(shift_count_26))
			((A0)(shift_count_25))
			((DI1)(un2_shift_count_6))
			((DI0)(un2_shift_count_7))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_24))
			((F0)(un2_shift_count_7))
			((Q0)(shift_count_25))
			((F1)(un2_shift_count_6))
			((Q1)(shift_count_26))
			((FCO)(un2_shift_count_cry_26))
		)
		(_use (_entity . SLICE_4)
		)
	)
	(_instantiation SLICE_5I 0 12051 (_component SLICE_5 )
		(_port
			((A1)(shift_count_24))
			((A0)(shift_count_23))
			((DI1)(un2_shift_count_8))
			((DI0)(un2_shift_count_9))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_22))
			((F0)(un2_shift_count_9))
			((Q0)(shift_count_23))
			((F1)(un2_shift_count_8))
			((Q1)(shift_count_24))
			((FCO)(un2_shift_count_cry_24))
		)
		(_use (_entity . SLICE_5)
		)
	)
	(_instantiation SLICE_6I 0 12057 (_component SLICE_6 )
		(_port
			((A1)(shift_count_22))
			((A0)(shift_count_21))
			((DI1)(un2_shift_count_10))
			((DI0)(un2_shift_count_11))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_20))
			((F0)(un2_shift_count_11))
			((Q0)(shift_count_21))
			((F1)(un2_shift_count_10))
			((Q1)(shift_count_22))
			((FCO)(un2_shift_count_cry_22))
		)
		(_use (_entity . SLICE_6)
		)
	)
	(_instantiation SLICE_7I 0 12063 (_component SLICE_7 )
		(_port
			((A1)(shift_count_20))
			((A0)(shift_count_19))
			((DI1)(un2_shift_count_12))
			((DI0)(un2_shift_count_13))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_18))
			((F0)(un2_shift_count_13))
			((Q0)(shift_count_19))
			((F1)(un2_shift_count_12))
			((Q1)(shift_count_20))
			((FCO)(un2_shift_count_cry_20))
		)
		(_use (_entity . SLICE_7)
		)
	)
	(_instantiation SLICE_8I 0 12069 (_component SLICE_8 )
		(_port
			((A1)(shift_count_18))
			((A0)(shift_count_17))
			((DI1)(un2_shift_count_14))
			((DI0)(un2_shift_count_15))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_16))
			((F0)(un2_shift_count_15))
			((Q0)(shift_count_17))
			((F1)(un2_shift_count_14))
			((Q1)(shift_count_18))
			((FCO)(un2_shift_count_cry_18))
		)
		(_use (_entity . SLICE_8)
		)
	)
	(_instantiation SLICE_9I 0 12075 (_component SLICE_9 )
		(_port
			((A1)(shift_count_16))
			((A0)(shift_count_15))
			((DI1)(un2_shift_count_16))
			((DI0)(un2_shift_count_17))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_14))
			((F0)(un2_shift_count_17))
			((Q0)(shift_count_15))
			((F1)(un2_shift_count_16))
			((Q1)(shift_count_16))
			((FCO)(un2_shift_count_cry_16))
		)
		(_use (_entity . SLICE_9)
		)
	)
	(_instantiation SLICE_10I 0 12081 (_component SLICE_10 )
		(_port
			((A1)(shift_count_14))
			((A0)(shift_count_13))
			((DI1)(un2_shift_count_18))
			((DI0)(un2_shift_count_19))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_12))
			((F0)(un2_shift_count_19))
			((Q0)(shift_count_13))
			((F1)(un2_shift_count_18))
			((Q1)(shift_count_14))
			((FCO)(un2_shift_count_cry_14))
		)
		(_use (_entity . SLICE_10)
		)
	)
	(_instantiation SLICE_11I 0 12087 (_component SLICE_11 )
		(_port
			((A1)(shift_count_12))
			((A0)(shift_count_11))
			((DI1)(un2_shift_count_20))
			((DI0)(un2_shift_count_21))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_10))
			((F0)(un2_shift_count_21))
			((Q0)(shift_count_11))
			((F1)(un2_shift_count_20))
			((Q1)(shift_count_12))
			((FCO)(un2_shift_count_cry_12))
		)
		(_use (_entity . SLICE_11)
		)
	)
	(_instantiation SLICE_12I 0 12093 (_component SLICE_12 )
		(_port
			((A1)(shift_count_10))
			((A0)(shift_count_9))
			((DI1)(un2_shift_count_22))
			((DI0)(un2_shift_count_23))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_8))
			((F0)(un2_shift_count_23))
			((Q0)(shift_count_9))
			((F1)(un2_shift_count_22))
			((Q1)(shift_count_10))
			((FCO)(un2_shift_count_cry_10))
		)
		(_use (_entity . SLICE_12)
		)
	)
	(_instantiation SLICE_13I 0 12099 (_component SLICE_13 )
		(_port
			((A1)(shift_count_8))
			((A0)(shift_count_7))
			((DI1)(un2_shift_count_24))
			((DI0)(un2_shift_count_25))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_6))
			((F0)(un2_shift_count_25))
			((Q0)(shift_count_7))
			((F1)(un2_shift_count_24))
			((Q1)(shift_count_8))
			((FCO)(un2_shift_count_cry_8))
		)
		(_use (_entity . SLICE_13)
		)
	)
	(_instantiation SLICE_14I 0 12105 (_component SLICE_14 )
		(_port
			((A1)(shift_count_6))
			((A0)(shift_count_5))
			((DI1)(un2_shift_count_26))
			((DI0)(un2_shift_count_27))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_4))
			((F0)(un2_shift_count_27))
			((Q0)(shift_count_5))
			((F1)(un2_shift_count_26))
			((Q1)(shift_count_6))
			((FCO)(un2_shift_count_cry_6))
		)
		(_use (_entity . SLICE_14)
		)
	)
	(_instantiation SLICE_15I 0 12111 (_component SLICE_15 )
		(_port
			((A1)(shift_count_4))
			((A0)(shift_count_3))
			((DI1)(un2_shift_count_28))
			((DI0)(un2_shift_count_29))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_2))
			((F0)(un2_shift_count_29))
			((Q0)(shift_count_3))
			((F1)(un2_shift_count_28))
			((Q1)(shift_count_4))
			((FCO)(un2_shift_count_cry_4))
		)
		(_use (_entity . SLICE_15)
		)
	)
	(_instantiation SLICE_16I 0 12117 (_component SLICE_16 )
		(_port
			((A1)(shift_count_2))
			((A0)(shift_count_1))
			((DI1)(un2_shift_count_30))
			((DI0)(un2_shift_count_31))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_0))
			((F0)(un2_shift_count_31))
			((Q0)(shift_count_1))
			((F1)(un2_shift_count_30))
			((Q1)(shift_count_2))
			((FCO)(un2_shift_count_cry_2))
		)
		(_use (_entity . SLICE_16)
		)
	)
	(_instantiation SLICE_17I 0 12123 (_component SLICE_17 )
		(_port
			((D1)(shift_count_19))
			((C1)(shift_count_18))
			((B1)(shift_count_17))
			((A1)(shift_count_0))
			((A0)(shift_count_0))
			((DI0)(shift_count_i_0))
			((CLK)(clk_c))
			((F0)(shift_count_i_0))
			((Q0)(shift_count_0))
			((F1)(shift_state_next6lto30_i_a2_19))
		)
		(_use (_entity . SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 12128 (_component SLICE_18 )
		(_port
			((A0)(shift_count_31))
			((M0)(shift_state_next_0))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(shift_count_i_31))
			((Q0)(shift_state_0))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 12131 (_component SLICE_19 )
		(_port
			((D1)(shift_state_next6lto30_i_a2_28))
			((C1)(shift_state_next6lto30_i_a2_23))
			((B1)(shift_state_next6lto30_i_a2_18))
			((A1)(shift_state_next6lto30_i_a2_17))
			((D0)(shift_strobe_c))
			((C0)(shift_state_0))
			((B0)(shift_count_31))
			((A0)(N_54))
			((DI0)(shift_state_next_4_0))
			((CLK)(clk_c))
			((F0)(shift_state_next_4_0))
			((Q0)(shift_state_next_0))
			((F1)(N_54))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20I 0 12139 (_component s_out_1_1_10_SLICE_20 )
		(_port
			((C1)(data_13))
			((B1)(data_5))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_9))
			((A0)(data_1))
			((M1)(shift_count_0))
			((M0)(shift_count_2))
			((FXB)(N_84))
			((FXA)(N_77))
			((OFX0)(N_80))
			((OFX1)(s_out_1_1))
		)
		(_use (_entity . s_out_1_1_10_SLICE_20)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21I 0 12143 (_component s_out_1_1_6_SLICE_21 )
		(_port
			((C1)(data_14))
			((B1)(data_6))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_10))
			((A0)(data_2))
			((M1)(shift_count_1))
			((M0)(shift_count_2))
			((FXB)(N_76))
			((FXA)(N_73))
			((OFX0)(N_76))
			((OFX1)(N_77))
		)
		(_use (_entity . s_out_1_1_6_SLICE_21)
		)
	)
	(_instantiation s_out_1_1_3_SLICE_22I 0 12147 (_component s_out_1_1_3_SLICE_22 )
		(_port
			((C1)(data_12))
			((B1)(data_4))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_8))
			((A0)(data_0))
			((M0)(shift_count_2))
			((OFX0)(N_73))
		)
		(_use (_entity . s_out_1_1_3_SLICE_22)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23I 0 12150 (_component s_out_1_1_13_SLICE_23 )
		(_port
			((C1)(data_15))
			((B1)(data_7))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_11))
			((A0)(data_3))
			((M1)(shift_count_1))
			((M0)(shift_count_2))
			((FXB)(N_83))
			((FXA)(N_80))
			((OFX0)(N_83))
			((OFX1)(N_84))
		)
		(_use (_entity . s_out_1_1_13_SLICE_23)
		)
	)
	(_instantiation SLICE_24I 0 12154 (_component SLICE_24 )
		(_port
			((D1)(shift_count_29))
			((C1)(shift_count_28))
			((B1)(shift_count_2))
			((A1)(shift_count_1))
			((D0)(shift_state_next6lto30_i_a2_22))
			((C0)(shift_state_next6lto30_i_a2_21))
			((B0)(shift_state_next6lto30_i_a2_20))
			((A0)(shift_state_next6lto30_i_a2_19))
			((F0)(shift_state_next6lto30_i_a2_28))
			((F1)(shift_state_next6lto30_i_a2_22))
		)
		(_use (_entity . SLICE_24)
		)
	)
	(_instantiation SLICE_25I 0 12162 (_component SLICE_25 )
		(_port
			((D1)(shift_count_8))
			((C1)(shift_count_7))
			((B1)(shift_count_6))
			((A1)(shift_count_5))
			((D0)(shift_state_next6lto30_i_a2_16))
			((C0)(shift_count_30))
			((B0)(shift_count_4))
			((A0)(shift_count_3))
			((F0)(shift_state_next6lto30_i_a2_23))
			((F1)(shift_state_next6lto30_i_a2_16))
		)
		(_use (_entity . SLICE_25)
		)
	)
	(_instantiation SLICE_26I 0 12168 (_component SLICE_26 )
		(_port
			((A1)(shift_state_0))
			((B0)(shift_strobe_c))
			((A0)(shift_state_0))
			((F0)(data_0_sqmuxa))
			((F1)(shift_state_i_0))
		)
		(_use (_entity . SLICE_26)
		)
	)
	(_instantiation SLICE_27I 0 12171 (_component SLICE_27 )
		(_port
			((D1)(shift_count_23))
			((C1)(shift_count_22))
			((B1)(shift_count_21))
			((A1)(shift_count_20))
			((D0)(shift_count_27))
			((C0)(shift_count_26))
			((B0)(shift_count_25))
			((A0)(shift_count_24))
			((F0)(shift_state_next6lto30_i_a2_21))
			((F1)(shift_state_next6lto30_i_a2_20))
		)
		(_use (_entity . SLICE_27)
		)
	)
	(_instantiation SLICE_28I 0 12177 (_component SLICE_28 )
		(_port
			((D1)(shift_count_12))
			((C1)(shift_count_11))
			((B1)(shift_count_10))
			((A1)(shift_count_9))
			((D0)(shift_count_16))
			((C0)(shift_count_15))
			((B0)(shift_count_14))
			((A0)(shift_count_13))
			((F0)(shift_state_next6lto30_i_a2_18))
			((F1)(shift_state_next6lto30_i_a2_17))
		)
		(_use (_entity . SLICE_28)
		)
	)
	(_instantiation s_outI 0 12183 (_component s_outB )
		(_port
			((IOLDO)(s_out_c))
			((sout)(s_out))
		)
		(_use (_entity . s_outB)
		)
	)
	(_instantiation s_out_MGIOLI 0 12185 (_component s_out_MGIOL )
		(_port
			((IOLDO)(s_out_c))
			((OPOS)(shift_state_i_0))
			((LSR)(s_out_1_1))
			((CLK)(clk_c))
		)
		(_use (_entity . s_out_MGIOL)
		)
	)
	(_instantiation clkI 0 12188 (_component clkB )
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_entity . clkB)
		)
	)
	(_instantiation s_enI 0 12190 (_component s_enB )
		(_port
			((IOLDO)(s_en_c))
			((sen)(s_en))
		)
		(_use (_entity . s_enB)
		)
	)
	(_instantiation s_en_MGIOLI 0 12192 (_component s_en_MGIOL )
		(_port
			((IOLDO)(s_en_c))
			((OPOS)(shift_state_i_0))
			((CLK)(clk_c))
		)
		(_use (_entity . s_en_MGIOL)
		)
	)
	(_instantiation data_in_15_I 0 12194 (_component data_in_15_B )
		(_port
			((PADDI)(data_in_c_15))
			((datain15)(data_in(15)))
		)
		(_use (_entity . data_in_15_B)
		)
	)
	(_instantiation data_in_15_MGIOLI 0 12196 (_component data_in_15_MGIOL )
		(_port
			((DI)(data_in_c_15))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_15))
		)
		(_use (_entity . data_in_15_MGIOL)
		)
	)
	(_instantiation data_in_14_I 0 12198 (_component data_in_14_B )
		(_port
			((PADDI)(data_in_c_14))
			((datain14)(data_in(14)))
		)
		(_use (_entity . data_in_14_B)
		)
	)
	(_instantiation data_in_14_MGIOLI 0 12200 (_component data_in_14_MGIOL )
		(_port
			((DI)(data_in_c_14))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_14))
		)
		(_use (_entity . data_in_14_MGIOL)
		)
	)
	(_instantiation data_in_13_I 0 12202 (_component data_in_13_B )
		(_port
			((PADDI)(data_in_c_13))
			((datain13)(data_in(13)))
		)
		(_use (_entity . data_in_13_B)
		)
	)
	(_instantiation data_in_13_MGIOLI 0 12204 (_component data_in_13_MGIOL )
		(_port
			((DI)(data_in_c_13))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_13))
		)
		(_use (_entity . data_in_13_MGIOL)
		)
	)
	(_instantiation data_in_12_I 0 12206 (_component data_in_12_B )
		(_port
			((PADDI)(data_in_c_12))
			((datain12)(data_in(12)))
		)
		(_use (_entity . data_in_12_B)
		)
	)
	(_instantiation data_in_12_MGIOLI 0 12208 (_component data_in_12_MGIOL )
		(_port
			((DI)(data_in_c_12))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_12))
		)
		(_use (_entity . data_in_12_MGIOL)
		)
	)
	(_instantiation data_in_11_I 0 12210 (_component data_in_11_B )
		(_port
			((PADDI)(data_in_c_11))
			((datain11)(data_in(11)))
		)
		(_use (_entity . data_in_11_B)
		)
	)
	(_instantiation data_in_11_MGIOLI 0 12212 (_component data_in_11_MGIOL )
		(_port
			((DI)(data_in_c_11))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_11))
		)
		(_use (_entity . data_in_11_MGIOL)
		)
	)
	(_instantiation data_in_10_I 0 12214 (_component data_in_10_B )
		(_port
			((PADDI)(data_in_c_10))
			((datain10)(data_in(10)))
		)
		(_use (_entity . data_in_10_B)
		)
	)
	(_instantiation data_in_10_MGIOLI 0 12216 (_component data_in_10_MGIOL )
		(_port
			((DI)(data_in_c_10))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_10))
		)
		(_use (_entity . data_in_10_MGIOL)
		)
	)
	(_instantiation data_in_9_I 0 12218 (_component data_in_9_B )
		(_port
			((PADDI)(data_in_c_9))
			((datain9)(data_in(9)))
		)
		(_use (_entity . data_in_9_B)
		)
	)
	(_instantiation data_in_9_MGIOLI 0 12220 (_component data_in_9_MGIOL )
		(_port
			((DI)(data_in_c_9))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_9))
		)
		(_use (_entity . data_in_9_MGIOL)
		)
	)
	(_instantiation data_in_8_I 0 12222 (_component data_in_8_B )
		(_port
			((PADDI)(data_in_c_8))
			((datain8)(data_in(8)))
		)
		(_use (_entity . data_in_8_B)
		)
	)
	(_instantiation data_in_8_MGIOLI 0 12224 (_component data_in_8_MGIOL )
		(_port
			((DI)(data_in_c_8))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_8))
		)
		(_use (_entity . data_in_8_MGIOL)
		)
	)
	(_instantiation data_in_7_I 0 12226 (_component data_in_7_B )
		(_port
			((PADDI)(data_in_c_7))
			((datain7)(data_in(7)))
		)
		(_use (_entity . data_in_7_B)
		)
	)
	(_instantiation data_in_7_MGIOLI 0 12228 (_component data_in_7_MGIOL )
		(_port
			((DI)(data_in_c_7))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_7))
		)
		(_use (_entity . data_in_7_MGIOL)
		)
	)
	(_instantiation data_in_6_I 0 12230 (_component data_in_6_B )
		(_port
			((PADDI)(data_in_c_6))
			((datain6)(data_in(6)))
		)
		(_use (_entity . data_in_6_B)
		)
	)
	(_instantiation data_in_6_MGIOLI 0 12232 (_component data_in_6_MGIOL )
		(_port
			((DI)(data_in_c_6))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_6))
		)
		(_use (_entity . data_in_6_MGIOL)
		)
	)
	(_instantiation data_in_5_I 0 12234 (_component data_in_5_B )
		(_port
			((PADDI)(data_in_c_5))
			((datain5)(data_in(5)))
		)
		(_use (_entity . data_in_5_B)
		)
	)
	(_instantiation data_in_5_MGIOLI 0 12236 (_component data_in_5_MGIOL )
		(_port
			((DI)(data_in_c_5))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_5))
		)
		(_use (_entity . data_in_5_MGIOL)
		)
	)
	(_instantiation data_in_4_I 0 12238 (_component data_in_4_B )
		(_port
			((PADDI)(data_in_c_4))
			((datain4)(data_in(4)))
		)
		(_use (_entity . data_in_4_B)
		)
	)
	(_instantiation data_in_4_MGIOLI 0 12240 (_component data_in_4_MGIOL )
		(_port
			((DI)(data_in_c_4))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_4))
		)
		(_use (_entity . data_in_4_MGIOL)
		)
	)
	(_instantiation data_in_3_I 0 12242 (_component data_in_3_B )
		(_port
			((PADDI)(data_in_c_3))
			((datain3)(data_in(3)))
		)
		(_use (_entity . data_in_3_B)
		)
	)
	(_instantiation data_in_3_MGIOLI 0 12244 (_component data_in_3_MGIOL )
		(_port
			((DI)(data_in_c_3))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_3))
		)
		(_use (_entity . data_in_3_MGIOL)
		)
	)
	(_instantiation data_in_2_I 0 12246 (_component data_in_2_B )
		(_port
			((PADDI)(data_in_c_2))
			((datain2)(data_in(2)))
		)
		(_use (_entity . data_in_2_B)
		)
	)
	(_instantiation data_in_2_MGIOLI 0 12248 (_component data_in_2_MGIOL )
		(_port
			((DI)(data_in_c_2))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_2))
		)
		(_use (_entity . data_in_2_MGIOL)
		)
	)
	(_instantiation data_in_1_I 0 12250 (_component data_in_1_B )
		(_port
			((PADDI)(data_in_c_1))
			((datain1)(data_in(1)))
		)
		(_use (_entity . data_in_1_B)
		)
	)
	(_instantiation data_in_1_MGIOLI 0 12252 (_component data_in_1_MGIOL )
		(_port
			((DI)(data_in_c_1))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_1))
		)
		(_use (_entity . data_in_1_MGIOL)
		)
	)
	(_instantiation data_in_0_I 0 12254 (_component data_in_0_B )
		(_port
			((PADDI)(data_in_c_0))
			((datain0)(data_in(0)))
		)
		(_use (_entity . data_in_0_B)
		)
	)
	(_instantiation data_in_0_MGIOLI 0 12256 (_component data_in_0_MGIOL )
		(_port
			((DI)(data_in_c_0))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_0))
		)
		(_use (_entity . data_in_0_MGIOL)
		)
	)
	(_instantiation shift_strobeI 0 12258 (_component shift_strobeB )
		(_port
			((PADDI)(shift_strobe_c))
			((shiftstrobe)(shift_strobe))
		)
		(_use (_entity . shift_strobeB)
		)
	)
	(_instantiation shift_strobe_MGIOLI 0 12260 (_component shift_strobe_MGIOL )
		(_port
			((DI)(shift_strobe_c))
			((LSR)(shift_state_0))
			((CLK)(clk_c))
			((INP)(rst_count))
		)
		(_use (_entity . shift_strobe_MGIOL)
		)
	)
	(_instantiation rstI 0 12263 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation GSR_INST 0 12265 (_component GSR_INSTB )
		(_port
			((GSRNET)(rst_count))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 12267 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 12269 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11570 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11570 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11570 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 11571 (_entity (_out ))))
		(_signal (_internal shift_count_0 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 11579 (_architecture (_uni ))))
		(_signal (_internal shift_count_i_31 ~extieee.std_logic_1164.STD_LOGIC 0 11580 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 11581 (_architecture (_uni ))))
		(_signal (_internal clk_c ~extieee.std_logic_1164.STD_LOGIC 0 11582 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 11583 (_architecture (_uni ))))
		(_signal (_internal shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_architecture (_uni ))))
		(_signal (_internal shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 11585 (_architecture (_uni ))))
		(_signal (_internal shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 11586 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 11588 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 11589 (_architecture (_uni ))))
		(_signal (_internal shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 11590 (_architecture (_uni ))))
		(_signal (_internal shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 11592 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 11593 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 11594 (_architecture (_uni ))))
		(_signal (_internal shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 11595 (_architecture (_uni ))))
		(_signal (_internal shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 11596 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 11598 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 11599 (_architecture (_uni ))))
		(_signal (_internal shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_architecture (_uni ))))
		(_signal (_internal shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 11602 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 11603 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 11604 (_architecture (_uni ))))
		(_signal (_internal shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 11605 (_architecture (_uni ))))
		(_signal (_internal shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 11606 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 11607 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 11608 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 11609 (_architecture (_uni ))))
		(_signal (_internal shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 11610 (_architecture (_uni ))))
		(_signal (_internal shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 11611 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 11612 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 11613 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 11614 (_architecture (_uni ))))
		(_signal (_internal shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 11615 (_architecture (_uni ))))
		(_signal (_internal shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 11616 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 11617 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 11618 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 11619 (_architecture (_uni ))))
		(_signal (_internal shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 11620 (_architecture (_uni ))))
		(_signal (_internal shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 11621 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 11622 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 11623 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 11624 (_architecture (_uni ))))
		(_signal (_internal shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 11625 (_architecture (_uni ))))
		(_signal (_internal shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 11626 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 11627 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 11628 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 11629 (_architecture (_uni ))))
		(_signal (_internal shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 11630 (_architecture (_uni ))))
		(_signal (_internal shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 11631 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 11632 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 11633 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 11634 (_architecture (_uni ))))
		(_signal (_internal shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 11635 (_architecture (_uni ))))
		(_signal (_internal shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 11636 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 11637 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 11638 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 11639 (_architecture (_uni ))))
		(_signal (_internal shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 11640 (_architecture (_uni ))))
		(_signal (_internal shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 11641 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 11642 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 11643 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 11644 (_architecture (_uni ))))
		(_signal (_internal shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 11645 (_architecture (_uni ))))
		(_signal (_internal shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 11646 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 11647 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 11648 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 11649 (_architecture (_uni ))))
		(_signal (_internal shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 11650 (_architecture (_uni ))))
		(_signal (_internal shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 11651 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 11652 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 11653 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 11654 (_architecture (_uni ))))
		(_signal (_internal shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 11655 (_architecture (_uni ))))
		(_signal (_internal shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 11656 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 11657 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 11658 (_architecture (_uni ))))
		(_signal (_internal shift_count_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 11659 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_19 ~extieee.std_logic_1164.STD_LOGIC 0 11660 (_architecture (_uni ))))
		(_signal (_internal shift_state_next_0 ~extieee.std_logic_1164.STD_LOGIC 0 11661 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 11662 (_architecture (_uni ))))
		(_signal (_internal shift_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 11663 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_28 ~extieee.std_logic_1164.STD_LOGIC 0 11664 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_23 ~extieee.std_logic_1164.STD_LOGIC 0 11665 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_18 ~extieee.std_logic_1164.STD_LOGIC 0 11666 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_17 ~extieee.std_logic_1164.STD_LOGIC 0 11667 (_architecture (_uni ))))
		(_signal (_internal shift_strobe_c ~extieee.std_logic_1164.STD_LOGIC 0 11668 (_architecture (_uni ))))
		(_signal (_internal N_54 ~extieee.std_logic_1164.STD_LOGIC 0 11669 (_architecture (_uni ))))
		(_signal (_internal shift_state_next_4_0 ~extieee.std_logic_1164.STD_LOGIC 0 11670 (_architecture (_uni ))))
		(_signal (_internal data_13 ~extieee.std_logic_1164.STD_LOGIC 0 11671 (_architecture (_uni ))))
		(_signal (_internal data_5 ~extieee.std_logic_1164.STD_LOGIC 0 11672 (_architecture (_uni ))))
		(_signal (_internal data_9 ~extieee.std_logic_1164.STD_LOGIC 0 11673 (_architecture (_uni ))))
		(_signal (_internal data_1 ~extieee.std_logic_1164.STD_LOGIC 0 11674 (_architecture (_uni ))))
		(_signal (_internal N_84 ~extieee.std_logic_1164.STD_LOGIC 0 11675 (_architecture (_uni ))))
		(_signal (_internal N_77 ~extieee.std_logic_1164.STD_LOGIC 0 11676 (_architecture (_uni ))))
		(_signal (_internal N_80 ~extieee.std_logic_1164.STD_LOGIC 0 11677 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 11678 (_architecture (_uni ))))
		(_signal (_internal data_14 ~extieee.std_logic_1164.STD_LOGIC 0 11679 (_architecture (_uni ))))
		(_signal (_internal data_6 ~extieee.std_logic_1164.STD_LOGIC 0 11680 (_architecture (_uni ))))
		(_signal (_internal data_10 ~extieee.std_logic_1164.STD_LOGIC 0 11681 (_architecture (_uni ))))
		(_signal (_internal data_2 ~extieee.std_logic_1164.STD_LOGIC 0 11682 (_architecture (_uni ))))
		(_signal (_internal N_76 ~extieee.std_logic_1164.STD_LOGIC 0 11683 (_architecture (_uni ))))
		(_signal (_internal N_73 ~extieee.std_logic_1164.STD_LOGIC 0 11684 (_architecture (_uni ))))
		(_signal (_internal data_12 ~extieee.std_logic_1164.STD_LOGIC 0 11685 (_architecture (_uni ))))
		(_signal (_internal data_4 ~extieee.std_logic_1164.STD_LOGIC 0 11686 (_architecture (_uni ))))
		(_signal (_internal data_8 ~extieee.std_logic_1164.STD_LOGIC 0 11687 (_architecture (_uni ))))
		(_signal (_internal data_0 ~extieee.std_logic_1164.STD_LOGIC 0 11688 (_architecture (_uni ))))
		(_signal (_internal data_15 ~extieee.std_logic_1164.STD_LOGIC 0 11689 (_architecture (_uni ))))
		(_signal (_internal data_7 ~extieee.std_logic_1164.STD_LOGIC 0 11690 (_architecture (_uni ))))
		(_signal (_internal data_11 ~extieee.std_logic_1164.STD_LOGIC 0 11691 (_architecture (_uni ))))
		(_signal (_internal data_3 ~extieee.std_logic_1164.STD_LOGIC 0 11692 (_architecture (_uni ))))
		(_signal (_internal N_83 ~extieee.std_logic_1164.STD_LOGIC 0 11693 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_22 ~extieee.std_logic_1164.STD_LOGIC 0 11694 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_21 ~extieee.std_logic_1164.STD_LOGIC 0 11695 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_20 ~extieee.std_logic_1164.STD_LOGIC 0 11696 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_16 ~extieee.std_logic_1164.STD_LOGIC 0 11697 (_architecture (_uni ))))
		(_signal (_internal data_0_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 11698 (_architecture (_uni ))))
		(_signal (_internal shift_state_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 11699 (_architecture (_uni ))))
		(_signal (_internal s_out_c ~extieee.std_logic_1164.STD_LOGIC 0 11700 (_architecture (_uni ))))
		(_signal (_internal s_en_c ~extieee.std_logic_1164.STD_LOGIC 0 11701 (_architecture (_uni ))))
		(_signal (_internal data_in_c_15 ~extieee.std_logic_1164.STD_LOGIC 0 11702 (_architecture (_uni ))))
		(_signal (_internal data_in_c_14 ~extieee.std_logic_1164.STD_LOGIC 0 11703 (_architecture (_uni ))))
		(_signal (_internal data_in_c_13 ~extieee.std_logic_1164.STD_LOGIC 0 11704 (_architecture (_uni ))))
		(_signal (_internal data_in_c_12 ~extieee.std_logic_1164.STD_LOGIC 0 11705 (_architecture (_uni ))))
		(_signal (_internal data_in_c_11 ~extieee.std_logic_1164.STD_LOGIC 0 11706 (_architecture (_uni ))))
		(_signal (_internal data_in_c_10 ~extieee.std_logic_1164.STD_LOGIC 0 11707 (_architecture (_uni ))))
		(_signal (_internal data_in_c_9 ~extieee.std_logic_1164.STD_LOGIC 0 11708 (_architecture (_uni ))))
		(_signal (_internal data_in_c_8 ~extieee.std_logic_1164.STD_LOGIC 0 11709 (_architecture (_uni ))))
		(_signal (_internal data_in_c_7 ~extieee.std_logic_1164.STD_LOGIC 0 11710 (_architecture (_uni ))))
		(_signal (_internal data_in_c_6 ~extieee.std_logic_1164.STD_LOGIC 0 11711 (_architecture (_uni ))))
		(_signal (_internal data_in_c_5 ~extieee.std_logic_1164.STD_LOGIC 0 11712 (_architecture (_uni ))))
		(_signal (_internal data_in_c_4 ~extieee.std_logic_1164.STD_LOGIC 0 11713 (_architecture (_uni ))))
		(_signal (_internal data_in_c_3 ~extieee.std_logic_1164.STD_LOGIC 0 11714 (_architecture (_uni ))))
		(_signal (_internal data_in_c_2 ~extieee.std_logic_1164.STD_LOGIC 0 11715 (_architecture (_uni ))))
		(_signal (_internal data_in_c_1 ~extieee.std_logic_1164.STD_LOGIC 0 11716 (_architecture (_uni ))))
		(_signal (_internal data_in_c_0 ~extieee.std_logic_1164.STD_LOGIC 0 11717 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 11718 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11719 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000032 55 406 0 structure_con
(_configuration VHDL (structure_con 0 12276 (shift_reg_16_bit))
	(_version va7)
	(_time 1384066956780 2013.11.09 23:02:36)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f2f2a7a3f4a4a4e5f7f1e1a9a7f5f7f5f0f4f7f7a4)
	(_architecture Structure
	)
)
V 000050 55 4621          1384066994624 Structure
(_unit VHDL (ccu2b0 0 17 (structure 0 27 ))
	(_version va7)
	(_time 1384066994625 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c8cfc89dc39e99dbcbc8da9799cecbcecbcfcdcbca)
	(_entity
		(_time 1384066955741)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 29 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1213          1384066994635 Structure
(_unit VHDL (gnd 0 42 (structure 0 49 ))
	(_version va7)
	(_time 1384066994636 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d7d0d385858087c1d1d1928d82d1d0d182d1d3d1d0)
	(_entity
		(_time 1384066955750)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 51 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5462          1384066994646 Structure
(_unit VHDL (slice_0 0 61 (structure 0 78 ))
	(_version va7)
	(_time 1384066994647 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d7d1d78583808ac1d080c28ed0d4d7d0d4d184d1de)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955756)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_shift_count_cry_0_0 0 95 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_instantiation DRIVEGND 0 98 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 102 
		(_object
			(_process
				(line__104(_architecture 0 0 104 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 64 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 66 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 67 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 108 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 109 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 107 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2881          1384066994665 Structure
(_unit VHDL (vmuxregsre 0 138 (structure 0 147 ))
	(_version va7)
	(_time 1384066994666 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e7e1e2b4b4b1b6f0eee3f5bdb3e1e0e0e4e0e5e1e2)
	(_entity
		(_time 1384066955762)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 149 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1217          1384066994676 Structure
(_unit VHDL (vcc 0 160 (structure 0 167 ))
	(_version va7)
	(_time 1384066994677 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6f0f3a6f3a1a1e1f1f0e5aca4f1f0f0f5f0f5f1f0)
	(_entity
		(_time 1384066955768)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 169 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1446          1384066994685 Structure
(_unit VHDL (inverter 0 179 (structure 0 186 ))
	(_version va7)
	(_time 1384066994686 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 06010b00555054100201145d5300030104000f0053)
	(_entity
		(_time 1384066955774)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 188 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4638          1384066994694 Structure
(_unit VHDL (ccu20001 0 198 (structure 0 208 ))
	(_version va7)
	(_time 1384066994695 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 060101000350571505031659570506050700050005)
	(_entity
		(_time 1384066955780)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 210 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 201 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 201 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 201 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12249         1384066994712 Structure
(_unit VHDL (slice_1 0 223 (structure 0 253 ))
	(_version va7)
	(_time 1384066994713 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25232221737278337771307c22262422262376232c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955786)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 272 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 273 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 274 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 277 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 280 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 280 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 269 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 285 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 285 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 285 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_31 0 289 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 292 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 294 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 296 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation un2_shift_count_s_31_0 0 298 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_block WireDelay 0 304 
		(_object
			(_process
				(line__306(_architecture 0 0 306 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__307(_architecture 1 0 307 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__308(_architecture 2 0 308 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__309(_architecture 3 0 309 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 313 
		(_object
			(_process
				(line__315(_architecture 4 0 315 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__316(_architecture 5 0 316 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 226 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 227 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 228 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 229 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 229 (_entity (_string \"SLICE_1"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 238 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 239 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 240 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 241 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 242 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 243 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 244 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 246 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 246 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 246 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 247 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 256 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 258 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 259 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 260 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 261 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 262 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 263 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 265 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 266 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 320 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 321 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 322 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 323 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 325 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 326 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 327 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 328 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 319 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4638          1384066994728 Structure
(_unit VHDL (ccu20002 0 397 (structure 0 407 ))
	(_version va7)
	(_time 1384066994729 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25222221237374362620357a742625262723262326)
	(_entity
		(_time 1384066955792)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 409 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0000000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0000000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 400 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16249         1384066994747 Structure
(_unit VHDL (slice_2 0 422 (structure 0 466 ))
	(_version va7)
	(_time 1384066994748 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 444243461313195247434145021b1743474217424d4247)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955798)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 491 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 491 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 491 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 493 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 496 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 499 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 499 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 488 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 504 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 504 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 504 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_30 0 508 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 511 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 513 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 515 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_29 0 517 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_29_0 0 520 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 526 
		(_object
			(_process
				(line__528(_architecture 0 0 528 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__529(_architecture 1 0 529 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__530(_architecture 2 0 530 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__531(_architecture 3 0 531 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__532(_architecture 4 0 532 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__533(_architecture 5 0 533 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 537 
		(_object
			(_process
				(line__539(_architecture 6 0 539 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__540(_architecture 7 0 540 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__541(_architecture 8 0 541 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 425 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 426 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 427 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 428 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 428 (_entity (_string \"SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 446 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 447 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 448 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 449 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 450 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 451 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 452 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 453 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 454 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 455 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 460 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 460 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 546 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 547 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 548 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 549 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 550 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 551 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 552 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 553 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 554 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 555 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 557 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 558 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 559 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 560 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 561 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 562 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 544 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4638          1384066994764 Structure
(_unit VHDL (ccu20003 0 685 (structure 0 695 ))
	(_version va7)
	(_time 1384066994765 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 54535357530205475751440b055754575752575257)
	(_entity
		(_time 1384066955808)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 697 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16249         1384066994783 Structure
(_unit VHDL (slice_3 0 710 (structure 0 754 ))
	(_version va7)
	(_time 1384066994784 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 646263643333397267636165223b3663676237626d6267)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955814)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 779 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 779 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 779 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 780 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 780 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 780 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 781 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 784 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 787 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 787 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 776 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 790 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 791 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_28 0 796 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 799 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 801 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 803 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_27 0 805 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_27_0 0 808 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 814 
		(_object
			(_process
				(line__816(_architecture 0 0 816 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__817(_architecture 1 0 817 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__818(_architecture 2 0 818 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__819(_architecture 3 0 819 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__820(_architecture 4 0 820 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__821(_architecture 5 0 821 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 825 
		(_object
			(_process
				(line__827(_architecture 6 0 827 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__828(_architecture 7 0 828 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__829(_architecture 8 0 829 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 713 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 714 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 715 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 716 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 716 (_entity (_string \"SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 736 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 737 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 738 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 739 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 740 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 741 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 742 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 743 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 746 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 746 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 746 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 748 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 757 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 758 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 759 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 760 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 761 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 762 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 763 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 764 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 766 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 767 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 768 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 769 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 770 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 772 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 773 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 774 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 834 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 835 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 836 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 837 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 838 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 839 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 840 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 841 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 842 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 843 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 845 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 846 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 847 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 848 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 849 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 850 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 832 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16351         1384066994812 Structure
(_unit VHDL (slice_4 0 973 (structure 0 1017 ))
	(_version va7)
	(_time 1384066994813 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8385848dd3d4de9580848682c5dcd6848085d0858a8580)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955826)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1042 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1042 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1042 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1043 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1043 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1043 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1044 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1047 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1050 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1050 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1039 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_26 0 1059 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1062 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1064 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1066 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_25 0 1068 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_25_0 0 1071 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1077 
		(_object
			(_process
				(line__1079(_architecture 0 0 1079 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1080(_architecture 1 0 1080 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1081(_architecture 2 0 1081 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1082(_architecture 3 0 1082 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1083(_architecture 4 0 1083 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1084(_architecture 5 0 1084 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1088 
		(_object
			(_process
				(line__1090(_architecture 6 0 1090 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1091(_architecture 7 0 1091 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1092(_architecture 8 0 1092 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 976 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 977 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 978 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 979 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 979 (_entity (_string \"SLICE_4"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 982 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 983 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 984 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 985 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 986 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 987 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 988 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 989 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 990 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 991 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 992 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 993 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 994 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 995 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 996 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 997 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 998 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 999 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1000 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1001 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1002 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1003 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1004 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1005 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1006 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1020 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1021 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1022 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1023 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1024 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1025 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1026 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1027 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1028 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1029 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1030 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1031 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1032 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1033 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1035 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1036 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1037 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1097 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1098 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1099 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1100 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1101 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1102 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1103 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1104 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1105 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1106 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1108 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1109 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1110 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1111 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1112 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1113 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1095 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16376         1384066994842 Structure
(_unit VHDL (slice_5 0 1236 (structure 0 1280 ))
	(_version va7)
	(_time 1384066994843 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a2a4a5f5f3f5ffb4a1a5a7a3e4fdf6a5a1a4f1a4aba4a1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955838)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1305 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1306 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1307 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1310 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1313 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1313 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1302 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_24 0 1322 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1325 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1327 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1329 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_23 0 1331 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_23_0 0 1334 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1340 
		(_object
			(_process
				(line__1342(_architecture 0 0 1342 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1343(_architecture 1 0 1343 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1344(_architecture 2 0 1344 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1345(_architecture 3 0 1345 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1346(_architecture 4 0 1346 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1347(_architecture 5 0 1347 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1351 
		(_object
			(_process
				(line__1353(_architecture 6 0 1353 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1354(_architecture 7 0 1354 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1355(_architecture 8 0 1355 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1239 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1240 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1241 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1242 (_entity (_string \"SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1263 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1264 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1265 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1266 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1267 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1268 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1269 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1286 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1291 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1292 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1293 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1294 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1295 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1296 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1299 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1300 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1360 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1361 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1362 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1363 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1365 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1366 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1367 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1368 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1369 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1371 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1372 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1373 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1374 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1375 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1376 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1358 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16376         1384066994869 Structure
(_unit VHDL (slice_6 0 1499 (structure 0 1543 ))
	(_version va7)
	(_time 1384066994870 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c1c7c69493969cd7c2c6c4c0879e96c6c2c792c7c8c7c2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955850)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1569 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1570 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1573 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1576 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1576 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1565 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_22 0 1585 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1588 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1590 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1592 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_21 0 1594 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_21_0 0 1597 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1603 
		(_object
			(_process
				(line__1605(_architecture 0 0 1605 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1606(_architecture 1 0 1606 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1607(_architecture 2 0 1607 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1608(_architecture 3 0 1608 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1609(_architecture 4 0 1609 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1610(_architecture 5 0 1610 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1614 
		(_object
			(_process
				(line__1616(_architecture 6 0 1616 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1617(_architecture 7 0 1617 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1618(_architecture 8 0 1618 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1502 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1503 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1504 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1505 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1505 (_entity (_string \"SLICE_6"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1507 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1508 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1509 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1523 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1524 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1525 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1526 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1527 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1528 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1529 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1532 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1537 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1537 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1546 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1547 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1548 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1549 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1550 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1551 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1552 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1554 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1555 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1556 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1557 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1558 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1559 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1561 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1562 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1563 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1623 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1624 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1625 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1626 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1627 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1628 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1629 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1630 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1631 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1632 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1634 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1635 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1636 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1637 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1638 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1639 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1621 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16376         1384066994896 Structure
(_unit VHDL (slice_7 0 1762 (structure 0 1806 ))
	(_version va7)
	(_time 1384066994897 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d1d7d68383868cc7d2d6d4d0978e87d6d2d782d7d8d7d2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955864)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1831 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1832 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1833 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1836 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1839 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1839 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1828 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1842 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1843 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1844 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1845 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_20 0 1848 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1851 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1853 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1855 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_19 0 1857 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_19_0 0 1860 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 1866 
		(_object
			(_process
				(line__1868(_architecture 0 0 1868 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1869(_architecture 1 0 1869 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1870(_architecture 2 0 1870 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1871(_architecture 3 0 1871 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1872(_architecture 4 0 1872 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1873(_architecture 5 0 1873 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1877 
		(_object
			(_process
				(line__1879(_architecture 6 0 1879 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1880(_architecture 7 0 1880 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1881(_architecture 8 0 1881 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1765 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1766 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1767 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1768 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1768 (_entity (_string \"SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1786 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1787 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1795 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1800 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1800 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1810 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1811 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1812 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1814 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1815 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1818 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1819 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1820 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1821 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1822 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1824 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1825 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1826 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1886 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1887 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1888 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1889 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1890 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1891 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1892 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1893 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1894 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1895 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1897 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1898 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1899 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1900 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1901 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1902 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1884 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16376         1384066994923 Structure
(_unit VHDL (slice_8 0 2025 (structure 0 2069 ))
	(_version va7)
	(_time 1384066994924 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f0f6f7a0a3a7ade6f3f7f5f1b6afa9f7f3f6a3f6f9f6f3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955879)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2096 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2099 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2102 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2102 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2091 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_18 0 2111 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2114 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2116 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2118 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_17 0 2120 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_17_0 0 2123 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2129 
		(_object
			(_process
				(line__2131(_architecture 0 0 2131 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2132(_architecture 1 0 2132 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2133(_architecture 2 0 2133 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2134(_architecture 3 0 2134 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2135(_architecture 4 0 2135 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2136(_architecture 5 0 2136 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2140 
		(_object
			(_process
				(line__2142(_architecture 6 0 2142 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2143(_architecture 7 0 2143 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2144(_architecture 8 0 2144 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2028 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2029 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2030 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2031 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2031 (_entity (_string \"SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2037 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2038 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2039 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2040 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2041 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2042 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2044 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2046 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2047 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2048 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2049 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2050 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2051 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2052 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2053 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2054 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2055 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2056 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2057 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2058 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2061 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2061 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2061 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2063 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2063 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2072 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2073 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2074 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2075 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2076 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2077 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2078 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2079 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2080 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2081 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2082 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2083 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2084 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2085 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2087 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2088 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2089 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2149 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2150 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2151 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2152 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2153 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2154 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2155 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2156 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2157 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2158 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2160 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2161 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2162 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2163 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2164 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2165 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2147 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16376         1384066994949 Structure
(_unit VHDL (slice_9 0 2288 (structure 0 2332 ))
	(_version va7)
	(_time 1384066994950 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0f0909090a5852190c080a0e495057080c095c0906090c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955895)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2358 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2358 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2358 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2359 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2362 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2354 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2368 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2368 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2368 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_16 0 2374 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2377 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2379 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2381 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_15 0 2383 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_15_0 0 2386 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2392 
		(_object
			(_process
				(line__2394(_architecture 0 0 2394 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2395(_architecture 1 0 2395 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2396(_architecture 2 0 2396 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2397(_architecture 3 0 2397 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2398(_architecture 4 0 2398 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2399(_architecture 5 0 2399 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2403 
		(_object
			(_process
				(line__2405(_architecture 6 0 2405 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2406(_architecture 7 0 2406 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2407(_architecture 8 0 2407 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2291 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2292 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2293 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2294 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2294 (_entity (_string \"SLICE_9"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2300 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2301 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2302 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2303 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2304 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2305 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2306 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2307 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2308 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2310 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2311 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2312 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2313 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2314 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2315 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2316 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2317 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2318 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2319 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2320 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2321 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2324 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2326 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2326 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2335 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2336 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2337 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2338 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2339 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2340 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2341 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2342 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2343 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2344 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2345 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2346 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2347 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2348 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2350 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2351 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2352 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2412 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2413 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2414 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2415 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2416 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2417 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2418 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2419 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2420 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2421 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2423 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2424 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2425 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2426 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2427 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2428 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2410 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16378         1384066994975 Structure
(_unit VHDL (slice_10 0 2551 (structure 0 2595 ))
	(_version va7)
	(_time 1384066994976 2013.11.09 23:03:14)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1f1919181a4842091c181a1e59404f1c1f181c194c1916)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955910)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2620 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2620 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2620 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2621 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2621 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2621 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2622 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2625 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2628 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2628 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2617 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2631 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2631 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2631 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2632 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2632 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2632 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2633 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2633 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2633 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2634 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2634 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2634 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_14 0 2637 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2640 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2642 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2644 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_13 0 2646 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_13_0 0 2649 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2655 
		(_object
			(_process
				(line__2657(_architecture 0 0 2657 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2658(_architecture 1 0 2658 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2659(_architecture 2 0 2659 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2660(_architecture 3 0 2660 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2661(_architecture 4 0 2661 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2662(_architecture 5 0 2662 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2666 
		(_object
			(_process
				(line__2668(_architecture 6 0 2668 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2669(_architecture 7 0 2669 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2670(_architecture 8 0 2670 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2554 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2555 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2556 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2557 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2557 (_entity (_string \"SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2568 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2575 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2576 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2577 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2578 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2579 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2580 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2581 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2582 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2583 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2584 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2589 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2589 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2600 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2601 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2602 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2605 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2607 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2608 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2609 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2610 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2611 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2613 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2614 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2615 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2675 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2676 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2677 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2678 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2679 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2680 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2681 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2682 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2683 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2684 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2686 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2687 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2688 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2689 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2690 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2691 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2673 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16378         1384066995003 Structure
(_unit VHDL (slice_11 0 2814 (structure 0 2858 ))
	(_version va7)
	(_time 1384066995004 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3e38383b386963283d393b3f78616e3d3f393d386d3837)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955923)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2883 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2883 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2883 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2884 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2884 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2884 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2885 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2888 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2891 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2891 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2880 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2894 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2894 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2894 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2895 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2895 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2895 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2896 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2896 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2896 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2897 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2897 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2897 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_12 0 2900 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2903 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2905 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2907 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_11 0 2909 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_11_0 0 2912 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 2918 
		(_object
			(_process
				(line__2920(_architecture 0 0 2920 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2921(_architecture 1 0 2921 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2922(_architecture 2 0 2922 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2923(_architecture 3 0 2923 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2924(_architecture 4 0 2924 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2925(_architecture 5 0 2925 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2929 
		(_object
			(_process
				(line__2931(_architecture 6 0 2931 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2932(_architecture 7 0 2932 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2933(_architecture 8 0 2933 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2817 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2818 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2819 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2820 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2820 (_entity (_string \"SLICE_11"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2822 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2823 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2824 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2825 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2828 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2829 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2830 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2838 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2839 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2840 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2841 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2842 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2843 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2844 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2845 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2846 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2847 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2852 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2852 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2861 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2862 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2863 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2864 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2865 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2866 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2867 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2868 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2869 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2870 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2871 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2872 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2873 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2874 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2876 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2877 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2878 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2938 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2939 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2940 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2941 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2942 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2943 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2944 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2945 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2946 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2947 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2949 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2950 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2951 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2952 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2953 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2954 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2936 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16376         1384066995034 Structure
(_unit VHDL (slice_12 0 3077 (structure 0 3121 ))
	(_version va7)
	(_time 1384066995035 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5d5b5b5e5a0a004b5e5a585c1b020d5e5f5a5e5b0e5b54)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955936)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3148 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3151 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3154 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3154 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3158 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3158 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3158 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_10 0 3163 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3166 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3168 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3170 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_9 0 3172 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_9_0 0 3175 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3181 
		(_object
			(_process
				(line__3183(_architecture 0 0 3183 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3184(_architecture 1 0 3184 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3185(_architecture 2 0 3185 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3186(_architecture 3 0 3186 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3187(_architecture 4 0 3187 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3188(_architecture 5 0 3188 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3192 
		(_object
			(_process
				(line__3194(_architecture 6 0 3194 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3195(_architecture 7 0 3195 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3196(_architecture 8 0 3196 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3080 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3081 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3082 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3083 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3083 (_entity (_string \"SLICE_12"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3110 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3115 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3115 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3124 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3125 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3129 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3130 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3131 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3132 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3133 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3134 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3135 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3136 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3137 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3139 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3140 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3201 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3202 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3203 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3204 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3205 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3206 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3207 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3208 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3209 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3210 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3212 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3213 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3214 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3215 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3216 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3217 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3199 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16375         1384066995061 Structure
(_unit VHDL (slice_13 0 3340 (structure 0 3384 ))
	(_version va7)
	(_time 1384066995062 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c7a7a7d7c2b216a7f7b797d3a232c7f7f7b7f7a2f7a75)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955949)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3411 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3414 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3406 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3423 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3423 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3423 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_8 0 3426 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3429 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3431 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3433 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_7 0 3435 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_7_0 0 3438 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3444 
		(_object
			(_process
				(line__3446(_architecture 0 0 3446 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3447(_architecture 1 0 3447 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3448(_architecture 2 0 3448 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3449(_architecture 3 0 3449 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3450(_architecture 4 0 3450 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3451(_architecture 5 0 3451 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3455 
		(_object
			(_process
				(line__3457(_architecture 6 0 3457 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3458(_architecture 7 0 3458 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3459(_architecture 8 0 3459 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3343 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3344 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3345 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3346 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3346 (_entity (_string \"SLICE_13"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3358 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3359 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3364 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3365 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3366 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3367 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3368 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3369 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3370 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3371 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3372 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3373 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3376 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3376 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3376 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3378 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3378 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3389 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3390 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3391 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3392 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3393 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3395 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3396 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3397 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3398 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3399 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3400 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3402 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3403 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3404 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3464 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3465 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3466 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3467 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3468 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3469 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3470 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3471 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3472 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3473 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3475 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3476 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3477 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3478 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3479 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3480 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3462 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16375         1384066995090 Structure
(_unit VHDL (slice_14 0 3603 (structure 0 3647 ))
	(_version va7)
	(_time 1384066995091 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9c9a9a939ccbc18a9f9b999ddac3cc9f989b9f9acf9a95)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955961)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3674 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3677 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_6 0 3689 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3692 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3694 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3696 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_5 0 3698 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation un2_shift_count_cry_5_0 0 3701 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3707 
		(_object
			(_process
				(line__3709(_architecture 0 0 3709 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3710(_architecture 1 0 3710 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3711(_architecture 2 0 3711 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3712(_architecture 3 0 3712 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3713(_architecture 4 0 3713 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3714(_architecture 5 0 3714 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3718 
		(_object
			(_process
				(line__3720(_architecture 6 0 3720 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3721(_architecture 7 0 3721 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3722(_architecture 8 0 3722 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3606 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3607 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3608 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3609 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3609 (_entity (_string \"SLICE_14"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3627 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3628 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3629 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3630 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3631 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3632 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3633 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3634 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3635 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3636 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3639 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3639 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3639 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3641 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3641 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3652 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3656 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3657 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3661 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3662 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3663 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3665 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3666 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3667 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3727 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3728 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3729 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3730 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3731 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3732 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3733 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3734 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3735 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3736 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3738 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3739 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3740 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3741 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3742 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3743 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3725 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2895          1384066995109 Structure
(_unit VHDL (vmuxregsre0004 0 3866 (structure 0 3875 ))
	(_version va7)
	(_time 1384066995110 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code abada8fcadfdfabca2afb9f1ffadacaca8aca9adae)
	(_entity
		(_time 1384066955974)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 3877 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3867 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3867 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3867 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3868 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3868 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3868 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3869 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17029         1384066995129 Structure
(_unit VHDL (slice_15 0 3888 (structure 0 3932 ))
	(_version va7)
	(_time 1384066995130 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbbdbdefbaece6adb8bcbeb7fde4ebb8bebcb8bde8bdb2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955980)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3957 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3957 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3957 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3959 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3962 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3965 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3965 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3954 (_entity (_out ))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3976 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_4 0 3979 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3982 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3984 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3986 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_3 0 3988 (_component vmuxregsre0004 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0004)
		)
	)
	(_instantiation un2_shift_count_cry_3_0 0 3991 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 3997 
		(_object
			(_process
				(line__3999(_architecture 0 0 3999 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4000(_architecture 1 0 4000 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4001(_architecture 2 0 4001 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4002(_architecture 3 0 4002 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4003(_architecture 4 0 4003 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4004(_architecture 5 0 4004 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4008 
		(_object
			(_process
				(line__4010(_architecture 6 0 4010 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4011(_architecture 7 0 4011 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4012(_architecture 8 0 4012 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3891 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3892 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3893 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3894 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3894 (_entity (_string \"SLICE_15"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3913 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3914 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3915 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3916 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3917 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3918 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3919 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3920 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3921 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3923 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3923 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3923 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3924 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3924 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3925 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3925 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3925 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3926 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3926 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3937 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3938 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3942 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3943 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3944 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3945 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3946 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3947 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3948 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3950 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3951 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3952 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4017 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4018 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4019 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4020 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4021 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4022 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4023 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4024 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4025 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4026 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4028 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4029 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4030 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4031 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4032 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4033 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4015 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16395         1384066995157 Structure
(_unit VHDL (slice_16 0 4156 (structure 0 4200 ))
	(_version va7)
	(_time 1384066995158 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dadcdc88d88d87ccd9dddfdb9c858ad9dcddd9dc89dcd3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066955993)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0004
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4239 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4225 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4228 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4228 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4222 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4231 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4231 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4231 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4232 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4232 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4232 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4233 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4233 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4233 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4234 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4234 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4234 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_count_2 0 4242 (_component vmuxregsre0004 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0004)
		)
	)
	(_instantiation DRIVEVCC 0 4245 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4247 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4249 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_1 0 4251 (_component vmuxregsre0004 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0004)
		)
	)
	(_instantiation un2_shift_count_cry_1_0 0 4254 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 4260 
		(_object
			(_process
				(line__4262(_architecture 0 0 4262 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4263(_architecture 1 0 4263 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4264(_architecture 2 0 4264 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4265(_architecture 3 0 4265 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4266(_architecture 4 0 4266 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4267(_architecture 5 0 4267 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4271 
		(_object
			(_process
				(line__4273(_architecture 6 0 4273 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4274(_architecture 7 0 4274 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4275(_architecture 8 0 4275 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4159 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4160 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4161 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4162 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4162 (_entity (_string \"SLICE_16"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4167 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4176 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4177 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4178 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4180 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4181 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4182 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4183 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4184 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4185 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4186 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4187 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4188 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4189 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4192 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4192 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4192 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4194 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4194 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4204 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4205 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4206 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4207 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4208 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4209 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4210 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4211 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4212 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4213 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4214 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4215 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4216 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4218 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4219 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4220 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4280 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4281 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4282 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4283 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4284 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4285 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4286 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4287 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4288 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4289 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4291 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4292 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4293 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4294 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4295 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4296 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4278 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2527          1384066995178 Structure
(_unit VHDL (lut4 0 4419 (structure 0 4427 ))
	(_version va7)
	(_time 1384066995179 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eaedbcb8bebcbaf9efeea9b1beedeee9eeecb9edef)
	(_entity
		(_time 1384066956005)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4429 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2531          1384066995189 Structure
(_unit VHDL (lut40005 0 4440 (structure 0 4448 ))
	(_version va7)
	(_time 1384066995190 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f9feafa8f5afa9eafcf8e9a6a8faf9fafcffaafefc)
	(_entity
		(_time 1384066956015)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4450 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4441 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4442 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14335         1384066995206 Structure
(_unit VHDL (slice_17 0 4461 (structure 0 4499 ))
	(_version va7)
	(_time 1384066995207 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 090f0c0f535e541f595b1c500e0a080a0e0e0a0f5a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956021)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4534 (_entity (_out ))))
			)
		)
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4538 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4519 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4524 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4527 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4530 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4530 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_19 0 4541 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_count_RNO_0 0 4543 (_component lut40005 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 4545 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_count_0 0 4547 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4550 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4552 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 4556 
		(_object
			(_process
				(line__4558(_architecture 0 0 4558 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__4559(_architecture 1 0 4559 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__4560(_architecture 2 0 4560 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__4561(_architecture 3 0 4561 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__4562(_architecture 4 0 4562 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__4563(_architecture 5 0 4563 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__4564(_architecture 6 0 4564 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4568 
		(_object
			(_process
				(line__4570(_architecture 7 0 4570 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4571(_architecture 8 0 4571 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4464 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4465 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4466 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4467 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4467 (_entity (_string \"SLICE_17"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4488 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4490 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4490 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4490 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4491 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4491 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4491 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4492 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4492 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4492 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4493 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4502 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4510 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4511 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4512 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4513 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4515 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4516 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4517 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4576 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4577 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4578 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4579 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4580 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4581 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4583 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4584 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4585 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4586 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4574 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2897          1384066995227 Structure
(_unit VHDL (vmuxregsre0006 0 4669 (structure 0 4678 ))
	(_version va7)
	(_time 1384066995228 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 181e181f444e490f111c0a424c1e1f1f1b1f1a1e1d)
	(_entity
		(_time 1384066956031)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4680 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4670 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4671 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4671 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4671 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4672 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12389         1384066995243 Structure
(_unit VHDL (slice_18 0 4691 (structure 0 4726 ))
	(_version va7)
	(_time 1384066995244 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 383e3d3d636f652e68392d613f3b393b303f3b3e6b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956037)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4742 (_entity (_out ))))
			)
		)
		(vmuxregsre0006
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4752 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4752 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4752 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4753 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4753 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4753 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4754 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4745 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_shift_count_s_31_0_RNO 0 4757 (_component lut40005 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 4759 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation shift_state_0 0 4761 (_component vmuxregsre0006 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0006)
		)
	)
	(_instantiation DRIVEVCC 0 4764 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 4768 
		(_object
			(_process
				(line__4770(_architecture 0 0 4770 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4771(_architecture 1 0 4771 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4772(_architecture 2 0 4772 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__4773(_architecture 3 0 4773 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4777 
		(_object
			(_process
				(line__4779(_architecture 4 0 4779 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__4780(_architecture 5 0 4780 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__4781(_architecture 6 0 4781 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4694 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4695 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4696 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4697 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4697 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4699 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 4701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4705 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4708 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4709 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4710 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4711 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 4712 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4713 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4714 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4715 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4716 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4717 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4730 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4731 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 4733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4735 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4736 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4737 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4739 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4740 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4785 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4786 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4787 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4788 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 4790 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4791 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 4792 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4793 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 4794 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4795 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4796 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4797 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 4784 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(12)(13)(14))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2531          1384066995259 Structure
(_unit VHDL (lut40007 0 4893 (structure 0 4901 ))
	(_version va7)
	(_time 1384066995260 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 474012444511175442465718164447444041144042)
	(_entity
		(_time 1384066956049)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4903 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4895 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2531          1384066995274 Structure
(_unit VHDL (lut40008 0 4914 (structure 0 4922 ))
	(_version va7)
	(_time 1384066995275 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 474012444511175442465718164447444f41144042)
	(_entity
		(_time 1384066956058)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 4924 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001111100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001111100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 4915 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2897          1384066995284 Structure
(_unit VHDL (vmuxregsre0009 0 4935 (structure 0 4944 ))
	(_version va7)
	(_time 1384066995285 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 57515754040106405e53450d035150505450555152)
	(_entity
		(_time 1384066956064)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4946 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4936 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4936 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4936 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4937 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4938 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16014         1384066995304 Structure
(_unit VHDL (slice_19 0 4957 (structure 0 5002 ))
	(_version va7)
	(_time 1384066995305 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6660636633313b703063733f616567656f61656035)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956070)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40007
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5034 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5035 (_entity (_out ))))
			)
		)
		(lut40008
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5038 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_entity (_out ))))
			)
		)
		(vmuxregsre0009
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5044 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5028 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5025 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2 0 5047 (_component lut40007 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40007)
		)
	)
	(_instantiation shift_state_next_4_0 0 5049 (_component lut40008 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40008)
		)
	)
	(_instantiation shift_state_next_0 0 5051 (_component vmuxregsre0009 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0009)
		)
	)
	(_instantiation DRIVEVCC 0 5054 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 5056 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 5058 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5062 
		(_object
			(_process
				(line__5064(_architecture 0 0 5064 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5065(_architecture 1 0 5065 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5066(_architecture 2 0 5066 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5067(_architecture 3 0 5067 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5068(_architecture 4 0 5068 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5069(_architecture 5 0 5069 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__5070(_architecture 6 0 5070 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__5071(_architecture 7 0 5071 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__5072(_architecture 8 0 5072 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__5073(_architecture 9 0 5073 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5077 
		(_object
			(_process
				(line__5079(_architecture 10 0 5079 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__5080(_architecture 11 0 5080 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4960 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4961 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4962 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4963 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4963 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4982 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4983 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4989 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4990 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4992 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4992 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4992 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4993 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4993 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4993 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4994 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4994 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4994 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4995 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4995 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4995 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5006 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5007 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5008 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5009 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5012 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5017 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5018 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5019 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5021 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 5022 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5023 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5085 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5086 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5087 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5088 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5089 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5090 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5092 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5093 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5094 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5095 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 5083 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2531          1384066995323 Structure
(_unit VHDL (lut40010 0 5187 (structure 0 5195 ))
	(_version va7)
	(_time 1384066995324 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8681d38985d0d695838796d9d78587858680d58183)
	(_entity
		(_time 1384066956083)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5197 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110010011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110010011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2531          1384066995334 Structure
(_unit VHDL (lut40011 0 5208 (structure 0 5216 ))
	(_version va7)
	(_time 1384066995335 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8681d38985d0d695838796d9d78587858780d58183)
	(_entity
		(_time 1384066956090)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5218 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5210 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1880          1384066995344 Structure
(_unit VHDL (selmux2 0 5229 (structure 0 5237 ))
	(_version va7)
	(_time 1384066995345 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9593909a95c29283c09380cecc96979296939093c6)
	(_entity
		(_time 1384066956096)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 5239 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5231 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12113         1384066995362 Structure
(_unit VHDL (s_out_1_1_10_slice_20 0 5249 (structure 0 5287 ))
	(_version va7)
	(_time 1384066995363 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a5a3a0f1f6f2a7b2f1a4b1fca2a6a4a0f3a6a4a0f3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956102)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5310 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5311 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5307 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5314 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5315 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5318 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5318 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5318 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5319 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20_K1 0 5322 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_10_SLICE_20_s_out_1_1_10_SLICE_20_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5325 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_10_GATE 0 5327 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_10_SLICE_20_s_out_1_1_10_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20_K0K1MUX 0 5330 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_10_SLICE_20_s_out_1_1_10_GATE_H0))
			((D1)(s_out_1_1_10_SLICE_20_s_out_1_1_10_SLICE_20_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20_FXMUX 0 5334 (_component selmux2 )
		(_port
			((D0)(FXA_ipd))
			((D1)(FXB_ipd))
			((SD)(M1_ipd))
			((Z)(OFX1_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5338 
		(_object
			(_process
				(line__5340(_architecture 0 0 5340 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5341(_architecture 1 0 5341 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5342(_architecture 2 0 5342 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5343(_architecture 3 0 5343 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5344(_architecture 4 0 5344 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5345(_architecture 5 0 5345 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5346(_architecture 6 0 5346 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5347(_architecture 7 0 5347 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__5348(_architecture 8 0 5348 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
				(line__5349(_architecture 9 0 5349 (_procedure_call (_simple)(_target(21))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5252 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5253 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5254 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5255 (_entity (_string \"s_out_1_1_10_SLICE_20"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXB ~extvital2000.VITAL_Timing.VitalDelayType01 0 5265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXA ~extvital2000.VITAL_Timing.VitalDelayType01 0 5266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M1_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXB_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXA_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5276 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5278 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5278 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5278 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5279 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5279 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5279 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 5280 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5280 (_entity (_in ))))
		(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 5280 (_entity (_in ))))
		(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 5281 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5281 (_entity (_out )(_param_out))))
		(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 5281 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5291 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5293 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5299 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5300 (_architecture (_uni ((i 1))))))
		(_signal (_internal OFX1_out ~extieee.std_logic_1164.STD_LOGIC 0 5301 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5303 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_10_SLICE_20_s_out_1_1_10_SLICE_20_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5304 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_10_SLICE_20_s_out_1_1_10_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5305 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5354 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5355 (_process 0 )))
		(_variable (_internal OFX1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5356 (_process 0 ((i 1)))))
		(_variable (_internal OFX1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5357 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5352 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
		(827868751 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 12095         1384066995396 Structure
(_unit VHDL (s_out_1_1_6_slice_21 0 5418 (structure 0 5456 ))
	(_version va7)
	(_time 1384066995397 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c4c2c1929693c6d390c5d09dc3c7c5c192c7c5c192)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956111)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5479 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5480 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5476 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5484 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5487 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5487 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5487 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5488 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21_K1 0 5491 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_6_SLICE_21_s_out_1_1_6_SLICE_21_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5494 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_6_GATE 0 5496 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_6_SLICE_21_s_out_1_1_6_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21_K0K1MUX 0 5499 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_6_SLICE_21_s_out_1_1_6_GATE_H0))
			((D1)(s_out_1_1_6_SLICE_21_s_out_1_1_6_SLICE_21_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21_FXMUX 0 5503 (_component selmux2 )
		(_port
			((D0)(FXA_ipd))
			((D1)(FXB_ipd))
			((SD)(M1_ipd))
			((Z)(OFX1_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5507 
		(_object
			(_process
				(line__5509(_architecture 0 0 5509 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5510(_architecture 1 0 5510 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5511(_architecture 2 0 5511 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5512(_architecture 3 0 5512 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5513(_architecture 4 0 5513 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5514(_architecture 5 0 5514 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5515(_architecture 6 0 5515 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5516(_architecture 7 0 5516 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__5517(_architecture 8 0 5517 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
				(line__5518(_architecture 9 0 5518 (_procedure_call (_simple)(_target(21))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5421 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5422 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5423 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5424 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5424 (_entity (_string \"s_out_1_1_6_SLICE_21"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5430 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5431 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5432 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5433 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXB ~extvital2000.VITAL_Timing.VitalDelayType01 0 5434 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXA ~extvital2000.VITAL_Timing.VitalDelayType01 0 5435 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M1_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXB_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXA_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5445 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5447 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5448 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5448 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5448 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_entity (_in ))))
		(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 5449 (_entity (_in ))))
		(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 5450 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5450 (_entity (_out )(_param_out))))
		(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 5450 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5459 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5462 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5463 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5464 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5465 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5466 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5468 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5469 (_architecture (_uni ((i 1))))))
		(_signal (_internal OFX1_out ~extieee.std_logic_1164.STD_LOGIC 0 5470 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5472 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_6_SLICE_21_s_out_1_1_6_SLICE_21_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5473 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_6_SLICE_21_s_out_1_1_6_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5474 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5523 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5524 (_process 0 )))
		(_variable (_internal OFX1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5525 (_process 0 ((i 1)))))
		(_variable (_internal OFX1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5526 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5521 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
		(827868751 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 9793          1384066995424 Structure
(_unit VHDL (s_out_1_1_3_slice_22 0 5587 (structure 0 5618 ))
	(_version va7)
	(_time 1384066995425 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3e5e6b3b6b4e1f4eee2f7bae4e0e2e6b5e0e2e6b5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956123)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5638 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5634 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5641 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5642 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5645 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5645 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5645 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5646 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_3_SLICE_22_K1 0 5649 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_3_SLICE_22_s_out_1_1_3_SLICE_22_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5652 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_3_GATE 0 5654 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_3_SLICE_22_s_out_1_1_3_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_3_SLICE_22_K0K1MUX 0 5657 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_3_SLICE_22_s_out_1_1_3_GATE_H0))
			((D1)(s_out_1_1_3_SLICE_22_s_out_1_1_3_SLICE_22_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5663 
		(_object
			(_process
				(line__5665(_architecture 0 0 5665 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__5666(_architecture 1 0 5666 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__5667(_architecture 2 0 5667 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__5668(_architecture 3 0 5668 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__5669(_architecture 4 0 5669 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__5670(_architecture 5 0 5670 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__5671(_architecture 6 0 5671 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5590 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5591 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5592 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5593 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5593 (_entity (_string \"s_out_1_1_3_SLICE_22"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5608 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5612 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5612 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5628 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5630 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_3_SLICE_22_s_out_1_1_3_SLICE_22_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5631 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_3_SLICE_22_s_out_1_1_3_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5632 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5677 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 5674 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 12113         1384066995448 Structure
(_unit VHDL (s_out_1_1_13_slice_23 0 5724 (structure 0 5762 ))
	(_version va7)
	(_time 1384066995449 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 02040607565500155603165b050103075401030754)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956134)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5785 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5786 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5782 (_entity (_out ))))
			)
		)
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5789 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5790 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5793 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5794 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23_K1 0 5797 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_13_SLICE_23_s_out_1_1_13_SLICE_23_K1_H1))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 5800 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation s_out_1_1_13_GATE 0 5802 (_component lut40011 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(s_out_1_1_13_SLICE_23_s_out_1_1_13_GATE_H0))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23_K0K1MUX 0 5805 (_component selmux2 )
		(_port
			((D0)(s_out_1_1_13_SLICE_23_s_out_1_1_13_GATE_H0))
			((D1)(s_out_1_1_13_SLICE_23_s_out_1_1_13_SLICE_23_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23_FXMUX 0 5809 (_component selmux2 )
		(_port
			((D0)(FXA_ipd))
			((D1)(FXB_ipd))
			((SD)(M1_ipd))
			((Z)(OFX1_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 5813 
		(_object
			(_process
				(line__5815(_architecture 0 0 5815 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5816(_architecture 1 0 5816 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5817(_architecture 2 0 5817 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5818(_architecture 3 0 5818 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5819(_architecture 4 0 5819 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5820(_architecture 5 0 5820 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5821(_architecture 6 0 5821 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5822(_architecture 7 0 5822 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__5823(_architecture 8 0 5823 (_procedure_call (_simple)(_target(20))(_sensitivity(8)))))
				(line__5824(_architecture 9 0 5824 (_procedure_call (_simple)(_target(21))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5727 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5728 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5729 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5730 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5730 (_entity (_string \"s_out_1_1_13_SLICE_23"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXB ~extvital2000.VITAL_Timing.VitalDelayType01 0 5740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FXA ~extvital2000.VITAL_Timing.VitalDelayType01 0 5741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5745 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M1_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXB_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FXA_OFX1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5751 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_entity (_in ))))
		(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_entity (_in ))))
		(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_entity (_in ))))
		(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_entity (_out )(_param_out))))
		(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5766 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5767 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5768 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5769 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5770 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5771 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5772 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXB_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5773 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FXA_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5774 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 5775 (_architecture (_uni ((i 1))))))
		(_signal (_internal OFX1_out ~extieee.std_logic_1164.STD_LOGIC 0 5776 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5778 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_13_SLICE_23_s_out_1_1_13_SLICE_23_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 5779 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1_13_SLICE_23_s_out_1_1_13_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 5780 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5829 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5830 (_process 0 )))
		(_variable (_internal OFX1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5831 (_process 0 ((i 1)))))
		(_variable (_internal OFX1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5832 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 5827 (_process (_simple)(_target(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
		(827868751 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 9389          1384066995475 Structure
(_unit VHDL (slice_24 0 5893 (structure 0 5927 ))
	(_version va7)
	(_time 1384066995476 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1214161543454f041910074b151110111615111441)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956147)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_entity (_out ))))
			)
		)
		(lut40007
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5947 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_22 0 5950 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_28 0 5952 (_component lut40007 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40007)
		)
	)
	(_block WireDelay 0 5956 
		(_object
			(_process
				(line__5958(_architecture 0 0 5958 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5959(_architecture 1 0 5959 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5960(_architecture 2 0 5960 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5961(_architecture 3 0 5961 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5962(_architecture 4 0 5962 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5963(_architecture 5 0 5963 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__5964(_architecture 6 0 5964 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__5965(_architecture 7 0 5965 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5896 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5897 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5898 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5899 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5899 (_entity (_string \"SLICE_24"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5916 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5918 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5918 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5918 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5919 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5919 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5919 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5920 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5920 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5920 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5921 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5930 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5931 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5932 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5933 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5938 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5939 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5970 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5971 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5972 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5973 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 5968 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2531          1384066995499 Structure
(_unit VHDL (lut40012 0 6028 (structure 0 6036 ))
	(_version va7)
	(_time 1384066995500 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 31366535356761223430216e603230323337623634)
	(_entity
		(_time 1384066956158)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6038 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6029 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6030 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9389          1384066995516 Structure
(_unit VHDL (slice_25 0 6049 (structure 0 6083 ))
	(_version va7)
	(_time 1384066995517 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4147454313161c574a435418464243424446424712)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956165)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6099 (_entity (_out ))))
			)
		)
		(lut40012
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6103 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_16 0 6106 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_23 0 6108 (_component lut40012 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40012)
		)
	)
	(_block WireDelay 0 6112 
		(_object
			(_process
				(line__6114(_architecture 0 0 6114 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6115(_architecture 1 0 6115 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6116(_architecture 2 0 6116 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6117(_architecture 3 0 6117 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6118(_architecture 4 0 6118 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6119(_architecture 5 0 6119 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6120(_architecture 6 0 6120 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6121(_architecture 7 0 6121 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6052 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6053 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6054 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6055 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6055 (_entity (_string \"SLICE_25"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6057 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6058 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6059 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6060 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6061 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6072 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6074 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6074 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6074 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6075 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6075 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6075 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6076 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6076 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6076 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6077 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6086 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6087 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6088 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6089 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6090 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6091 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6092 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6093 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6094 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6095 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6127 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6128 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6129 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6124 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2531          1384066995536 Structure
(_unit VHDL (lut40013 0 6184 (structure 0 6192 ))
	(_version va7)
	(_time 1384066995537 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 50570452550600435551400f015351535356035755)
	(_entity
		(_time 1384066956175)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6194 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6185 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6186 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6963          1384066995551 Structure
(_unit VHDL (slice_26 0 6205 (structure 0 6227 ))
	(_version va7)
	(_time 1384066995552 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6066646033373d7665627539676362636667636633)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956181)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6242 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6238 (_entity (_out ))))
			)
		)
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6246 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_RNI6L2B_0 0 6249 (_component lut40005 )
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 6251 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation data_0_sqmuxa 0 6253 (_component lut40013 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_block WireDelay 0 6257 
		(_object
			(_process
				(line__6259(_architecture 0 0 6259 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__6260(_architecture 1 0 6260 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__6261(_architecture 2 0 6261 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6208 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6209 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6210 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6211 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6211 (_entity (_string \"SLICE_26"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6218 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6220 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6220 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6220 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6231 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6232 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6233 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6234 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6236 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6265 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6266 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6267 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6268 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 6264 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 8918          1384066995575 Structure
(_unit VHDL (slice_27 0 6308 (structure 0 6342 ))
	(_version va7)
	(_time 1384066995576 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7f797b7e7a28226974796a26787c7d7c78787c792c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956193)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6357 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6358 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_20 0 6361 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_21 0 6363 (_component lut4 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_block WireDelay 0 6367 
		(_object
			(_process
				(line__6369(_architecture 0 0 6369 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6370(_architecture 1 0 6370 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6371(_architecture 2 0 6371 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6372(_architecture 3 0 6372 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6373(_architecture 4 0 6373 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6374(_architecture 5 0 6374 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6375(_architecture 6 0 6375 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6376(_architecture 7 0 6376 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6311 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6312 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6313 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6314 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6314 (_entity (_string \"SLICE_27"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6331 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6333 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6333 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6333 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6334 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6334 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6334 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6335 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6335 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6335 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6336 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6345 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6346 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6347 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6348 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6349 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6350 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6351 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6352 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6353 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6381 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6382 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6383 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6384 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6379 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 8918          1384066995600 Structure
(_unit VHDL (slice_28 0 6439 (structure 0 6473 ))
	(_version va7)
	(_time 1384066995601 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8f898b818ad8d29984899ad6888c8d8c87888c89dc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956205)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6489 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_17 0 6492 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation shift_state_next6lto30_i_a2_18 0 6494 (_component lut4 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_block WireDelay 0 6498 
		(_object
			(_process
				(line__6500(_architecture 0 0 6500 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6501(_architecture 1 0 6501 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6502(_architecture 2 0 6502 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6503(_architecture 3 0 6503 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6504(_architecture 4 0 6504 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6505(_architecture 5 0 6505 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6506(_architecture 6 0 6506 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6507(_architecture 7 0 6507 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6442 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6443 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6444 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6445 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6445 (_entity (_string \"SLICE_28"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6462 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6464 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6465 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6476 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6478 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6479 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6480 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6481 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6484 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6485 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6513 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6514 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6515 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6510 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 1658          1384066995619 Structure
(_unit VHDL (xo2iobuf 0 6570 (structure 0 6577 ))
	(_version va7)
	(_time 1384066995620 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aea8a1f9adfcf8b8a6a8e8f4fda9aba8a8a9a6a8f8)
	(_entity
		(_time 1384066956217)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 6579 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6571 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6571 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6571 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4605          1384066995636 Structure
(_unit VHDL (s_outb 0 6589 (structure 0 6606 ))
	(_version va7)
	(_time 1384066995637 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code beb8bae9bde9bca9bfbfaae4edb9bdbbe8b8e8b9bb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956224)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6617 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6617 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6617 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6614 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_pad 0 6620 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(sout_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 6622 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6626 
		(_object
			(_process
				(line__6628(_architecture 0 0 6628 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6592 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6593 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6594 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6595 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6595 (_entity (_string \"s_outB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_sout ~extvital2000.VITAL_Timing.VitalDelayType01 0 6598 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 6600 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.STD_LOGIC 0 6600 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sout_out ~extieee.std_logic_1164.STD_LOGIC 0 6610 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6612 (_architecture (_uni ))))
		(_variable (_internal sout_zd ~extieee.std_logic_1164.STD_LOGIC 0 6632 (_process 0 ((i 1)))))
		(_variable (_internal sout_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6633 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6631 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1953853299 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2472          1384066995653 Structure
(_unit VHDL (mfflsre 0 6662 (structure 0 6670 ))
	(_version va7)
	(_time 1384066995654 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cdca9e989f9a9fdb9fc8de969ecbc8cb99cbcbcbcb)
	(_entity
		(_time 1384066956233)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3jx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1555 1 634 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 636 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 637 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 638 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 639 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 640 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 6672 (_component .machxo2.components.fd1p3jx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3jx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((pd)(pd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6664 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6664 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1555 (machxo2 components ~STRING~1555)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10138         1384066995669 Structure
(_unit VHDL (s_out_mgiol 0 6683 (structure 0 6713 ))
	(_version va7)
	(_time 1384066995670 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dddbd98cdf8adfca89dac984dadb89dbdadbd4db8b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956240)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6733 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6733 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6733 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6734 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6734 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6727 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_out_0io 0 6737 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation DRIVEVCC 0 6740 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 6742 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 6746 
		(_object
			(_process
				(line__6748(_architecture 0 0 6748 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__6749(_architecture 1 0 6749 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__6750(_architecture 2 0 6750 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6754 
		(_object
			(_process
				(line__6756(_architecture 3 0 6756 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__6757(_architecture 4 0 6757 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__6758(_architecture 5 0 6758 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6686 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6687 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6688 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6689 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6689 (_entity (_string \"s_out_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 6691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 6692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6694 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6695 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6696 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6697 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6698 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6699 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6700 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6701 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6702 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6703 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6704 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 6706 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 6706 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6706 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6707 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 6716 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6717 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 6718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 6720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6721 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6722 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6724 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 6725 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6762 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6763 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 6765 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6766 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 6767 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6768 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6769 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6770 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 6761 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(5395276 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 1457          1384066995687 Structure
(_unit VHDL (xo2iobuf0014 0 6846 (structure 0 6853 ))
	(_version va7)
	(_time 1384066995688 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eceae3bfe9bebafae4eaaab6bfebe9eaeaefecefec)
	(_entity
		(_time 1384066956250)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 6855 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6847 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6847 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5123          1384066995704 Structure
(_unit VHDL (clkb 0 6865 (structure 0 6885 ))
	(_version va7)
	(_time 1384066995705 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fcfbf8acfcabfaeafbfbefa6fefaaefafefafffaaf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956257)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6892 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6892 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_pad 0 6895 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 6899 
		(_object
			(_process
				(line__6901(_architecture 0 0 6901 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6868 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6869 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6870 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6871 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6871 (_entity (_string \"clkB"\))))
		(_generic (_internal tipd_clkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 6873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkS ~extvital2000.VITAL_Timing.VitalDelayType 0 6875 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6876 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6877 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 6879 (_entity (_out )(_param_out))))
		(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 6879 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 6888 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 6905 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6906 (_process 0 )))
		(_variable (_internal tviol_clkS_clkS ~extieee.std_logic_1164.X01 0 6908 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6909 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6904 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1399549027 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4593          1384066995722 Structure
(_unit VHDL (s_enb 0 6949 (structure 0 6966 ))
	(_version va7)
	(_time 1384066995723 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0c0a0709095b5d1a5d0c1e575e095a0a090a590a0e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956266)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6974 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_pad 0 6980 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(sen_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 6982 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6986 
		(_object
			(_process
				(line__6988(_architecture 0 0 6988 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6952 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6953 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6954 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6955 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6955 (_entity (_string \"s_enB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_sen ~extvital2000.VITAL_Timing.VitalDelayType01 0 6958 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 6960 (_entity (_in ))))
		(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 6960 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6969 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sen_out ~extieee.std_logic_1164.STD_LOGIC 0 6970 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6972 (_architecture (_uni ))))
		(_variable (_internal sen_zd ~extieee.std_logic_1164.STD_LOGIC 0 6992 (_process 0 ((i 1)))))
		(_variable (_internal sen_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6993 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6991 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(7234931 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2476          1384066995738 Structure
(_unit VHDL (mfflsre0015 0 7022 (structure 0 7030 ))
	(_version va7)
	(_time 1384066995739 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1b1c471c4f4c490d491e0840481d1e181b181b181a)
	(_entity
		(_time 1384066956276)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1553 1 612 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 614 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 615 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 616 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 617 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 618 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7032 (_component .machxo2.components.fd1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7023 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7023 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7023 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7024 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7024 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1553 (machxo2 components ~STRING~1553)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9245          1384066995756 Structure
(_unit VHDL (s_en_mgiol 0 7043 (structure 0 7068 ))
	(_version va7)
	(_time 1384066995757 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2b2d202c2f7c7a3d76276d712e2d2c2d222d7d2d78)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956284)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7091 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7091 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7084 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7087 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7087 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7081 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_0io 0 7094 (_component mfflsre0015 )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre0015)
		)
	)
	(_instantiation DRIVEVCC 0 7097 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7099 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7101 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7105 
		(_object
			(_process
				(line__7107(_architecture 0 0 7107 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
				(line__7108(_architecture 1 0 7108 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7112 
		(_object
			(_process
				(line__7114(_architecture 2 0 7114 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7115(_architecture 3 0 7115 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7046 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7047 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7048 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7049 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7049 (_entity (_string \"s_en_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 7051 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7052 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7053 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7054 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7055 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7056 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7057 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7058 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7059 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7060 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 7062 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 7062 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7062 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 7071 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7072 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 7073 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7074 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7075 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7077 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7078 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7079 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7119 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7120 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 7122 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7123 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7124 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7125 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 7118 (_process (_simple)(_target(0))(_sensitivity(3)(5)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(1145851721 79 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 5200          1384066995775 Structure
(_unit VHDL (data_in_15_b 0 7183 (structure 0 7203 ))
	(_version va7)
	(_time 1384066995776 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4a4d46481a1c1a5c4e4e0c10124c1f4f1c494b494f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956294)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_15 0 7213 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain15_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7217 
		(_object
			(_process
				(line__7219(_architecture 0 0 7219 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7186 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7187 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7188 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7189 (_entity (_string \"data_in_15_B"\))))
		(_generic (_internal tipd_datain15 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain15_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain15 ~extvital2000.VITAL_Timing.VitalDelayType 0 7193 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain15_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7194 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain15_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7195 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7197 (_entity (_out )(_param_out))))
		(_port (_internal datain15 ~extieee.std_logic_1164.STD_LOGIC 0 7197 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7206 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain15_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7207 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7223 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7224 (_process 0 )))
		(_variable (_internal tviol_datain15_datain15 ~extieee.std_logic_1164.X01 0 7226 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain15 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7227 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7222 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 892431977 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2487          1384066995789 Structure
(_unit VHDL (smuxlregsre 0 7267 (structure 0 7275 ))
	(_version va7)
	(_time 1384066995790 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4a4c41484f1c1b5d434e0911194c4f4c4d4d494d48)
	(_entity
		(_time 1384066956305)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1583 1 960 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 962 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 963 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 964 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 965 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 966 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7277 (_component .machxo2.components.ifs1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7268 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7268 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7268 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7269 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7269 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1583 (machxo2 components ~STRING~1583)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10110         1384066995807 Structure
(_unit VHDL (data_in_15_mgiol 0 7288 (structure 0 7318 ))
	(_version va7)
	(_time 1384066995808 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 696e6569613f397f613a2f33316f3c6c3f6a686a6c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956311)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7338 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7338 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7338 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7339 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7339 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7332 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_15 0 7342 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7344 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7346 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7350 
		(_object
			(_process
				(line__7352(_architecture 0 0 7352 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__7353(_architecture 1 0 7353 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__7354(_architecture 2 0 7354 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7358 
		(_object
			(_process
				(line__7360(_architecture 3 0 7360 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7361(_architecture 4 0 7361 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__7362(_architecture 5 0 7362 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7291 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7292 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7293 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7294 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7294 (_entity (_string \"data_in_15_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7298 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7299 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7300 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7301 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7302 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7303 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7304 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7305 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7306 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7307 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7308 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7309 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7311 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7311 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7311 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7312 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7321 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7322 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7323 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7324 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7325 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7326 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7327 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7329 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7330 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7366 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7367 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7369 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7370 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7371 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7372 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7373 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7374 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7365 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5200          1384066995826 Structure
(_unit VHDL (data_in_14_b 0 7450 (structure 0 7470 ))
	(_version va7)
	(_time 1384066995827 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 797e7578712f296f7d7d3f23217f2c7c2f7a787a7d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956322)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7477 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7477 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_14 0 7480 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain14_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7484 
		(_object
			(_process
				(line__7486(_architecture 0 0 7486 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7453 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7454 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7455 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7456 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7456 (_entity (_string \"data_in_14_B"\))))
		(_generic (_internal tipd_datain14 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain14_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain14 ~extvital2000.VITAL_Timing.VitalDelayType 0 7460 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain14_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7461 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain14_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7462 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7464 (_entity (_out )(_param_out))))
		(_port (_internal datain14 ~extieee.std_logic_1164.STD_LOGIC 0 7464 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain14_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7490 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7491 (_process 0 )))
		(_variable (_internal tviol_datain14_datain14 ~extieee.std_logic_1164.X01 0 7493 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain14 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7494 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7489 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 875654761 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10110         1384066995848 Structure
(_unit VHDL (data_in_14_mgiol 0 7534 (structure 0 7564 ))
	(_version va7)
	(_time 1384066995849 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 888f848681ded89e80dbced2d08edd8dde8b898b8c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956333)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7584 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7584 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7584 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7585 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7585 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7581 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7581 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7578 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_14 0 7588 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7590 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7592 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7596 
		(_object
			(_process
				(line__7598(_architecture 0 0 7598 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__7599(_architecture 1 0 7599 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__7600(_architecture 2 0 7600 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7604 
		(_object
			(_process
				(line__7606(_architecture 3 0 7606 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7607(_architecture 4 0 7607 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__7608(_architecture 5 0 7608 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7537 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7538 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7539 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7540 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7540 (_entity (_string \"data_in_14_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7546 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7547 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7548 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7549 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7555 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7558 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7567 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7568 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7569 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7570 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7571 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7572 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7573 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7575 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7576 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7612 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7613 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7615 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7616 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7617 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7618 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7619 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7620 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7611 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5200          1384066995869 Structure
(_unit VHDL (data_in_13_b 0 7696 (structure 0 7716 ))
	(_version va7)
	(_time 1384066995870 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8afa4ffa1fef8beacaceef2f0aefdadfeaba9abab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956343)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7723 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7723 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_13 0 7726 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain13_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7730 
		(_object
			(_process
				(line__7732(_architecture 0 0 7732 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7699 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7700 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7701 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7702 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7702 (_entity (_string \"data_in_13_B"\))))
		(_generic (_internal tipd_datain13 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain13_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain13 ~extvital2000.VITAL_Timing.VitalDelayType 0 7706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain13_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain13_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7708 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7710 (_entity (_out )(_param_out))))
		(_port (_internal datain13 ~extieee.std_logic_1164.STD_LOGIC 0 7710 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7719 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain13_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7720 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7736 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7737 (_process 0 )))
		(_variable (_internal tviol_datain13_datain13 ~extieee.std_logic_1164.X01 0 7739 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain13 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7740 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7735 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 858877545 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10110         1384066995892 Structure
(_unit VHDL (data_in_13_mgiol 0 7780 (structure 0 7810 ))
	(_version va7)
	(_time 1384066995893 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b7b0bbe3b1e1e7a1bfe4f1edefb1e2b2e1b4b6b4b4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956354)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7831 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7831 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7827 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7824 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_13 0 7834 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 7836 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 7838 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7842 
		(_object
			(_process
				(line__7844(_architecture 0 0 7844 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__7845(_architecture 1 0 7845 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__7846(_architecture 2 0 7846 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7850 
		(_object
			(_process
				(line__7852(_architecture 3 0 7852 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__7853(_architecture 4 0 7853 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__7854(_architecture 5 0 7854 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7783 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7784 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7785 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7786 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7786 (_entity (_string \"data_in_13_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7801 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7803 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7804 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7814 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7815 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7816 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7817 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7819 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 7821 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7822 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7858 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7859 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7861 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7862 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7863 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7864 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7865 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7866 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7857 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5200          1384066995912 Structure
(_unit VHDL (data_in_12_b 0 7942 (structure 0 7962 ))
	(_version va7)
	(_time 1384066995913 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c7c0cb92c19197d1c3c3819d9fc192c291c4c6c4c5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956365)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_12 0 7972 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain12_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7976 
		(_object
			(_process
				(line__7978(_architecture 0 0 7978 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7945 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7946 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7947 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7948 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7948 (_entity (_string \"data_in_12_B"\))))
		(_generic (_internal tipd_datain12 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain12_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain12 ~extvital2000.VITAL_Timing.VitalDelayType 0 7952 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain12_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7953 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain12_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7954 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7956 (_entity (_out )(_param_out))))
		(_port (_internal datain12 ~extieee.std_logic_1164.STD_LOGIC 0 7956 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7965 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain12_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7982 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7983 (_process 0 )))
		(_variable (_internal tviol_datain12_datain12 ~extieee.std_logic_1164.X01 0 7985 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain12 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7986 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7981 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 842100329 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10110         1384066995933 Structure
(_unit VHDL (data_in_12_mgiol 0 8026 (structure 0 8056 ))
	(_version va7)
	(_time 1384066995934 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e6e1eab5e1b0b6f0eeb5a0bcbee0b3e3b0e5e7e5e4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956376)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8070 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_12 0 8080 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8082 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8084 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8088 
		(_object
			(_process
				(line__8090(_architecture 0 0 8090 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8091(_architecture 1 0 8091 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8092(_architecture 2 0 8092 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8096 
		(_object
			(_process
				(line__8098(_architecture 3 0 8098 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8099(_architecture 4 0 8099 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8100(_architecture 5 0 8100 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8029 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8030 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8031 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8032 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8032 (_entity (_string \"data_in_12_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8037 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8038 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8039 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8040 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8041 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8042 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8043 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8044 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8045 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8047 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8049 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8049 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8049 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8059 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8060 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8061 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8062 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8063 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8064 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8065 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8067 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8068 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8104 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8105 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8107 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8108 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8109 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8110 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8111 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8112 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8103 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5200          1384066995956 Structure
(_unit VHDL (data_in_11_b 0 8188 (structure 0 8208 ))
	(_version va7)
	(_time 1384066995957 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6f1faa6f1a0a6e0f2f2b0acaef0a3f3a0f5f7f5f7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956387)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8215 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8215 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_11 0 8218 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain11_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8222 
		(_object
			(_process
				(line__8224(_architecture 0 0 8224 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8191 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8192 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8193 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8194 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8194 (_entity (_string \"data_in_11_B"\))))
		(_generic (_internal tipd_datain11 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain11_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain11 ~extvital2000.VITAL_Timing.VitalDelayType 0 8198 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain11_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8199 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain11_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8200 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8202 (_entity (_out )(_param_out))))
		(_port (_internal datain11 ~extieee.std_logic_1164.STD_LOGIC 0 8202 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8211 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain11_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8212 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8228 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8229 (_process 0 )))
		(_variable (_internal tviol_datain11_datain11 ~extieee.std_logic_1164.X01 0 8231 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain11 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8232 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8227 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 825323113 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10110         1384066995975 Structure
(_unit VHDL (data_in_11_mgiol 0 8272 (structure 0 8302 ))
	(_version va7)
	(_time 1384066995976 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 05020803015355130d56435f5d0350005306040604)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956398)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8322 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8322 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8322 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8323 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8323 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8319 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8319 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8316 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_11 0 8326 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8328 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8330 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8334 
		(_object
			(_process
				(line__8336(_architecture 0 0 8336 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8337(_architecture 1 0 8337 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8338(_architecture 2 0 8338 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8342 
		(_object
			(_process
				(line__8344(_architecture 3 0 8344 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8345(_architecture 4 0 8345 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8346(_architecture 5 0 8346 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8275 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8276 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8277 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8278 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8278 (_entity (_string \"data_in_11_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8293 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8296 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8305 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8306 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8307 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8308 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8309 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8310 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8311 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8313 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8314 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8350 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8351 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8353 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8354 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8355 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8356 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8357 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8358 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8349 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5200          1384066995994 Structure
(_unit VHDL (data_in_10_b 0 8434 (structure 0 8454 ))
	(_version va7)
	(_time 1384066995995 2013.11.09 23:03:15)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 24232920217274322020627e7c2271217227252724)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956409)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8461 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_10 0 8464 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain10_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8468 
		(_object
			(_process
				(line__8470(_architecture 0 0 8470 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8437 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8438 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8439 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8440 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8440 (_entity (_string \"data_in_10_B"\))))
		(_generic (_internal tipd_datain10 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain10_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain10 ~extvital2000.VITAL_Timing.VitalDelayType 0 8444 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain10_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8445 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain10_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8446 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8448 (_entity (_out )(_param_out))))
		(_port (_internal datain10 ~extieee.std_logic_1164.STD_LOGIC 0 8448 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8457 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain10_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8458 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8474 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8475 (_process 0 )))
		(_variable (_internal tviol_datain10_datain10 ~extieee.std_logic_1164.X01 0 8477 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain10 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8478 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8473 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 808545897 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10110         1384066996015 Structure
(_unit VHDL (data_in_10_mgiol 0 8518 (structure 0 8548 ))
	(_version va7)
	(_time 1384066996016 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 34333931316264223c67726e6c3261316237353734)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956420)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8568 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8568 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8568 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8569 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8569 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8562 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_10 0 8572 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8574 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8576 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8580 
		(_object
			(_process
				(line__8582(_architecture 0 0 8582 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8583(_architecture 1 0 8583 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8584(_architecture 2 0 8584 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8588 
		(_object
			(_process
				(line__8590(_architecture 3 0 8590 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8591(_architecture 4 0 8591 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8592(_architecture 5 0 8592 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8521 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8522 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8523 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8524 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8524 (_entity (_string \"data_in_10_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8539 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8541 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8541 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8541 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8542 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8551 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8552 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8553 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8554 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8555 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8556 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8557 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8559 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8560 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8596 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8597 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8599 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8600 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8601 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8602 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8603 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8604 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8595 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5184          1384066996037 Structure
(_unit VHDL (data_in_9_b 0 8680 (structure 0 8700 ))
	(_version va7)
	(_time 1384066996038 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 44434946411214524040021e1c42114112474d4112)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956431)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_9 0 8710 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain9_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8714 
		(_object
			(_process
				(line__8716(_architecture 0 0 8716 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8683 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8684 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8685 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8686 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8686 (_entity (_string \"data_in_9_B"\))))
		(_generic (_internal tipd_datain9 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain9_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain9 ~extvital2000.VITAL_Timing.VitalDelayType 0 8690 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain9_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8691 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain9_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8692 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_entity (_out )(_param_out))))
		(_port (_internal datain9 ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8703 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain9_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8704 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8721 (_process 0 )))
		(_variable (_internal tviol_datain9_datain9 ~extieee.std_logic_1164.X01 0 8723 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain9 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8724 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8719 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3763817 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10107         1384066996056 Structure
(_unit VHDL (data_in_9_mgiol 0 8764 (structure 0 8794 ))
	(_version va7)
	(_time 1384066996057 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 63646e63613533756b3025393b65366635606a6635)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956442)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8814 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8815 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8815 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8811 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8811 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8808 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_9 0 8818 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 8820 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 8822 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8826 
		(_object
			(_process
				(line__8828(_architecture 0 0 8828 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__8829(_architecture 1 0 8829 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__8830(_architecture 2 0 8830 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8834 
		(_object
			(_process
				(line__8836(_architecture 3 0 8836 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__8837(_architecture 4 0 8837 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__8838(_architecture 5 0 8838 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8767 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8768 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8769 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8770 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8770 (_entity (_string \"data_in_9_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8781 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8782 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8783 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8784 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8785 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8788 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8797 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8798 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8799 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8801 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8802 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8803 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 8805 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8806 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8842 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8843 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8845 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8846 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8847 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8848 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8849 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8850 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 8841 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5184          1384066996077 Structure
(_unit VHDL (data_in_8_b 0 8926 (structure 0 8946 ))
	(_version va7)
	(_time 1384066996078 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 72757f7371242264767634282a74277724717a7724)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956453)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8953 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8953 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_8 0 8956 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain8_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8960 
		(_object
			(_process
				(line__8962(_architecture 0 0 8962 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8929 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8930 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8931 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8932 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8932 (_entity (_string \"data_in_8_B"\))))
		(_generic (_internal tipd_datain8 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain8_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain8 ~extvital2000.VITAL_Timing.VitalDelayType 0 8936 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain8_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8937 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain8_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8938 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8940 (_entity (_out )(_param_out))))
		(_port (_internal datain8 ~extieee.std_logic_1164.STD_LOGIC 0 8940 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8949 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain8_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8966 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8967 (_process 0 )))
		(_variable (_internal tviol_datain8_datain8 ~extieee.std_logic_1164.X01 0 8969 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain8 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8970 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8965 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3698281 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10107         1384066996100 Structure
(_unit VHDL (data_in_8_mgiol 0 9010 (structure 0 9040 ))
	(_version va7)
	(_time 1384066996101 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 82858f8c81d4d2948ad1c4d8da84d787d4818a87d4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956464)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9060 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9060 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9060 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9061 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9061 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9054 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_8 0 9064 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9066 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9068 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9072 
		(_object
			(_process
				(line__9074(_architecture 0 0 9074 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9075(_architecture 1 0 9075 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9076(_architecture 2 0 9076 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9080 
		(_object
			(_process
				(line__9082(_architecture 3 0 9082 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9083(_architecture 4 0 9083 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9084(_architecture 5 0 9084 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9013 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9014 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9015 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9016 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9016 (_entity (_string \"data_in_8_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9022 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9023 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9024 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9025 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9026 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9027 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9028 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9029 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9030 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9031 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9043 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9044 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9045 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9046 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9047 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9048 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9049 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9051 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9052 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9088 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9089 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9091 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9092 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9093 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9094 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9095 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9096 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9087 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5184          1384066996119 Structure
(_unit VHDL (data_in_7_b 0 9172 (structure 0 9192 ))
	(_version va7)
	(_time 1384066996120 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a1a6acf6a1f7f1b7a5a5e7fbf9a7f4a4f7a2a6a4f7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956475)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9199 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9199 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_7 0 9202 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain7_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9206 
		(_object
			(_process
				(line__9208(_architecture 0 0 9208 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9175 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9176 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9177 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9178 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9178 (_entity (_string \"data_in_7_B"\))))
		(_generic (_internal tipd_datain7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain7_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain7 ~extvital2000.VITAL_Timing.VitalDelayType 0 9182 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain7_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9183 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain7_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9184 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_out )(_param_out))))
		(_port (_internal datain7 ~extieee.std_logic_1164.STD_LOGIC 0 9186 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9195 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9196 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9212 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9213 (_process 0 )))
		(_variable (_internal tviol_datain7_datain7 ~extieee.std_logic_1164.X01 0 9215 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain7 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9216 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9211 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3632745 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10107         1384066996139 Structure
(_unit VHDL (data_in_7_mgiol 0 9256 (structure 0 9286 ))
	(_version va7)
	(_time 1384066996140 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b1b6bce5b1e7e1a7b9e2f7ebe9b7e4b4e7b2b6b4e7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956486)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9306 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9306 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9306 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9307 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9307 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9303 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9303 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_7 0 9310 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9312 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9314 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9318 
		(_object
			(_process
				(line__9320(_architecture 0 0 9320 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9321(_architecture 1 0 9321 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9322(_architecture 2 0 9322 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9326 
		(_object
			(_process
				(line__9328(_architecture 3 0 9328 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9329(_architecture 4 0 9329 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9330(_architecture 5 0 9330 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9259 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9260 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9261 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9262 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9262 (_entity (_string \"data_in_7_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9268 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9269 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9270 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9271 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9272 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9273 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9274 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9275 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9276 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9277 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9279 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9279 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9279 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9280 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9290 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9291 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9292 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9293 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9295 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9335 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9337 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9338 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9339 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9340 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9341 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9342 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9333 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5184          1384066996167 Structure
(_unit VHDL (data_in_6_b 0 9418 (structure 0 9438 ))
	(_version va7)
	(_time 1384066996168 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d0d7dd82d18680c6d4d4968a88d685d586d3d6d586)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956498)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9445 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9445 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_6 0 9448 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain6_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9452 
		(_object
			(_process
				(line__9454(_architecture 0 0 9454 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9421 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9422 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9423 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9424 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9424 (_entity (_string \"data_in_6_B"\))))
		(_generic (_internal tipd_datain6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain6_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain6 ~extvital2000.VITAL_Timing.VitalDelayType 0 9428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain6_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain6_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9430 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9432 (_entity (_out )(_param_out))))
		(_port (_internal datain6 ~extieee.std_logic_1164.STD_LOGIC 0 9432 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9441 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9442 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9458 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9459 (_process 0 )))
		(_variable (_internal tviol_datain6_datain6 ~extieee.std_logic_1164.X01 0 9461 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain6 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9462 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9457 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3567209 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10107         1384066996179 Structure
(_unit VHDL (data_in_6_mgiol 0 9502 (structure 0 9532 ))
	(_version va7)
	(_time 1384066996180 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0e7edb3e1b6b0f6e8b3a6bab8e6b5e5b6e3e6e5b6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956513)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9552 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9552 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9552 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9553 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9553 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9549 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9549 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9546 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_6 0 9556 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9558 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9560 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9564 
		(_object
			(_process
				(line__9566(_architecture 0 0 9566 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9567(_architecture 1 0 9567 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9568(_architecture 2 0 9568 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9572 
		(_object
			(_process
				(line__9574(_architecture 3 0 9574 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9575(_architecture 4 0 9575 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9576(_architecture 5 0 9576 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9505 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9506 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9507 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9508 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9508 (_entity (_string \"data_in_6_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9514 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9515 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9516 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9517 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9518 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9519 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9520 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9521 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9522 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9523 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9526 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9535 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9536 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9537 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9538 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9539 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9540 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9541 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9543 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9544 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9580 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9581 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9583 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9584 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9585 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9586 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9587 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9588 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9579 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5184          1384066996188 Structure
(_unit VHDL (data_in_5_b 0 9664 (structure 0 9684 ))
	(_version va7)
	(_time 1384066996189 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0e7edb3e1b6b0f6e4e4a6bab8e6b5e5b6e3e5e5b6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956524)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9691 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9691 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_5 0 9694 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain5_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9698 
		(_object
			(_process
				(line__9700(_architecture 0 0 9700 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9667 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9668 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9669 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9670 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9670 (_entity (_string \"data_in_5_B"\))))
		(_generic (_internal tipd_datain5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9672 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain5_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9673 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain5 ~extvital2000.VITAL_Timing.VitalDelayType 0 9674 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain5_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9675 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain5_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9676 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9678 (_entity (_out )(_param_out))))
		(_port (_internal datain5 ~extieee.std_logic_1164.STD_LOGIC 0 9678 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9687 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9688 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9704 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9705 (_process 0 )))
		(_variable (_internal tviol_datain5_datain5 ~extieee.std_logic_1164.X01 0 9707 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain5 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9708 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9703 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3501673 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10107         1384066996199 Structure
(_unit VHDL (data_in_5_mgiol 0 9748 (structure 0 9778 ))
	(_version va7)
	(_time 1384066996200 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code efe8e2bcb8b9bff9e7bca9b5b7e9baeab9eceaeab9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956535)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9798 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9798 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9798 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9799 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9799 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9795 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9795 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9792 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_5 0 9802 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 9804 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 9806 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9810 
		(_object
			(_process
				(line__9812(_architecture 0 0 9812 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__9813(_architecture 1 0 9813 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__9814(_architecture 2 0 9814 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9818 
		(_object
			(_process
				(line__9820(_architecture 3 0 9820 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__9821(_architecture 4 0 9821 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__9822(_architecture 5 0 9822 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9751 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9752 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9753 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9754 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9754 (_entity (_string \"data_in_5_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9760 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9761 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9762 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9763 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9764 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9769 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9771 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9771 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9771 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9772 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9781 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9782 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9783 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9784 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9785 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9786 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9787 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 9789 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9790 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9826 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9827 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9829 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9830 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9831 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9832 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9833 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9834 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9825 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5184          1384066996208 Structure
(_unit VHDL (data_in_4_b 0 9910 (structure 0 9930 ))
	(_version va7)
	(_time 1384066996209 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code efe8e2bcb8b9bff9ebeba9b5b7e9baeab9ecebeab9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956547)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_4 0 9940 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain4_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9944 
		(_object
			(_process
				(line__9946(_architecture 0 0 9946 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9913 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9914 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9915 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9916 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9916 (_entity (_string \"data_in_4_B"\))))
		(_generic (_internal tipd_datain4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain4_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain4 ~extvital2000.VITAL_Timing.VitalDelayType 0 9920 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain4_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9921 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain4_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9922 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_out )(_param_out))))
		(_port (_internal datain4 ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9933 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9950 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9951 (_process 0 )))
		(_variable (_internal tviol_datain4_datain4 ~extieee.std_logic_1164.X01 0 9953 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain4 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9954 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9949 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3436137 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10171         1384066996217 Structure
(_unit VHDL (data_in_4_mgiol 0 9994 (structure 0 10024 ))
	(_version va7)
	(_time 1384066996218 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fff8f2afa8a9afe9f7acb9a5a7f9aafaa9fcfbfaa9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956559)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10044 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10044 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10044 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10045 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10045 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10041 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10041 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10038 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_4 0 10048 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10050 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10052 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10056 
		(_object
			(_process
				(line__10058(_architecture 0 0 10058 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10059(_architecture 1 0 10059 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10060(_architecture 2 0 10060 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10064 
		(_object
			(_process
				(line__10066(_architecture 3 0 10066 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10067(_architecture 4 0 10067 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10068(_architecture 5 0 10068 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9997 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9998 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9999 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10000 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10000 (_entity (_string \"data_in_4_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10006 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10007 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10008 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10009 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10010 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10011 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10012 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10013 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10014 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10015 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10017 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10017 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10017 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10018 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10027 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10028 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10029 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10030 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10031 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10033 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10035 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10036 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10072 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10073 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10075 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10076 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10077 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10078 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10079 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10080 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10071 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5211          1384066996226 Structure
(_unit VHDL (data_in_3_b 0 10156 (structure 0 10176 ))
	(_version va7)
	(_time 1384066996227 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0e095b085a585e180a0a485456085b0b580d0d0b58)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956570)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10183 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10183 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_3 0 10186 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain3_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10190 
		(_object
			(_process
				(line__10192(_architecture 0 0 10192 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10159 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10160 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10161 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10162 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10162 (_entity (_string \"data_in_3_B"\))))
		(_generic (_internal tipd_datain3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain3_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain3 ~extvital2000.VITAL_Timing.VitalDelayType 0 10166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain3_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain3_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10168 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10170 (_entity (_out )(_param_out))))
		(_port (_internal datain3 ~extieee.std_logic_1164.STD_LOGIC 0 10170 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10179 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10196 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10197 (_process 0 )))
		(_variable (_internal tviol_datain3_datain3 ~extieee.std_logic_1164.X01 0 10199 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain3 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10200 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10195 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3370601 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10175         1384066996235 Structure
(_unit VHDL (data_in_3_mgiol 0 10240 (structure 0 10270 ))
	(_version va7)
	(_time 1384066996236 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0e095b085a585e18065d485456085b0b580d0d0b58)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956582)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10290 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10290 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10290 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10291 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10291 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10287 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10287 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10284 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_3 0 10294 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10296 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10298 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10302 
		(_object
			(_process
				(line__10304(_architecture 0 0 10304 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10305(_architecture 1 0 10305 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10306(_architecture 2 0 10306 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10310 
		(_object
			(_process
				(line__10312(_architecture 3 0 10312 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10313(_architecture 4 0 10313 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10314(_architecture 5 0 10314 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10243 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10244 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10245 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10246 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10246 (_entity (_string \"data_in_3_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10248 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10249 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10250 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10251 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10255 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10256 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10261 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10264 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10273 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10274 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10276 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10277 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10279 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10318 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10319 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10321 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10322 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10323 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10324 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10325 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10326 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10317 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5211          1384066996244 Structure
(_unit VHDL (data_in_2_b 0 10402 (structure 0 10422 ))
	(_version va7)
	(_time 1384066996245 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1e194b194a484e081a1a584446184b1b481d1c1b48)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956593)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10429 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10429 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_2 0 10432 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain2_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10436 
		(_object
			(_process
				(line__10438(_architecture 0 0 10438 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10405 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10406 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10407 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10408 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10408 (_entity (_string \"data_in_2_B"\))))
		(_generic (_internal tipd_datain2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain2_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain2 ~extvital2000.VITAL_Timing.VitalDelayType 0 10412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain2_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain2_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10414 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10416 (_entity (_out )(_param_out))))
		(_port (_internal datain2 ~extieee.std_logic_1164.STD_LOGIC 0 10416 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10425 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10442 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10443 (_process 0 )))
		(_variable (_internal tviol_datain2_datain2 ~extieee.std_logic_1164.X01 0 10445 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain2 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10446 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10441 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3305065 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10175         1384066996254 Structure
(_unit VHDL (data_in_2_mgiol 0 10486 (structure 0 10516 ))
	(_version va7)
	(_time 1384066996255 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1e194b194a484e08164d584446184b1b481d1c1b48)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956604)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10537 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10537 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10533 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10533 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10530 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_2 0 10540 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10542 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10544 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10548 
		(_object
			(_process
				(line__10550(_architecture 0 0 10550 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10551(_architecture 1 0 10551 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10552(_architecture 2 0 10552 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10556 
		(_object
			(_process
				(line__10558(_architecture 3 0 10558 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10559(_architecture 4 0 10559 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10560(_architecture 5 0 10560 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10489 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10490 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10491 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10492 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10492 (_entity (_string \"data_in_2_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10507 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10509 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10519 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10520 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10521 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10524 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10525 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10527 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10528 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10564 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10565 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10567 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10568 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10569 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10570 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10571 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10572 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10563 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5211          1384066996263 Structure
(_unit VHDL (data_in_1_b 0 10648 (structure 0 10668 ))
	(_version va7)
	(_time 1384066996264 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2e297b2a7a787e382a2a687476287b2b782d2f2b78)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956615)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10675 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10675 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_1 0 10678 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain1_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10682 
		(_object
			(_process
				(line__10684(_architecture 0 0 10684 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10651 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10652 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10653 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10654 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10654 (_entity (_string \"data_in_1_B"\))))
		(_generic (_internal tipd_datain1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain1_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain1 ~extvital2000.VITAL_Timing.VitalDelayType 0 10658 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain1_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10659 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain1_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10660 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10662 (_entity (_out )(_param_out))))
		(_port (_internal datain1 ~extieee.std_logic_1164.STD_LOGIC 0 10662 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10671 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10688 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10689 (_process 0 )))
		(_variable (_internal tviol_datain1_datain1 ~extieee.std_logic_1164.X01 0 10691 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain1 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10692 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10687 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3239529 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10175         1384066996271 Structure
(_unit VHDL (data_in_1_mgiol 0 10732 (structure 0 10762 ))
	(_version va7)
	(_time 1384066996272 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2e297b2a7a787e38267d687476287b2b782d2f2b78)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956627)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10783 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10783 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10779 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10779 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10776 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_1 0 10786 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 10788 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 10790 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10794 
		(_object
			(_process
				(line__10796(_architecture 0 0 10796 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__10797(_architecture 1 0 10797 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__10798(_architecture 2 0 10798 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10802 
		(_object
			(_process
				(line__10804(_architecture 3 0 10804 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__10805(_architecture 4 0 10805 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__10806(_architecture 5 0 10806 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10735 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10736 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10737 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10738 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10738 (_entity (_string \"data_in_1_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10744 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10746 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10747 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10748 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10749 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10750 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10751 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10752 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10753 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10756 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10765 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10766 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10767 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10768 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10769 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10770 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10771 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10773 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10774 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10810 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10811 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10813 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10814 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10815 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10816 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10817 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10818 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 10809 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5211          1384066996282 Structure
(_unit VHDL (data_in_0_b 0 10894 (structure 0 10914 ))
	(_version va7)
	(_time 1384066996283 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3d3a6838686b6d2b39397b67653b68386b3e3d386b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956639)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_in ))))
			)
		)
	)
	(_instantiation data_in_pad_0 0 10924 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(datain0_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10928 
		(_object
			(_process
				(line__10930(_architecture 0 0 10930 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10897 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10898 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10899 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10900 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10900 (_entity (_string \"data_in_0_B"\))))
		(_generic (_internal tipd_datain0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_datain0_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_datain0 ~extvital2000.VITAL_Timing.VitalDelayType 0 10904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain0_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10905 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_datain0_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10906 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_out )(_param_out))))
		(_port (_internal datain0 ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_architecture (_uni ((i 1))))))
		(_signal (_internal datain0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10935 (_process 0 )))
		(_variable (_internal tviol_datain0_datain0 ~extieee.std_logic_1164.X01 0 10937 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_datain0 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10938 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10933 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1635017060 3173993 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10175         1384066996294 Structure
(_unit VHDL (data_in_0_mgiol 0 10978 (structure 0 11008 ))
	(_version va7)
	(_time 1384066996295 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4d4a184f181b1d5b451e0b17154b18481b4e4d481b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956652)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11025 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11025 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11022 (_entity (_out ))))
			)
		)
	)
	(_instantiation data_0io_0 0 11032 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLKS_NOTIN))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 11034 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 11036 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 11040 
		(_object
			(_process
				(line__11042(_architecture 0 0 11042 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__11043(_architecture 1 0 11043 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__11044(_architecture 2 0 11044 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11048 
		(_object
			(_process
				(line__11050(_architecture 3 0 11050 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__11051(_architecture 4 0 11051 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__11052(_architecture 5 0 11052 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10981 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10982 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10983 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10984 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10984 (_entity (_string \"data_in_0_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10986 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10987 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10988 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10989 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10990 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10991 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10992 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10993 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10994 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10995 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10996 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10997 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10998 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10999 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11002 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11011 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11012 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11017 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11019 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11020 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11056 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11057 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11059 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11060 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11061 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11062 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11063 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11064 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 11055 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5273          1384066996308 Structure
(_unit VHDL (shift_strobeb 0 11140 (structure 0 11160 ))
	(_version va7)
	(_time 1384066996309 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5c5a0e5f070b014a5f5a48055b5b5f5b585b5e5a0a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956667)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11167 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11167 (_entity (_in ))))
			)
		)
	)
	(_instantiation shift_strobe_pad 0 11170 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(shiftstrobe_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 11174 
		(_object
			(_process
				(line__11176(_architecture 0 0 11176 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11143 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11144 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11145 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11146 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11146 (_entity (_string \"shift_strobeB"\))))
		(_generic (_internal tipd_shiftstrobe ~extvital2000.VITAL_Timing.VitalDelayType01 0 11148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_shiftstrobe_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_shiftstrobe ~extvital2000.VITAL_Timing.VitalDelayType 0 11150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_shiftstrobe_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_shiftstrobe_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11152 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11154 (_entity (_out )(_param_out))))
		(_port (_internal shiftstrobe ~extieee.std_logic_1164.STD_LOGIC 0 11154 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11163 (_architecture (_uni ((i 1))))))
		(_signal (_internal shiftstrobe_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11164 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11180 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11181 (_process 0 )))
		(_variable (_internal tviol_shiftstrobe_shiftstrobe ~extieee.std_logic_1164.X01 0 11183 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_shiftstrobe ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11184 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11179 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1718184051 1920234356 6644335 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2499          1384066996316 Structure
(_unit VHDL (smuxlregsre0016 0 11224 (structure 0 11232 ))
	(_version va7)
	(_time 1384066996317 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5c5a0e5f5b0a0d4b55581f070f5a595a5b5b5f5b5e)
	(_entity
		(_time 1384066956680)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3ix
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1584 1 971 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 973 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 974 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 975 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 976 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 977 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 11234 (_component .machxo2.components.ifs1p3ix )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3ix)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1584 (machxo2 components ~STRING~1584)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10208         1384066996326 Structure
(_unit VHDL (shift_strobe_mgiol 0 11245 (structure 0 11275 ))
	(_version va7)
	(_time 1384066996327 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6c6a3e6c373b317a633d78356b6b6f6b686b6e6a3a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956688)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0016
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11296 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11296 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11289 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11292 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11292 (_entity (_out ))))
			)
		)
	)
	(_instantiation rst_count_0io 0 11299 (_component smuxlregsre0016 )
		(_port
			((D0)(DI_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0016)
		)
	)
	(_instantiation DRIVEVCC 0 11301 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 11303 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 11307 
		(_object
			(_process
				(line__11309(_architecture 0 0 11309 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__11310(_architecture 1 0 11310 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__11311(_architecture 2 0 11311 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11315 
		(_object
			(_process
				(line__11317(_architecture 3 0 11317 (_procedure_call (_simple)(_target(5))(_sensitivity(4)))))
				(line__11318(_architecture 4 0 11318 (_procedure_call (_simple)(_target(7))(_sensitivity(6)))))
				(line__11319(_architecture 5 0 11319 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11248 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11249 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11250 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11251 (_entity (_string \"shift_strobe_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 11254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 11256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11263 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11264 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11265 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11266 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11269 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11278 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11279 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11280 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 11281 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11282 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11284 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11286 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11287 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11323 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11324 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11326 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11327 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 11328 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11329 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11330 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11331 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 11322 (_process (_simple)(_target(3))(_sensitivity(5)(7)(9)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5150          1384066996337 Structure
(_unit VHDL (rstb 0 11407 (structure 0 11427 ))
	(_version va7)
	(_time 1384066996338 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c7a2f7c2c2a2c6a7b7a6e272e7b787a7e7b7e7b7f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956702)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 11437 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 11441 
		(_object
			(_process
				(line__11443(_architecture 0 0 11443 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11410 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11411 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11412 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11413 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11413 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 11415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 11417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11419 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11430 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11447 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11448 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 11450 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11446 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1810          1384066996345 Structure
(_unit VHDL (gsr5mode 0 11491 (structure 0 11498 ))
	(_version va7)
	(_time 1384066996346 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c7b2a7c2c2a2a6f787938267b7a787a797a7b7b7f)
	(_entity
		(_time 1384066956712)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11501 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 11503 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 11492 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 11499 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2717          1384066996354 Structure
(_unit VHDL (gsr_instb 0 11513 (structure 0 11529 ))
	(_version va7)
	(_time 1384066996355 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8b8cdd84dadddd9ede8992d18f8c888c8f8d898d8c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384066956720)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 11535 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 11538 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 11542 
		(_object
			(_process
				(line__11544(_architecture 0 0 11544 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11516 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11517 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11518 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11519 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11519 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 11521 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 11523 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11532 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 11547 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 75944         1384066996398 Structure
(_unit VHDL (shift_reg_16_bit 0 11568 (structure 0 11577 ))
	(_version va7)
	(_time 1384066996399 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code babce8eee3ede7acbcbfedbbfce1e9bcbfbcbdbfecb9bb)
	(_entity
		(_time 1384066956731)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11721 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11721 (_entity (_out ))))
			)
		)
		(SLICE_1
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11724 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11725 (_entity (_out ))))
			)
		)
		(SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11728 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11729 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11730 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11730 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11730 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11731 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11731 (_entity (_out ))))
			)
		)
		(SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11734 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11735 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11736 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11736 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11736 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11737 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11737 (_entity (_out ))))
			)
		)
		(SLICE_4
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11740 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11740 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11740 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11742 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11742 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11742 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11743 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11743 (_entity (_out ))))
			)
		)
		(SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11746 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11746 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11746 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11747 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11747 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11747 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11748 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11748 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11748 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11749 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11749 (_entity (_out ))))
			)
		)
		(SLICE_6
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11752 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11752 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11752 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11753 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11753 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11753 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11754 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11754 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11754 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11755 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11755 (_entity (_out ))))
			)
		)
		(SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11758 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11758 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11758 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11759 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11760 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11760 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11760 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11761 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11761 (_entity (_out ))))
			)
		)
		(SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11764 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11764 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11764 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11765 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11765 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11765 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11766 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11766 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11766 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11767 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11767 (_entity (_out ))))
			)
		)
		(SLICE_9
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11770 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11770 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11770 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11771 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11771 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11771 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11772 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11772 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11772 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11773 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11773 (_entity (_out ))))
			)
		)
		(SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11776 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11776 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11776 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11777 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11777 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11777 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11778 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11778 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11778 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11779 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11779 (_entity (_out ))))
			)
		)
		(SLICE_11
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11782 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11783 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11784 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_out ))))
			)
		)
		(SLICE_12
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11788 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11788 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11788 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11789 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11789 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11789 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11790 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11790 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11790 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11791 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11791 (_entity (_out ))))
			)
		)
		(SLICE_13
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11794 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11794 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11794 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11795 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11796 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11797 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11797 (_entity (_out ))))
			)
		)
		(SLICE_14
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11800 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11801 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11802 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11803 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11803 (_entity (_out ))))
			)
		)
		(SLICE_15
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11808 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11809 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11809 (_entity (_out ))))
			)
		)
		(SLICE_16
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11812 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11813 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11814 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11815 (_entity (_out ))))
			)
		)
		(SLICE_17
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11818 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11818 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11818 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11819 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11820 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11820 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11820 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11821 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11824 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11824 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11824 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11825 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11828 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11828 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11828 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11829 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11829 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11829 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11830 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11831 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11832 (_entity (_out ))))
			)
		)
		(s_out_1_1_10_SLICE_20
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11835 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11835 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11835 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11836 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11836 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11836 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 11837 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11837 (_entity (_in ))))
				(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 11837 (_entity (_in ))))
				(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 11838 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11838 (_entity (_out ))))
				(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 11838 (_entity (_out ))))
			)
		)
		(s_out_1_1_6_SLICE_21
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11841 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11841 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11841 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11842 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11842 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11842 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 11843 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11843 (_entity (_in ))))
				(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 11843 (_entity (_in ))))
				(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 11844 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11844 (_entity (_out ))))
				(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 11844 (_entity (_out ))))
			)
		)
		(s_out_1_1_3_SLICE_22
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11847 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11847 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11847 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11848 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11848 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11848 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11849 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11849 (_entity (_out ))))
			)
		)
		(s_out_1_1_13_SLICE_23
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11852 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11852 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11852 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11853 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11853 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11853 (_entity (_in ))))
				(_port (_internal M1 ~extieee.std_logic_1164.STD_LOGIC 0 11854 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11854 (_entity (_in ))))
				(_port (_internal FXB ~extieee.std_logic_1164.STD_LOGIC 0 11854 (_entity (_in ))))
				(_port (_internal FXA ~extieee.std_logic_1164.STD_LOGIC 0 11855 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 11855 (_entity (_out ))))
				(_port (_internal OFX1 ~extieee.std_logic_1164.STD_LOGIC 0 11855 (_entity (_out ))))
			)
		)
		(SLICE_24
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11858 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11858 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11858 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11860 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11860 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11860 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11861 (_entity (_out ))))
			)
		)
		(SLICE_25
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out ))))
			)
		)
		(SLICE_26
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11870 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11870 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11870 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11871 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11871 (_entity (_out ))))
			)
		)
		(SLICE_27
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11874 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11874 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11874 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11875 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11875 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11875 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11876 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11876 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11876 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11877 (_entity (_out ))))
			)
		)
		(SLICE_28
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_entity (_out ))))
			)
		)
		(s_outB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_entity (_out ))))
			)
		)
		(s_out_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_entity (_in ))))
			)
		)
		(clkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_entity (_out ))))
				(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_entity (_in ))))
			)
		)
		(s_enB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_entity (_in ))))
				(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_entity (_out ))))
			)
		)
		(s_en_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
			)
		)
		(data_in_15_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11902 (_entity (_out ))))
				(_port (_internal datain15 ~extieee.std_logic_1164.STD_LOGIC 0 11902 (_entity (_in ))))
			)
		)
		(data_in_15_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11905 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11905 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11905 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11906 (_entity (_out ))))
			)
		)
		(data_in_14_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11909 (_entity (_out ))))
				(_port (_internal datain14 ~extieee.std_logic_1164.STD_LOGIC 0 11909 (_entity (_in ))))
			)
		)
		(data_in_14_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11912 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11912 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11912 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_out ))))
			)
		)
		(data_in_13_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11916 (_entity (_out ))))
				(_port (_internal datain13 ~extieee.std_logic_1164.STD_LOGIC 0 11916 (_entity (_in ))))
			)
		)
		(data_in_13_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11919 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11919 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11919 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11920 (_entity (_out ))))
			)
		)
		(data_in_12_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11923 (_entity (_out ))))
				(_port (_internal datain12 ~extieee.std_logic_1164.STD_LOGIC 0 11923 (_entity (_in ))))
			)
		)
		(data_in_12_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11926 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11926 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11926 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11927 (_entity (_out ))))
			)
		)
		(data_in_11_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11930 (_entity (_out ))))
				(_port (_internal datain11 ~extieee.std_logic_1164.STD_LOGIC 0 11930 (_entity (_in ))))
			)
		)
		(data_in_11_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11933 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11933 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11933 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11934 (_entity (_out ))))
			)
		)
		(data_in_10_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11937 (_entity (_out ))))
				(_port (_internal datain10 ~extieee.std_logic_1164.STD_LOGIC 0 11937 (_entity (_in ))))
			)
		)
		(data_in_10_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11940 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11940 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11940 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11941 (_entity (_out ))))
			)
		)
		(data_in_9_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11944 (_entity (_out ))))
				(_port (_internal datain9 ~extieee.std_logic_1164.STD_LOGIC 0 11944 (_entity (_in ))))
			)
		)
		(data_in_9_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11947 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11947 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11947 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11948 (_entity (_out ))))
			)
		)
		(data_in_8_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11951 (_entity (_out ))))
				(_port (_internal datain8 ~extieee.std_logic_1164.STD_LOGIC 0 11951 (_entity (_in ))))
			)
		)
		(data_in_8_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11954 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11954 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11954 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11955 (_entity (_out ))))
			)
		)
		(data_in_7_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11958 (_entity (_out ))))
				(_port (_internal datain7 ~extieee.std_logic_1164.STD_LOGIC 0 11958 (_entity (_in ))))
			)
		)
		(data_in_7_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11961 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11961 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11961 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11962 (_entity (_out ))))
			)
		)
		(data_in_6_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_entity (_out ))))
				(_port (_internal datain6 ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_entity (_in ))))
			)
		)
		(data_in_6_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11969 (_entity (_out ))))
			)
		)
		(data_in_5_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_out ))))
				(_port (_internal datain5 ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_entity (_in ))))
			)
		)
		(data_in_5_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11975 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11975 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11975 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11976 (_entity (_out ))))
			)
		)
		(data_in_4_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11979 (_entity (_out ))))
				(_port (_internal datain4 ~extieee.std_logic_1164.STD_LOGIC 0 11979 (_entity (_in ))))
			)
		)
		(data_in_4_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11982 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11982 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11982 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11983 (_entity (_out ))))
			)
		)
		(data_in_3_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11986 (_entity (_out ))))
				(_port (_internal datain3 ~extieee.std_logic_1164.STD_LOGIC 0 11986 (_entity (_in ))))
			)
		)
		(data_in_3_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11989 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11989 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11989 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11990 (_entity (_out ))))
			)
		)
		(data_in_2_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11993 (_entity (_out ))))
				(_port (_internal datain2 ~extieee.std_logic_1164.STD_LOGIC 0 11993 (_entity (_in ))))
			)
		)
		(data_in_2_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11996 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11996 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11996 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11997 (_entity (_out ))))
			)
		)
		(data_in_1_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12000 (_entity (_out ))))
				(_port (_internal datain1 ~extieee.std_logic_1164.STD_LOGIC 0 12000 (_entity (_in ))))
			)
		)
		(data_in_1_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12004 (_entity (_out ))))
			)
		)
		(data_in_0_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12007 (_entity (_out ))))
				(_port (_internal datain0 ~extieee.std_logic_1164.STD_LOGIC 0 12007 (_entity (_in ))))
			)
		)
		(data_in_0_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12010 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12010 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12010 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12011 (_entity (_out ))))
			)
		)
		(shift_strobeB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12014 (_entity (_out ))))
				(_port (_internal shiftstrobe ~extieee.std_logic_1164.STD_LOGIC 0 12014 (_entity (_in ))))
			)
		)
		(shift_strobe_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12017 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12018 (_entity (_out ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12021 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 12021 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 12024 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 12027 (_component SLICE_0 )
		(_port
			((A1)(shift_count_0))
			((FCO)(un2_shift_count_cry_0))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SLICE_1I 0 12029 (_component SLICE_1 )
		(_port
			((A0)(shift_count_i_31))
			((DI0)(un2_shift_count_1))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_30))
			((F0)(un2_shift_count_1))
			((Q0)(shift_count_31))
		)
		(_use (_entity . SLICE_1)
		)
	)
	(_instantiation SLICE_2I 0 12033 (_component SLICE_2 )
		(_port
			((A1)(shift_count_30))
			((A0)(shift_count_29))
			((DI1)(un2_shift_count_2))
			((DI0)(un2_shift_count_3))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_28))
			((F0)(un2_shift_count_3))
			((Q0)(shift_count_29))
			((F1)(un2_shift_count_2))
			((Q1)(shift_count_30))
			((FCO)(un2_shift_count_cry_30))
		)
		(_use (_entity . SLICE_2)
		)
	)
	(_instantiation SLICE_3I 0 12039 (_component SLICE_3 )
		(_port
			((A1)(shift_count_28))
			((A0)(shift_count_27))
			((DI1)(un2_shift_count_4))
			((DI0)(un2_shift_count_5))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_26))
			((F0)(un2_shift_count_5))
			((Q0)(shift_count_27))
			((F1)(un2_shift_count_4))
			((Q1)(shift_count_28))
			((FCO)(un2_shift_count_cry_28))
		)
		(_use (_entity . SLICE_3)
		)
	)
	(_instantiation SLICE_4I 0 12045 (_component SLICE_4 )
		(_port
			((A1)(shift_count_26))
			((A0)(shift_count_25))
			((DI1)(un2_shift_count_6))
			((DI0)(un2_shift_count_7))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_24))
			((F0)(un2_shift_count_7))
			((Q0)(shift_count_25))
			((F1)(un2_shift_count_6))
			((Q1)(shift_count_26))
			((FCO)(un2_shift_count_cry_26))
		)
		(_use (_entity . SLICE_4)
		)
	)
	(_instantiation SLICE_5I 0 12051 (_component SLICE_5 )
		(_port
			((A1)(shift_count_24))
			((A0)(shift_count_23))
			((DI1)(un2_shift_count_8))
			((DI0)(un2_shift_count_9))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_22))
			((F0)(un2_shift_count_9))
			((Q0)(shift_count_23))
			((F1)(un2_shift_count_8))
			((Q1)(shift_count_24))
			((FCO)(un2_shift_count_cry_24))
		)
		(_use (_entity . SLICE_5)
		)
	)
	(_instantiation SLICE_6I 0 12057 (_component SLICE_6 )
		(_port
			((A1)(shift_count_22))
			((A0)(shift_count_21))
			((DI1)(un2_shift_count_10))
			((DI0)(un2_shift_count_11))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_20))
			((F0)(un2_shift_count_11))
			((Q0)(shift_count_21))
			((F1)(un2_shift_count_10))
			((Q1)(shift_count_22))
			((FCO)(un2_shift_count_cry_22))
		)
		(_use (_entity . SLICE_6)
		)
	)
	(_instantiation SLICE_7I 0 12063 (_component SLICE_7 )
		(_port
			((A1)(shift_count_20))
			((A0)(shift_count_19))
			((DI1)(un2_shift_count_12))
			((DI0)(un2_shift_count_13))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_18))
			((F0)(un2_shift_count_13))
			((Q0)(shift_count_19))
			((F1)(un2_shift_count_12))
			((Q1)(shift_count_20))
			((FCO)(un2_shift_count_cry_20))
		)
		(_use (_entity . SLICE_7)
		)
	)
	(_instantiation SLICE_8I 0 12069 (_component SLICE_8 )
		(_port
			((A1)(shift_count_18))
			((A0)(shift_count_17))
			((DI1)(un2_shift_count_14))
			((DI0)(un2_shift_count_15))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_16))
			((F0)(un2_shift_count_15))
			((Q0)(shift_count_17))
			((F1)(un2_shift_count_14))
			((Q1)(shift_count_18))
			((FCO)(un2_shift_count_cry_18))
		)
		(_use (_entity . SLICE_8)
		)
	)
	(_instantiation SLICE_9I 0 12075 (_component SLICE_9 )
		(_port
			((A1)(shift_count_16))
			((A0)(shift_count_15))
			((DI1)(un2_shift_count_16))
			((DI0)(un2_shift_count_17))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_14))
			((F0)(un2_shift_count_17))
			((Q0)(shift_count_15))
			((F1)(un2_shift_count_16))
			((Q1)(shift_count_16))
			((FCO)(un2_shift_count_cry_16))
		)
		(_use (_entity . SLICE_9)
		)
	)
	(_instantiation SLICE_10I 0 12081 (_component SLICE_10 )
		(_port
			((A1)(shift_count_14))
			((A0)(shift_count_13))
			((DI1)(un2_shift_count_18))
			((DI0)(un2_shift_count_19))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_12))
			((F0)(un2_shift_count_19))
			((Q0)(shift_count_13))
			((F1)(un2_shift_count_18))
			((Q1)(shift_count_14))
			((FCO)(un2_shift_count_cry_14))
		)
		(_use (_entity . SLICE_10)
		)
	)
	(_instantiation SLICE_11I 0 12087 (_component SLICE_11 )
		(_port
			((A1)(shift_count_12))
			((A0)(shift_count_11))
			((DI1)(un2_shift_count_20))
			((DI0)(un2_shift_count_21))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_10))
			((F0)(un2_shift_count_21))
			((Q0)(shift_count_11))
			((F1)(un2_shift_count_20))
			((Q1)(shift_count_12))
			((FCO)(un2_shift_count_cry_12))
		)
		(_use (_entity . SLICE_11)
		)
	)
	(_instantiation SLICE_12I 0 12093 (_component SLICE_12 )
		(_port
			((A1)(shift_count_10))
			((A0)(shift_count_9))
			((DI1)(un2_shift_count_22))
			((DI0)(un2_shift_count_23))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_8))
			((F0)(un2_shift_count_23))
			((Q0)(shift_count_9))
			((F1)(un2_shift_count_22))
			((Q1)(shift_count_10))
			((FCO)(un2_shift_count_cry_10))
		)
		(_use (_entity . SLICE_12)
		)
	)
	(_instantiation SLICE_13I 0 12099 (_component SLICE_13 )
		(_port
			((A1)(shift_count_8))
			((A0)(shift_count_7))
			((DI1)(un2_shift_count_24))
			((DI0)(un2_shift_count_25))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_6))
			((F0)(un2_shift_count_25))
			((Q0)(shift_count_7))
			((F1)(un2_shift_count_24))
			((Q1)(shift_count_8))
			((FCO)(un2_shift_count_cry_8))
		)
		(_use (_entity . SLICE_13)
		)
	)
	(_instantiation SLICE_14I 0 12105 (_component SLICE_14 )
		(_port
			((A1)(shift_count_6))
			((A0)(shift_count_5))
			((DI1)(un2_shift_count_26))
			((DI0)(un2_shift_count_27))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_4))
			((F0)(un2_shift_count_27))
			((Q0)(shift_count_5))
			((F1)(un2_shift_count_26))
			((Q1)(shift_count_6))
			((FCO)(un2_shift_count_cry_6))
		)
		(_use (_entity . SLICE_14)
		)
	)
	(_instantiation SLICE_15I 0 12111 (_component SLICE_15 )
		(_port
			((A1)(shift_count_4))
			((A0)(shift_count_3))
			((DI1)(un2_shift_count_28))
			((DI0)(un2_shift_count_29))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_2))
			((F0)(un2_shift_count_29))
			((Q0)(shift_count_3))
			((F1)(un2_shift_count_28))
			((Q1)(shift_count_4))
			((FCO)(un2_shift_count_cry_4))
		)
		(_use (_entity . SLICE_15)
		)
	)
	(_instantiation SLICE_16I 0 12117 (_component SLICE_16 )
		(_port
			((A1)(shift_count_2))
			((A0)(shift_count_1))
			((DI1)(un2_shift_count_30))
			((DI0)(un2_shift_count_31))
			((CLK)(clk_c))
			((FCI)(un2_shift_count_cry_0))
			((F0)(un2_shift_count_31))
			((Q0)(shift_count_1))
			((F1)(un2_shift_count_30))
			((Q1)(shift_count_2))
			((FCO)(un2_shift_count_cry_2))
		)
		(_use (_entity . SLICE_16)
		)
	)
	(_instantiation SLICE_17I 0 12123 (_component SLICE_17 )
		(_port
			((D1)(shift_count_19))
			((C1)(shift_count_18))
			((B1)(shift_count_17))
			((A1)(shift_count_0))
			((A0)(shift_count_0))
			((DI0)(shift_count_i_0))
			((CLK)(clk_c))
			((F0)(shift_count_i_0))
			((Q0)(shift_count_0))
			((F1)(shift_state_next6lto30_i_a2_19))
		)
		(_use (_entity . SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 12128 (_component SLICE_18 )
		(_port
			((A0)(shift_count_31))
			((M0)(shift_state_next_0))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(shift_count_i_31))
			((Q0)(shift_state_0))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 12131 (_component SLICE_19 )
		(_port
			((D1)(shift_state_next6lto30_i_a2_28))
			((C1)(shift_state_next6lto30_i_a2_23))
			((B1)(shift_state_next6lto30_i_a2_18))
			((A1)(shift_state_next6lto30_i_a2_17))
			((D0)(shift_strobe_c))
			((C0)(shift_state_0))
			((B0)(shift_count_31))
			((A0)(N_54))
			((DI0)(shift_state_next_4_0))
			((CLK)(clk_c))
			((F0)(shift_state_next_4_0))
			((Q0)(shift_state_next_0))
			((F1)(N_54))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation s_out_1_1_10_SLICE_20I 0 12139 (_component s_out_1_1_10_SLICE_20 )
		(_port
			((C1)(data_13))
			((B1)(data_5))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_9))
			((A0)(data_1))
			((M1)(shift_count_0))
			((M0)(shift_count_2))
			((FXB)(N_84))
			((FXA)(N_77))
			((OFX0)(N_80))
			((OFX1)(s_out_1_1))
		)
		(_use (_entity . s_out_1_1_10_SLICE_20)
		)
	)
	(_instantiation s_out_1_1_6_SLICE_21I 0 12143 (_component s_out_1_1_6_SLICE_21 )
		(_port
			((C1)(data_14))
			((B1)(data_6))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_10))
			((A0)(data_2))
			((M1)(shift_count_1))
			((M0)(shift_count_2))
			((FXB)(N_76))
			((FXA)(N_73))
			((OFX0)(N_76))
			((OFX1)(N_77))
		)
		(_use (_entity . s_out_1_1_6_SLICE_21)
		)
	)
	(_instantiation s_out_1_1_3_SLICE_22I 0 12147 (_component s_out_1_1_3_SLICE_22 )
		(_port
			((C1)(data_12))
			((B1)(data_4))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_8))
			((A0)(data_0))
			((M0)(shift_count_2))
			((OFX0)(N_73))
		)
		(_use (_entity . s_out_1_1_3_SLICE_22)
		)
	)
	(_instantiation s_out_1_1_13_SLICE_23I 0 12150 (_component s_out_1_1_13_SLICE_23 )
		(_port
			((C1)(data_15))
			((B1)(data_7))
			((A1)(shift_count_3))
			((C0)(shift_count_3))
			((B0)(data_11))
			((A0)(data_3))
			((M1)(shift_count_1))
			((M0)(shift_count_2))
			((FXB)(N_83))
			((FXA)(N_80))
			((OFX0)(N_83))
			((OFX1)(N_84))
		)
		(_use (_entity . s_out_1_1_13_SLICE_23)
		)
	)
	(_instantiation SLICE_24I 0 12154 (_component SLICE_24 )
		(_port
			((D1)(shift_count_29))
			((C1)(shift_count_28))
			((B1)(shift_count_2))
			((A1)(shift_count_1))
			((D0)(shift_state_next6lto30_i_a2_22))
			((C0)(shift_state_next6lto30_i_a2_21))
			((B0)(shift_state_next6lto30_i_a2_20))
			((A0)(shift_state_next6lto30_i_a2_19))
			((F0)(shift_state_next6lto30_i_a2_28))
			((F1)(shift_state_next6lto30_i_a2_22))
		)
		(_use (_entity . SLICE_24)
		)
	)
	(_instantiation SLICE_25I 0 12162 (_component SLICE_25 )
		(_port
			((D1)(shift_count_8))
			((C1)(shift_count_7))
			((B1)(shift_count_6))
			((A1)(shift_count_5))
			((D0)(shift_state_next6lto30_i_a2_16))
			((C0)(shift_count_30))
			((B0)(shift_count_4))
			((A0)(shift_count_3))
			((F0)(shift_state_next6lto30_i_a2_23))
			((F1)(shift_state_next6lto30_i_a2_16))
		)
		(_use (_entity . SLICE_25)
		)
	)
	(_instantiation SLICE_26I 0 12168 (_component SLICE_26 )
		(_port
			((A1)(shift_state_0))
			((B0)(shift_strobe_c))
			((A0)(shift_state_0))
			((F0)(data_0_sqmuxa))
			((F1)(shift_state_i_0))
		)
		(_use (_entity . SLICE_26)
		)
	)
	(_instantiation SLICE_27I 0 12171 (_component SLICE_27 )
		(_port
			((D1)(shift_count_23))
			((C1)(shift_count_22))
			((B1)(shift_count_21))
			((A1)(shift_count_20))
			((D0)(shift_count_27))
			((C0)(shift_count_26))
			((B0)(shift_count_25))
			((A0)(shift_count_24))
			((F0)(shift_state_next6lto30_i_a2_21))
			((F1)(shift_state_next6lto30_i_a2_20))
		)
		(_use (_entity . SLICE_27)
		)
	)
	(_instantiation SLICE_28I 0 12177 (_component SLICE_28 )
		(_port
			((D1)(shift_count_12))
			((C1)(shift_count_11))
			((B1)(shift_count_10))
			((A1)(shift_count_9))
			((D0)(shift_count_16))
			((C0)(shift_count_15))
			((B0)(shift_count_14))
			((A0)(shift_count_13))
			((F0)(shift_state_next6lto30_i_a2_18))
			((F1)(shift_state_next6lto30_i_a2_17))
		)
		(_use (_entity . SLICE_28)
		)
	)
	(_instantiation s_outI 0 12183 (_component s_outB )
		(_port
			((IOLDO)(s_out_c))
			((sout)(s_out))
		)
		(_use (_entity . s_outB)
		)
	)
	(_instantiation s_out_MGIOLI 0 12185 (_component s_out_MGIOL )
		(_port
			((IOLDO)(s_out_c))
			((OPOS)(shift_state_i_0))
			((LSR)(s_out_1_1))
			((CLK)(clk_c))
		)
		(_use (_entity . s_out_MGIOL)
		)
	)
	(_instantiation clkI 0 12188 (_component clkB )
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_entity . clkB)
		)
	)
	(_instantiation s_enI 0 12190 (_component s_enB )
		(_port
			((IOLDO)(s_en_c))
			((sen)(s_en))
		)
		(_use (_entity . s_enB)
		)
	)
	(_instantiation s_en_MGIOLI 0 12192 (_component s_en_MGIOL )
		(_port
			((IOLDO)(s_en_c))
			((OPOS)(shift_state_i_0))
			((CLK)(clk_c))
		)
		(_use (_entity . s_en_MGIOL)
		)
	)
	(_instantiation data_in_15_I 0 12194 (_component data_in_15_B )
		(_port
			((PADDI)(data_in_c_15))
			((datain15)(data_in(15)))
		)
		(_use (_entity . data_in_15_B)
		)
	)
	(_instantiation data_in_15_MGIOLI 0 12196 (_component data_in_15_MGIOL )
		(_port
			((DI)(data_in_c_15))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_15))
		)
		(_use (_entity . data_in_15_MGIOL)
		)
	)
	(_instantiation data_in_14_I 0 12198 (_component data_in_14_B )
		(_port
			((PADDI)(data_in_c_14))
			((datain14)(data_in(14)))
		)
		(_use (_entity . data_in_14_B)
		)
	)
	(_instantiation data_in_14_MGIOLI 0 12200 (_component data_in_14_MGIOL )
		(_port
			((DI)(data_in_c_14))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_14))
		)
		(_use (_entity . data_in_14_MGIOL)
		)
	)
	(_instantiation data_in_13_I 0 12202 (_component data_in_13_B )
		(_port
			((PADDI)(data_in_c_13))
			((datain13)(data_in(13)))
		)
		(_use (_entity . data_in_13_B)
		)
	)
	(_instantiation data_in_13_MGIOLI 0 12204 (_component data_in_13_MGIOL )
		(_port
			((DI)(data_in_c_13))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_13))
		)
		(_use (_entity . data_in_13_MGIOL)
		)
	)
	(_instantiation data_in_12_I 0 12206 (_component data_in_12_B )
		(_port
			((PADDI)(data_in_c_12))
			((datain12)(data_in(12)))
		)
		(_use (_entity . data_in_12_B)
		)
	)
	(_instantiation data_in_12_MGIOLI 0 12208 (_component data_in_12_MGIOL )
		(_port
			((DI)(data_in_c_12))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_12))
		)
		(_use (_entity . data_in_12_MGIOL)
		)
	)
	(_instantiation data_in_11_I 0 12210 (_component data_in_11_B )
		(_port
			((PADDI)(data_in_c_11))
			((datain11)(data_in(11)))
		)
		(_use (_entity . data_in_11_B)
		)
	)
	(_instantiation data_in_11_MGIOLI 0 12212 (_component data_in_11_MGIOL )
		(_port
			((DI)(data_in_c_11))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_11))
		)
		(_use (_entity . data_in_11_MGIOL)
		)
	)
	(_instantiation data_in_10_I 0 12214 (_component data_in_10_B )
		(_port
			((PADDI)(data_in_c_10))
			((datain10)(data_in(10)))
		)
		(_use (_entity . data_in_10_B)
		)
	)
	(_instantiation data_in_10_MGIOLI 0 12216 (_component data_in_10_MGIOL )
		(_port
			((DI)(data_in_c_10))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_10))
		)
		(_use (_entity . data_in_10_MGIOL)
		)
	)
	(_instantiation data_in_9_I 0 12218 (_component data_in_9_B )
		(_port
			((PADDI)(data_in_c_9))
			((datain9)(data_in(9)))
		)
		(_use (_entity . data_in_9_B)
		)
	)
	(_instantiation data_in_9_MGIOLI 0 12220 (_component data_in_9_MGIOL )
		(_port
			((DI)(data_in_c_9))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_9))
		)
		(_use (_entity . data_in_9_MGIOL)
		)
	)
	(_instantiation data_in_8_I 0 12222 (_component data_in_8_B )
		(_port
			((PADDI)(data_in_c_8))
			((datain8)(data_in(8)))
		)
		(_use (_entity . data_in_8_B)
		)
	)
	(_instantiation data_in_8_MGIOLI 0 12224 (_component data_in_8_MGIOL )
		(_port
			((DI)(data_in_c_8))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_8))
		)
		(_use (_entity . data_in_8_MGIOL)
		)
	)
	(_instantiation data_in_7_I 0 12226 (_component data_in_7_B )
		(_port
			((PADDI)(data_in_c_7))
			((datain7)(data_in(7)))
		)
		(_use (_entity . data_in_7_B)
		)
	)
	(_instantiation data_in_7_MGIOLI 0 12228 (_component data_in_7_MGIOL )
		(_port
			((DI)(data_in_c_7))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_7))
		)
		(_use (_entity . data_in_7_MGIOL)
		)
	)
	(_instantiation data_in_6_I 0 12230 (_component data_in_6_B )
		(_port
			((PADDI)(data_in_c_6))
			((datain6)(data_in(6)))
		)
		(_use (_entity . data_in_6_B)
		)
	)
	(_instantiation data_in_6_MGIOLI 0 12232 (_component data_in_6_MGIOL )
		(_port
			((DI)(data_in_c_6))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_6))
		)
		(_use (_entity . data_in_6_MGIOL)
		)
	)
	(_instantiation data_in_5_I 0 12234 (_component data_in_5_B )
		(_port
			((PADDI)(data_in_c_5))
			((datain5)(data_in(5)))
		)
		(_use (_entity . data_in_5_B)
		)
	)
	(_instantiation data_in_5_MGIOLI 0 12236 (_component data_in_5_MGIOL )
		(_port
			((DI)(data_in_c_5))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_5))
		)
		(_use (_entity . data_in_5_MGIOL)
		)
	)
	(_instantiation data_in_4_I 0 12238 (_component data_in_4_B )
		(_port
			((PADDI)(data_in_c_4))
			((datain4)(data_in(4)))
		)
		(_use (_entity . data_in_4_B)
		)
	)
	(_instantiation data_in_4_MGIOLI 0 12240 (_component data_in_4_MGIOL )
		(_port
			((DI)(data_in_c_4))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_4))
		)
		(_use (_entity . data_in_4_MGIOL)
		)
	)
	(_instantiation data_in_3_I 0 12242 (_component data_in_3_B )
		(_port
			((PADDI)(data_in_c_3))
			((datain3)(data_in(3)))
		)
		(_use (_entity . data_in_3_B)
		)
	)
	(_instantiation data_in_3_MGIOLI 0 12244 (_component data_in_3_MGIOL )
		(_port
			((DI)(data_in_c_3))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_3))
		)
		(_use (_entity . data_in_3_MGIOL)
		)
	)
	(_instantiation data_in_2_I 0 12246 (_component data_in_2_B )
		(_port
			((PADDI)(data_in_c_2))
			((datain2)(data_in(2)))
		)
		(_use (_entity . data_in_2_B)
		)
	)
	(_instantiation data_in_2_MGIOLI 0 12248 (_component data_in_2_MGIOL )
		(_port
			((DI)(data_in_c_2))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_2))
		)
		(_use (_entity . data_in_2_MGIOL)
		)
	)
	(_instantiation data_in_1_I 0 12250 (_component data_in_1_B )
		(_port
			((PADDI)(data_in_c_1))
			((datain1)(data_in(1)))
		)
		(_use (_entity . data_in_1_B)
		)
	)
	(_instantiation data_in_1_MGIOLI 0 12252 (_component data_in_1_MGIOL )
		(_port
			((DI)(data_in_c_1))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_1))
		)
		(_use (_entity . data_in_1_MGIOL)
		)
	)
	(_instantiation data_in_0_I 0 12254 (_component data_in_0_B )
		(_port
			((PADDI)(data_in_c_0))
			((datain0)(data_in(0)))
		)
		(_use (_entity . data_in_0_B)
		)
	)
	(_instantiation data_in_0_MGIOLI 0 12256 (_component data_in_0_MGIOL )
		(_port
			((DI)(data_in_c_0))
			((CE)(data_0_sqmuxa))
			((CLK)(clk_c))
			((INP)(data_0))
		)
		(_use (_entity . data_in_0_MGIOL)
		)
	)
	(_instantiation shift_strobeI 0 12258 (_component shift_strobeB )
		(_port
			((PADDI)(shift_strobe_c))
			((shiftstrobe)(shift_strobe))
		)
		(_use (_entity . shift_strobeB)
		)
	)
	(_instantiation shift_strobe_MGIOLI 0 12260 (_component shift_strobe_MGIOL )
		(_port
			((DI)(shift_strobe_c))
			((LSR)(shift_state_0))
			((CLK)(clk_c))
			((INP)(rst_count))
		)
		(_use (_entity . shift_strobe_MGIOL)
		)
	)
	(_instantiation rstI 0 12263 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation GSR_INST 0 12265 (_component GSR_INSTB )
		(_port
			((GSRNET)(rst_count))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 12267 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 12269 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11570 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11570 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11570 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 11571 (_entity (_out ))))
		(_signal (_internal shift_count_0 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 11579 (_architecture (_uni ))))
		(_signal (_internal shift_count_i_31 ~extieee.std_logic_1164.STD_LOGIC 0 11580 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 11581 (_architecture (_uni ))))
		(_signal (_internal clk_c ~extieee.std_logic_1164.STD_LOGIC 0 11582 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 11583 (_architecture (_uni ))))
		(_signal (_internal shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_architecture (_uni ))))
		(_signal (_internal shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 11585 (_architecture (_uni ))))
		(_signal (_internal shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 11586 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 11588 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 11589 (_architecture (_uni ))))
		(_signal (_internal shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 11590 (_architecture (_uni ))))
		(_signal (_internal shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 11592 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 11593 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 11594 (_architecture (_uni ))))
		(_signal (_internal shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 11595 (_architecture (_uni ))))
		(_signal (_internal shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 11596 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 11598 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 11599 (_architecture (_uni ))))
		(_signal (_internal shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_architecture (_uni ))))
		(_signal (_internal shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 11602 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 11603 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 11604 (_architecture (_uni ))))
		(_signal (_internal shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 11605 (_architecture (_uni ))))
		(_signal (_internal shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 11606 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 11607 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 11608 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 11609 (_architecture (_uni ))))
		(_signal (_internal shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 11610 (_architecture (_uni ))))
		(_signal (_internal shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 11611 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 11612 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 11613 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 11614 (_architecture (_uni ))))
		(_signal (_internal shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 11615 (_architecture (_uni ))))
		(_signal (_internal shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 11616 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 11617 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 11618 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 11619 (_architecture (_uni ))))
		(_signal (_internal shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 11620 (_architecture (_uni ))))
		(_signal (_internal shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 11621 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 11622 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 11623 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 11624 (_architecture (_uni ))))
		(_signal (_internal shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 11625 (_architecture (_uni ))))
		(_signal (_internal shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 11626 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 11627 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 11628 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 11629 (_architecture (_uni ))))
		(_signal (_internal shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 11630 (_architecture (_uni ))))
		(_signal (_internal shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 11631 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 11632 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 11633 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 11634 (_architecture (_uni ))))
		(_signal (_internal shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 11635 (_architecture (_uni ))))
		(_signal (_internal shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 11636 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 11637 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 11638 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 11639 (_architecture (_uni ))))
		(_signal (_internal shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 11640 (_architecture (_uni ))))
		(_signal (_internal shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 11641 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 11642 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 11643 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 11644 (_architecture (_uni ))))
		(_signal (_internal shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 11645 (_architecture (_uni ))))
		(_signal (_internal shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 11646 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 11647 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 11648 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 11649 (_architecture (_uni ))))
		(_signal (_internal shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 11650 (_architecture (_uni ))))
		(_signal (_internal shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 11651 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 11652 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 11653 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 11654 (_architecture (_uni ))))
		(_signal (_internal shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 11655 (_architecture (_uni ))))
		(_signal (_internal shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 11656 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 11657 (_architecture (_uni ))))
		(_signal (_internal un2_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 11658 (_architecture (_uni ))))
		(_signal (_internal shift_count_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 11659 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_19 ~extieee.std_logic_1164.STD_LOGIC 0 11660 (_architecture (_uni ))))
		(_signal (_internal shift_state_next_0 ~extieee.std_logic_1164.STD_LOGIC 0 11661 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 11662 (_architecture (_uni ))))
		(_signal (_internal shift_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 11663 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_28 ~extieee.std_logic_1164.STD_LOGIC 0 11664 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_23 ~extieee.std_logic_1164.STD_LOGIC 0 11665 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_18 ~extieee.std_logic_1164.STD_LOGIC 0 11666 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_17 ~extieee.std_logic_1164.STD_LOGIC 0 11667 (_architecture (_uni ))))
		(_signal (_internal shift_strobe_c ~extieee.std_logic_1164.STD_LOGIC 0 11668 (_architecture (_uni ))))
		(_signal (_internal N_54 ~extieee.std_logic_1164.STD_LOGIC 0 11669 (_architecture (_uni ))))
		(_signal (_internal shift_state_next_4_0 ~extieee.std_logic_1164.STD_LOGIC 0 11670 (_architecture (_uni ))))
		(_signal (_internal data_13 ~extieee.std_logic_1164.STD_LOGIC 0 11671 (_architecture (_uni ))))
		(_signal (_internal data_5 ~extieee.std_logic_1164.STD_LOGIC 0 11672 (_architecture (_uni ))))
		(_signal (_internal data_9 ~extieee.std_logic_1164.STD_LOGIC 0 11673 (_architecture (_uni ))))
		(_signal (_internal data_1 ~extieee.std_logic_1164.STD_LOGIC 0 11674 (_architecture (_uni ))))
		(_signal (_internal N_84 ~extieee.std_logic_1164.STD_LOGIC 0 11675 (_architecture (_uni ))))
		(_signal (_internal N_77 ~extieee.std_logic_1164.STD_LOGIC 0 11676 (_architecture (_uni ))))
		(_signal (_internal N_80 ~extieee.std_logic_1164.STD_LOGIC 0 11677 (_architecture (_uni ))))
		(_signal (_internal s_out_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 11678 (_architecture (_uni ))))
		(_signal (_internal data_14 ~extieee.std_logic_1164.STD_LOGIC 0 11679 (_architecture (_uni ))))
		(_signal (_internal data_6 ~extieee.std_logic_1164.STD_LOGIC 0 11680 (_architecture (_uni ))))
		(_signal (_internal data_10 ~extieee.std_logic_1164.STD_LOGIC 0 11681 (_architecture (_uni ))))
		(_signal (_internal data_2 ~extieee.std_logic_1164.STD_LOGIC 0 11682 (_architecture (_uni ))))
		(_signal (_internal N_76 ~extieee.std_logic_1164.STD_LOGIC 0 11683 (_architecture (_uni ))))
		(_signal (_internal N_73 ~extieee.std_logic_1164.STD_LOGIC 0 11684 (_architecture (_uni ))))
		(_signal (_internal data_12 ~extieee.std_logic_1164.STD_LOGIC 0 11685 (_architecture (_uni ))))
		(_signal (_internal data_4 ~extieee.std_logic_1164.STD_LOGIC 0 11686 (_architecture (_uni ))))
		(_signal (_internal data_8 ~extieee.std_logic_1164.STD_LOGIC 0 11687 (_architecture (_uni ))))
		(_signal (_internal data_0 ~extieee.std_logic_1164.STD_LOGIC 0 11688 (_architecture (_uni ))))
		(_signal (_internal data_15 ~extieee.std_logic_1164.STD_LOGIC 0 11689 (_architecture (_uni ))))
		(_signal (_internal data_7 ~extieee.std_logic_1164.STD_LOGIC 0 11690 (_architecture (_uni ))))
		(_signal (_internal data_11 ~extieee.std_logic_1164.STD_LOGIC 0 11691 (_architecture (_uni ))))
		(_signal (_internal data_3 ~extieee.std_logic_1164.STD_LOGIC 0 11692 (_architecture (_uni ))))
		(_signal (_internal N_83 ~extieee.std_logic_1164.STD_LOGIC 0 11693 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_22 ~extieee.std_logic_1164.STD_LOGIC 0 11694 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_21 ~extieee.std_logic_1164.STD_LOGIC 0 11695 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_20 ~extieee.std_logic_1164.STD_LOGIC 0 11696 (_architecture (_uni ))))
		(_signal (_internal shift_state_next6lto30_i_a2_16 ~extieee.std_logic_1164.STD_LOGIC 0 11697 (_architecture (_uni ))))
		(_signal (_internal data_0_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 11698 (_architecture (_uni ))))
		(_signal (_internal shift_state_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 11699 (_architecture (_uni ))))
		(_signal (_internal s_out_c ~extieee.std_logic_1164.STD_LOGIC 0 11700 (_architecture (_uni ))))
		(_signal (_internal s_en_c ~extieee.std_logic_1164.STD_LOGIC 0 11701 (_architecture (_uni ))))
		(_signal (_internal data_in_c_15 ~extieee.std_logic_1164.STD_LOGIC 0 11702 (_architecture (_uni ))))
		(_signal (_internal data_in_c_14 ~extieee.std_logic_1164.STD_LOGIC 0 11703 (_architecture (_uni ))))
		(_signal (_internal data_in_c_13 ~extieee.std_logic_1164.STD_LOGIC 0 11704 (_architecture (_uni ))))
		(_signal (_internal data_in_c_12 ~extieee.std_logic_1164.STD_LOGIC 0 11705 (_architecture (_uni ))))
		(_signal (_internal data_in_c_11 ~extieee.std_logic_1164.STD_LOGIC 0 11706 (_architecture (_uni ))))
		(_signal (_internal data_in_c_10 ~extieee.std_logic_1164.STD_LOGIC 0 11707 (_architecture (_uni ))))
		(_signal (_internal data_in_c_9 ~extieee.std_logic_1164.STD_LOGIC 0 11708 (_architecture (_uni ))))
		(_signal (_internal data_in_c_8 ~extieee.std_logic_1164.STD_LOGIC 0 11709 (_architecture (_uni ))))
		(_signal (_internal data_in_c_7 ~extieee.std_logic_1164.STD_LOGIC 0 11710 (_architecture (_uni ))))
		(_signal (_internal data_in_c_6 ~extieee.std_logic_1164.STD_LOGIC 0 11711 (_architecture (_uni ))))
		(_signal (_internal data_in_c_5 ~extieee.std_logic_1164.STD_LOGIC 0 11712 (_architecture (_uni ))))
		(_signal (_internal data_in_c_4 ~extieee.std_logic_1164.STD_LOGIC 0 11713 (_architecture (_uni ))))
		(_signal (_internal data_in_c_3 ~extieee.std_logic_1164.STD_LOGIC 0 11714 (_architecture (_uni ))))
		(_signal (_internal data_in_c_2 ~extieee.std_logic_1164.STD_LOGIC 0 11715 (_architecture (_uni ))))
		(_signal (_internal data_in_c_1 ~extieee.std_logic_1164.STD_LOGIC 0 11716 (_architecture (_uni ))))
		(_signal (_internal data_in_c_0 ~extieee.std_logic_1164.STD_LOGIC 0 11717 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 11718 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11719 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000032 55 386 0 structure_con
(_configuration VHDL (structure_con 0 12276 (shift_reg_16_bit))
	(_version va7)
	(_time 1384066996405 2013.11.09 23:03:16)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code babce8efefececadbfb9a9e1efbdbfbdb8bcbfbfec)
	(_architecture Structure
	)
)
V 000056 55 3013          1384066996615 TB_ARCHITECTURE
(_unit VHDL (shift_reg_16_bit_tb 0 10 (tb_architecture 0 13 ))
	(_version va7)
	(_time 1384066996616 2013.11.09 23:03:16)
	(_source (\./../src/TestBench/shift_reg_16_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components))(vital2000(VITAL_Timing)))
	(_code 9492c59b98c3c982969b80cd9393969291929391c2)
	(_entity
		(_time 1384066996611)
		(_use (std(standard))(ieee(std_logic_1164))(machxo2(components))(vital2000(VITAL_Timing)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(data_in))
			((s_out)(s_out))
			((s_en)(s_en))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 53 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463491 33751811 33751555 50463491 )
		(50528771 33751811 33751811 50529027 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000049 55 464 0 testbench_for_shift_reg_16_bit
(_configuration VHDL (testbench_for_shift_reg_16_bit 0 75 (shift_reg_16_bit_tb))
	(_version va7)
	(_time 1384066996622 2013.11.09 23:03:16)
	(_source (\./../src/TestBench/shift_reg_16_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components))(vital2000(VITAL_Timing)))
	(_code 9492c29b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . shift_reg_16_bit structure
			)
		)
	)
)
