<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17

]]></Node>
<StgValue><ssdm name="conv17_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %zext_ln30_1_cast = zext i32 %zext_ln30_1_read

]]></Node>
<StgValue><ssdm name="zext_ln30_1_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv17_cast = zext i32 %conv17_read

]]></Node>
<StgValue><ssdm name="conv17_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:1 %icmp_ln23 = icmp_ult  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25:2 %br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4">
<![CDATA[
for.inc25.split:0 %trunc_ln23 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:4 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:5 %zext_ln22 = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:6 %empty = sub i4 9, i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc25.split:7 %zext_ln30_3 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:8 %arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="arg1_r_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.split:9 %arg1_r_load_1 = load i4 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:12 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:13 %arr_1_load = load i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:16 %add_ln29 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:17 %lshr_ln22_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln29, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln22_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:18 %zext_ln30_4 = zext i3 %lshr_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:19 %add_ln30_1 = add i4 %empty, i4 15

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
for.inc25.split:20 %zext_ln30_5 = zext i4 %add_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:21 %arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="arg1_r_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.split:22 %arg1_r_load = load i4 %arg1_r_addr_2

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:23 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:24 %arr_load = load i3 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:32 %add_ln23 = add i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25.split:33 %store_ln23 = store i4 %add_ln23, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
VITIS_LOOP_34_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.split:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.split:9 %arg1_r_load_1 = load i4 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:10 %zext_ln30 = zext i32 %arg1_r_load_1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:11 %mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:13 %arr_1_load = load i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:14 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:15 %add_ln30 = add i64 %tmp, i64 %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.split:22 %arg1_r_load = load i4 %arg1_r_addr_2

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:24 %arr_load = load i3 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:25 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="63" op_0_bw="32">
<![CDATA[
for.inc25.split:26 %zext_ln30_2 = zext i32 %arg1_r_load

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc25.split:27 %mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc25.split:28 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:29 %add_ln30_2 = add i64 %tmp_1, i64 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc25.split:30 %store_ln30 = store i64 %add_ln30, i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc25.split:31 %store_ln30 = store i64 %add_ln30_2, i3 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.split:34 %br_ln23 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="arg1_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="conv17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv17"/></StgValue>
</port>
<port id="68" name="zext_ln30_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln30_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="i_1" fromId="69" toId="5">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln30_1_read" fromId="71" toId="6">
</dataflow>
<dataflow id="73" from="zext_ln30_1" to="zext_ln30_1_read" fromId="68" toId="6">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i32" to="conv17_read" fromId="71" toId="7">
</dataflow>
<dataflow id="75" from="conv17" to="conv17_read" fromId="67" toId="7">
</dataflow>
<dataflow id="76" from="zext_ln30_1_read" to="zext_ln30_1_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="77" from="conv17_read" to="conv17_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="i_1" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="81" from="i_1" to="i" fromId="5" toId="12">
</dataflow>
<dataflow id="82" from="i" to="icmp_ln23" fromId="12" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln23" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="icmp_ln23" to="br_ln23" fromId="13" toId="14">
</dataflow>
<dataflow id="86" from="i" to="trunc_ln23" fromId="12" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="i" to="lshr_ln" fromId="12" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_69" to="lshr_ln" fromId="69" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="lshr_ln" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="lshr_ln" to="zext_ln22" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_83" to="empty" fromId="83" toId="18">
</dataflow>
<dataflow id="95" from="i" to="empty" fromId="12" toId="18">
</dataflow>
<dataflow id="96" from="empty" to="zext_ln30_3" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="arg1_r" to="arg1_r_addr" fromId="66" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_98" to="arg1_r_addr" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="zext_ln30_3" to="arg1_r_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="101" from="arg1_r_addr" to="arg1_r_load_1" fromId="20" toId="21">
</dataflow>
<dataflow id="102" from="arr_1" to="arr_1_addr" fromId="64" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_98" to="arr_1_addr" fromId="98" toId="22">
</dataflow>
<dataflow id="104" from="zext_ln22" to="arr_1_addr" fromId="17" toId="22">
</dataflow>
<dataflow id="105" from="arr_1_addr" to="arr_1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="106" from="i" to="add_ln29" fromId="12" toId="24">
</dataflow>
<dataflow id="107" from="StgValue_78" to="add_ln29" fromId="78" toId="24">
</dataflow>
<dataflow id="109" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln22_1" fromId="108" toId="25">
</dataflow>
<dataflow id="110" from="add_ln29" to="lshr_ln22_1" fromId="24" toId="25">
</dataflow>
<dataflow id="111" from="StgValue_69" to="lshr_ln22_1" fromId="69" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_112" to="lshr_ln22_1" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="lshr_ln22_1" to="zext_ln30_4" fromId="25" toId="26">
</dataflow>
<dataflow id="115" from="empty" to="add_ln30_1" fromId="18" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln30_1" fromId="116" toId="27">
</dataflow>
<dataflow id="118" from="add_ln30_1" to="zext_ln30_5" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="arg1_r" to="arg1_r_addr_2" fromId="66" toId="29">
</dataflow>
<dataflow id="120" from="StgValue_98" to="arg1_r_addr_2" fromId="98" toId="29">
</dataflow>
<dataflow id="121" from="zext_ln30_5" to="arg1_r_addr_2" fromId="28" toId="29">
</dataflow>
<dataflow id="122" from="arg1_r_addr_2" to="arg1_r_load" fromId="29" toId="30">
</dataflow>
<dataflow id="123" from="arr" to="arr_addr" fromId="65" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_98" to="arr_addr" fromId="98" toId="31">
</dataflow>
<dataflow id="125" from="zext_ln30_4" to="arr_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="126" from="arr_addr" to="arr_load" fromId="31" toId="32">
</dataflow>
<dataflow id="127" from="i" to="add_ln23" fromId="12" toId="33">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln23" fromId="128" toId="33">
</dataflow>
<dataflow id="130" from="add_ln23" to="store_ln23" fromId="33" toId="34">
</dataflow>
<dataflow id="131" from="i_1" to="store_ln23" fromId="5" toId="34">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="132" toId="35">
</dataflow>
<dataflow id="134" from="StgValue_69" to="specpipeline_ln25" fromId="69" toId="35">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specpipeline_ln25" fromId="135" toId="35">
</dataflow>
<dataflow id="137" from="StgValue_135" to="specpipeline_ln25" fromId="135" toId="35">
</dataflow>
<dataflow id="138" from="StgValue_135" to="specpipeline_ln25" fromId="135" toId="35">
</dataflow>
<dataflow id="140" from="empty_3" to="specpipeline_ln25" fromId="139" toId="35">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="141" toId="36">
</dataflow>
<dataflow id="144" from="StgValue_143" to="speclooptripcount_ln22" fromId="143" toId="36">
</dataflow>
<dataflow id="145" from="StgValue_143" to="speclooptripcount_ln22" fromId="143" toId="36">
</dataflow>
<dataflow id="146" from="StgValue_143" to="speclooptripcount_ln22" fromId="143" toId="36">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="147" toId="37">
</dataflow>
<dataflow id="150" from="empty_8" to="specloopname_ln23" fromId="149" toId="37">
</dataflow>
<dataflow id="151" from="arg1_r_addr" to="arg1_r_load_1" fromId="20" toId="38">
</dataflow>
<dataflow id="152" from="arg1_r_load_1" to="zext_ln30" fromId="38" toId="39">
</dataflow>
<dataflow id="153" from="zext_ln30" to="mul_ln30" fromId="39" toId="40">
</dataflow>
<dataflow id="154" from="conv17_cast" to="mul_ln30" fromId="9" toId="40">
</dataflow>
<dataflow id="155" from="arr_1_addr" to="arr_1_load" fromId="22" toId="41">
</dataflow>
<dataflow id="157" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp" fromId="156" toId="42">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp" fromId="158" toId="42">
</dataflow>
<dataflow id="160" from="arr_1_load" to="tmp" fromId="41" toId="42">
</dataflow>
<dataflow id="161" from="trunc_ln23" to="tmp" fromId="15" toId="42">
</dataflow>
<dataflow id="162" from="tmp" to="add_ln30" fromId="42" toId="43">
</dataflow>
<dataflow id="163" from="mul_ln30" to="add_ln30" fromId="40" toId="43">
</dataflow>
<dataflow id="164" from="arg1_r_addr_2" to="arg1_r_load" fromId="29" toId="44">
</dataflow>
<dataflow id="165" from="arr_addr" to="arr_load" fromId="31" toId="45">
</dataflow>
<dataflow id="166" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_1" fromId="156" toId="46">
</dataflow>
<dataflow id="167" from="StgValue_158" to="tmp_1" fromId="158" toId="46">
</dataflow>
<dataflow id="168" from="arr_load" to="tmp_1" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="trunc_ln23" to="tmp_1" fromId="15" toId="46">
</dataflow>
<dataflow id="170" from="arg1_r_load" to="zext_ln30_2" fromId="44" toId="47">
</dataflow>
<dataflow id="171" from="zext_ln30_1_cast" to="mul_ln30_1" fromId="8" toId="48">
</dataflow>
<dataflow id="172" from="zext_ln30_2" to="mul_ln30_1" fromId="47" toId="48">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln" fromId="173" toId="49">
</dataflow>
<dataflow id="175" from="mul_ln30_1" to="shl_ln" fromId="48" toId="49">
</dataflow>
<dataflow id="177" from="StgValue_176" to="shl_ln" fromId="176" toId="49">
</dataflow>
<dataflow id="178" from="tmp_1" to="add_ln30_2" fromId="46" toId="50">
</dataflow>
<dataflow id="179" from="shl_ln" to="add_ln30_2" fromId="49" toId="50">
</dataflow>
<dataflow id="180" from="add_ln30" to="store_ln30" fromId="43" toId="51">
</dataflow>
<dataflow id="181" from="arr_1_addr" to="store_ln30" fromId="22" toId="51">
</dataflow>
<dataflow id="182" from="add_ln30_2" to="store_ln30" fromId="50" toId="52">
</dataflow>
<dataflow id="183" from="arr_addr" to="store_ln30" fromId="31" toId="52">
</dataflow>
<dataflow id="184" from="icmp_ln23" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
