-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_cost_function_only\hdlsrc\cost_function_only\test_cost_function_only_dut.vhd
-- Created: 2022-10-12 14:29:56
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test_cost_function_only_dut
-- Source Path: test_cost_function_only/test_cost_function_only_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY test_cost_function_only_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        valid_in                          :   IN    std_logic;  -- ufix1
        Prediction_0                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_1                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_2                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_3                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_4                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_5                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_6                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_7                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_8                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_9                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_10                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_11                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_12                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_13                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_14                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_15                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_16                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_17                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_18                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_19                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_20                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_21                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_22                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_23                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_24                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_25                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_26                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_27                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_28                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_29                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_30                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_31                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_32                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_33                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_34                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_35                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_36                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_37                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_38                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_39                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_40                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_41                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_42                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_43                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_44                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_45                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_46                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_47                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_48                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_49                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_50                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_51                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_52                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_53                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_54                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_55                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_56                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_57                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_58                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_59                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_60                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_61                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_62                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_63                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        id_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ce_out                            :   OUT   std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        J_0                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_1                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_2                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_3                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_4                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_5                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_6                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_7                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_8                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_9                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_10                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_11                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_12                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_13                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_14                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_15                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
        );
END test_cost_function_only_dut;


ARCHITECTURE rtl OF test_cost_function_only_dut IS

  -- Component Declarations
  COMPONENT test_cost_function_only_src_HDL_DUT
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          valid_in                        :   IN    std_logic;  -- ufix1
          Prediction_0                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_1                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_2                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_3                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_4                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_5                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_6                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_7                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_8                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_9                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_10                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_11                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_12                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_13                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_14                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_15                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_16                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_17                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_18                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_19                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_20                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_21                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_22                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_23                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_24                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_25                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_26                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_27                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_28                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_29                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_30                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_31                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_32                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_33                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_34                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_35                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_36                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_37                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_38                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_39                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_40                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_41                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_42                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_43                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_44                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_45                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_46                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_47                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_48                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_49                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_50                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_51                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_52                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_53                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_54                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_55                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_56                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_57                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_58                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_59                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_60                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_61                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_62                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_63                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          id_ref_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          J_0                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_1                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_2                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_3                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_4                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_5                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_6                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_7                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_8                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_9                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_10                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_11                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_12                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_13                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_14                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_15                            :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test_cost_function_only_src_HDL_DUT
    USE ENTITY work.test_cost_function_only_src_HDL_DUT(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL valid_in_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL J_0_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_1_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_2_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_3_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_4_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_5_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_6_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_7_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_8_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_9_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_10_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_11_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_12_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_13_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_14_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_15_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20

BEGIN
  u_test_cost_function_only_src_HDL_DUT : test_cost_function_only_src_HDL_DUT
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              valid_in => valid_in_sig,  -- ufix1
              Prediction_0 => Prediction_0,  -- sfix18_En11
              Prediction_1 => Prediction_1,  -- sfix18_En11
              Prediction_2 => Prediction_2,  -- sfix18_En11
              Prediction_3 => Prediction_3,  -- sfix18_En11
              Prediction_4 => Prediction_4,  -- sfix18_En11
              Prediction_5 => Prediction_5,  -- sfix18_En11
              Prediction_6 => Prediction_6,  -- sfix18_En11
              Prediction_7 => Prediction_7,  -- sfix18_En11
              Prediction_8 => Prediction_8,  -- sfix18_En11
              Prediction_9 => Prediction_9,  -- sfix18_En11
              Prediction_10 => Prediction_10,  -- sfix18_En11
              Prediction_11 => Prediction_11,  -- sfix18_En11
              Prediction_12 => Prediction_12,  -- sfix18_En11
              Prediction_13 => Prediction_13,  -- sfix18_En11
              Prediction_14 => Prediction_14,  -- sfix18_En11
              Prediction_15 => Prediction_15,  -- sfix18_En11
              Prediction_16 => Prediction_16,  -- sfix18_En11
              Prediction_17 => Prediction_17,  -- sfix18_En11
              Prediction_18 => Prediction_18,  -- sfix18_En11
              Prediction_19 => Prediction_19,  -- sfix18_En11
              Prediction_20 => Prediction_20,  -- sfix18_En11
              Prediction_21 => Prediction_21,  -- sfix18_En11
              Prediction_22 => Prediction_22,  -- sfix18_En11
              Prediction_23 => Prediction_23,  -- sfix18_En11
              Prediction_24 => Prediction_24,  -- sfix18_En11
              Prediction_25 => Prediction_25,  -- sfix18_En11
              Prediction_26 => Prediction_26,  -- sfix18_En11
              Prediction_27 => Prediction_27,  -- sfix18_En11
              Prediction_28 => Prediction_28,  -- sfix18_En11
              Prediction_29 => Prediction_29,  -- sfix18_En11
              Prediction_30 => Prediction_30,  -- sfix18_En11
              Prediction_31 => Prediction_31,  -- sfix18_En11
              Prediction_32 => Prediction_32,  -- sfix18_En11
              Prediction_33 => Prediction_33,  -- sfix18_En11
              Prediction_34 => Prediction_34,  -- sfix18_En11
              Prediction_35 => Prediction_35,  -- sfix18_En11
              Prediction_36 => Prediction_36,  -- sfix18_En11
              Prediction_37 => Prediction_37,  -- sfix18_En11
              Prediction_38 => Prediction_38,  -- sfix18_En11
              Prediction_39 => Prediction_39,  -- sfix18_En11
              Prediction_40 => Prediction_40,  -- sfix18_En11
              Prediction_41 => Prediction_41,  -- sfix18_En11
              Prediction_42 => Prediction_42,  -- sfix18_En11
              Prediction_43 => Prediction_43,  -- sfix18_En11
              Prediction_44 => Prediction_44,  -- sfix18_En11
              Prediction_45 => Prediction_45,  -- sfix18_En11
              Prediction_46 => Prediction_46,  -- sfix18_En11
              Prediction_47 => Prediction_47,  -- sfix18_En11
              Prediction_48 => Prediction_48,  -- sfix18_En11
              Prediction_49 => Prediction_49,  -- sfix18_En11
              Prediction_50 => Prediction_50,  -- sfix18_En11
              Prediction_51 => Prediction_51,  -- sfix18_En11
              Prediction_52 => Prediction_52,  -- sfix18_En11
              Prediction_53 => Prediction_53,  -- sfix18_En11
              Prediction_54 => Prediction_54,  -- sfix18_En11
              Prediction_55 => Prediction_55,  -- sfix18_En11
              Prediction_56 => Prediction_56,  -- sfix18_En11
              Prediction_57 => Prediction_57,  -- sfix18_En11
              Prediction_58 => Prediction_58,  -- sfix18_En11
              Prediction_59 => Prediction_59,  -- sfix18_En11
              Prediction_60 => Prediction_60,  -- sfix18_En11
              Prediction_61 => Prediction_61,  -- sfix18_En11
              Prediction_62 => Prediction_62,  -- sfix18_En11
              Prediction_63 => Prediction_63,  -- sfix18_En11
              id_ref_AXI => id_ref_AXI,  -- sfix18_En11
              iq_ref_AXI => iq_ref_AXI,  -- sfix18_En11
              ix_ref_AXI => ix_ref_AXI,  -- sfix18_En11
              iy_ref_AXI => iy_ref_AXI,  -- sfix18_En11
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              J_0 => J_0_sig,  -- sfix20_En11
              J_1 => J_1_sig,  -- sfix20_En11
              J_2 => J_2_sig,  -- sfix20_En11
              J_3 => J_3_sig,  -- sfix20_En11
              J_4 => J_4_sig,  -- sfix20_En11
              J_5 => J_5_sig,  -- sfix20_En11
              J_6 => J_6_sig,  -- sfix20_En11
              J_7 => J_7_sig,  -- sfix20_En11
              J_8 => J_8_sig,  -- sfix20_En11
              J_9 => J_9_sig,  -- sfix20_En11
              J_10 => J_10_sig,  -- sfix20_En11
              J_11 => J_11_sig,  -- sfix20_En11
              J_12 => J_12_sig,  -- sfix20_En11
              J_13 => J_13_sig,  -- sfix20_En11
              J_14 => J_14_sig,  -- sfix20_En11
              J_15 => J_15_sig  -- sfix20_En11
              );

  valid_in_sig <= valid_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  J_0 <= J_0_sig;

  J_1 <= J_1_sig;

  J_2 <= J_2_sig;

  J_3 <= J_3_sig;

  J_4 <= J_4_sig;

  J_5 <= J_5_sig;

  J_6 <= J_6_sig;

  J_7 <= J_7_sig;

  J_8 <= J_8_sig;

  J_9 <= J_9_sig;

  J_10 <= J_10_sig;

  J_11 <= J_11_sig;

  J_12 <= J_12_sig;

  J_13 <= J_13_sig;

  J_14 <= J_14_sig;

  J_15 <= J_15_sig;

END rtl;

