---
title: "Nano MOS element simulation Contents and SW Manual nano MOS element simulation Contents and SW Manual/나노 MOS 소자 시뮬레이션 Contents 및 SW Manual"
date: "2019-07-18T22:40:32.169Z"
template: "post"
draft: false
slug: "/posts/9153"
category: "Nano Physics"
tags: 
 - "MOSFETs Theory"
 - "Scaling Trends & Limitations"
 - "Analysis of Relation between Simulator Variables"
description: "EDISON 사이언스 앱 나노 MOS 소자 시뮬레이션 Contents 및 SW Manual"
---

##Table of Contents
####MOSFETs Theory
- Energy Band Diagram
- Semiconductor Electrostatics
- Capacitance-Voltage Characteristics

####Scaling Trends & Limitations
- Rules of Constant Field Scaling & Limitation of Gate Oxide Thickness
- Leakage Current Mechanisms in Deep-Submicrometer CMOS
- Tunneling Mechanisms in Gate Oxide Layer

####Analysis of Relation between Simulator Variables
- Relation of Dielectric Thickness/Constant & Gate Leakage
- Relation of Effective Mass & $\mathrm{V}_{\mathrm{G}}-\mathrm{I}_{\mathrm{G}}$ Slope
- Current Density Spectrum Analysis based on Potential Profile


##MOSFETs Theory
###Energy Band Diagram
In MOSFETs, Fermi-level should be aligned. Under gate bias, energy band banding occurs in both oxide and semiconductor. Voltage drop in semiconductor is surface potential, $\phi_{\mathrm{S}}$, and the region unaffected by $\mathrm{V}_{\mathrm{G}}$ is called "flat band"

![Aspect ratio](/media/POST/9153/0.jpg)

###Semiconductor Electrostatics
As applied voltage, MOSFETs operation changes from accumulation to inversion.

![Aspect ratio](/media/POST/9153/1.jpg)


###Capitance-Voltage Characteristics
- continuity condition
$$
\begin{aligned} \rightarrow \mathrm{V}_{\mathrm{G}} &=\Delta \phi_{\mathrm{semi}}+\Delta \phi_{\mathrm{ox}} \\ &=\phi_{\mathrm{S}}+\frac{\mathrm{K}_{\mathrm{S}}}{\mathrm{K}_{\mathrm{o}}} \mathrm{x}_{\mathrm{o}} \mathcal{E}_{\mathrm{S}} \end{aligned}
$$

- 
$$
\begin{aligned} \mathrm{C}(\mathrm{depl}) &=\frac{\mathrm{C}_{\mathrm{o}} \mathrm{C}_{\mathrm{s}}}{\mathrm{C}_{\mathrm{o}}+\mathrm{C}_{\mathrm{s}}} \\ &=\frac{\mathrm{C}_{\mathrm{o}}}{1+\frac{\mathrm{K}_{\mathrm{o} \mathrm{W}}}{\mathrm{K}_{\mathrm{S}} \mathrm{X}_{0}}} \end{aligned}
$$

$$
\begin{array}{l}{\phi_{\mathrm{S}} : \text { surface potential }} \\ {\mathrm{K}_{\mathrm{s}} : \text { dielectric constant of semiconductor }} \\ {\mathrm{K}_{o} : \text { dielectric constant of oxide }} \\ {\mathrm{C}_{\mathrm{s}} : \text { semiconductor capacitance }} \\ {\mathrm{C}_{\mathrm{o}} : \text { oxide capacitance }}\end{array}
$$

![Aspect ratio](/media/POST/9153/2.jpg)


###Low/High Frequency Capacitance in n-type and p-type
- At low frequency

$\rightarrow$ Electron generation rate can follow ac gate voltage

$\rightarrow$ Recover original capacitance after inversion


- At high frequency

$\rightarrow$ Electron generation rate cannot follow ac gate voltage

$\rightarrow$ Reduced capacitance after inversion

![Aspect ratio](/media/POST/9153/3.jpg)

##Scaling Trend & Limitation
###Constant Field Scaling & Limitation of Gate Oxide Thickness
Reduction of L $\rightarrow$ Reduction of $\mathbf{R}_{\mathrm{eff}} \& \mathbf{C}_{\mathrm{eff}}$

Reduction of $t_{0 X}$ $\rightarrow$ Reduction of $V_{\mathrm{th}} \& \mathrm{C}_{\mathrm{eff}}$

Higher chip density, higher speed and low power can be achieved. However, $t_{0 X}$ scaling is confronted by physical limitation. (Usually, tunneling phenomena are observed about below 10nm thickness)

![Aspect ratio](/media/POST/9153/4.jpg)


- Rules of Constant Field Scaling (After Dennard, 1986)

![Aspect ratio](/media/POST/9153/5.jpg)

###Leakage Current Mechanisms in Deep-Semiconductor CMOS
There are many type of leakage current in CMOS circuits.

$\mathrm{I}_{2}, \mathrm{I}_{5}, \mathrm{I}_{6}$ : off-state leakage mechanisms

$\mathrm{I}_{1}, \mathrm{I}_{3}$ : both on and off leakage mechanisms

$\mathrm{I}_{4}$ : totally bias states

![Aspect ratio](/media/POST/9153/6.jpg)

#####Leakage Mechanisms
$$
\begin{array}{l}{1_{1} : \text { Reverse bias pn function leakage }} \\ {\mathrm{I}_{2} : \text { Subthreshold leakage }} \\ {\mathrm{I}_{3} : \text { Oxide tunneling current }} \\ {\mathrm{L}_{4} : \text { Hot carrier injection }} \\ {\mathrm{I}_{5} : \text { Gate induced leakage current }} \\ {\mathrm{I}_{6} : \text { Channel punchthrough current }}\end{array}
$$

####Tunneling Mechanisms in Gate Oxide Layer
- Direct : electron tunneling directly through the forbidden energy barrier
- FN (Fowler-Nordheim) : electron tunneling through the triangular energy barrier
- QBS (Quasi-bound states) : energy states can be quantized at highly inversion and electrons on quantized energy states can tunnel through the barrier, which is called “Qausi-Bound States” (QBS) tunneling.

![Aspect ratio](/media/POST/9153/7.jpg)


##Analysis of Relation
###Analysis of Relation between Simulator Variables
####Relation of Dielectric Thickness/ Constant & Gate Leakage
Higher dielectric constants require thicker oxide under the same EOT. The thicker oxide (high-k) acts as a better tunneling barrier than $\mathrm{SiO}_{2}$. Stacking low-k/high-k material is very effective way to improve performance of flash memory, which is called "VARIOT". In VARIOT structure, the slope of $\mathrm{I}_{\mathrm{G}}-\mathrm{V}_{\mathrm{G}}$ (sensitivity) increases as the high-k dielectric constant increases.

![Aspect ratio](/media/POST/9153/8.jpg)


##Analysis of Relation between Simulator Variables
####Relation of Effective Mass & $\mathrm{V}_{\mathrm{G}}-\mathrm{I}_{\mathrm{G}}$ Slope
Silicon Dioxide $\left(\mathrm{Si} \mathrm{O}_{2}\right)$ has a character of amorphous structure. Disorder in amorphous make it difficult to decide effective mess in the material.

The effective masses of $\mathrm{Si} \mathrm{O}_{2}$ are known in the range of 0.40 $\mathrm{m}_{0} \sim 0.45 \mathrm{m}_{0}$. These vlaues are able to be different according to an experiment.

$\mathrm{m}_{\mathrm{eff}}$ can change current levels. $\mathrm{m}_{\mathrm{eff}}$ doesn't change the slope of $\mathrm{I}_{\mathrm{G}}-\mathrm{V}_{\mathrm{G}}$. 

![Aspect ratio](/media/POST/9153/9.jpg)


###Current Density Spectrum Analysis based on Potential Profile
Gate leakage current is determined by tunneling probability. In very thin oxide devices, most of the tunneling occur at triangular shape (green dash circle) of potential. In quantum mechanics, the triangular potential is called “Quasi-Bound States”.

![Aspect ratio](/media/POST/9153/10.jpg)

##SW Manual
###Brief Introduction
####Features
- Quantum-mechanical ballistic currents
- Leakage current due to direct electron tunneling
- NEGF-Poisson self-consistent iteration
- Quasi-bound state currents : optical potential method 
- Device structure :
2-layered gate stack (HfO /SiO etc.)
Effective mass, dielectric constant, barrier height

####Limitations
- No-scattering
- Conduction-bandonly
- No hole tunneling currents

![Aspect ratio](/media/POST/9153/11.jpg)

##Input Parameters
![Aspect ratio](/media/POST/9153/12.jpg)

1. Gate Voltage Range and Step Setting:

Yes: Manual Setting (#2, 3, 4 parameters are adjustable. )

No: Default Setting ( -0.1V minimum(start), 0.1V Increment, 17 steps )
2. Gate Voltage Min Value: Minumum Value of Gate voltage(V) (start point)
3. Gate Voltage Step Value: Increment of Gate Voltage(V)
4. Gate Voltage Step Number: Number of Gate Voltage Steps
5. Temperature: Temperature(K)


![Aspect ratio](/media/POST/9153/13.jpg)

6. Substrate Material:

Si: 
Silicon substrate ( Longitudinal Effective Mass of Substrate: 0.91,Transverse Effective Mass of Substrate: 0.19,
Energy Band-Gap of Substrate Material: 1.12 eV ) 

Manual: Manually Setting ( #7, 8, 9 parameters are adjustable. )
7. Longitudinal Effective Mass of Substrate: activate only if #6 is Manual 
8. Transverse Effective Mass of Substrate: activate only if #6 is Manual 
9. Energy Band-Gap of Substrate Material: activate only if #6 is Manual
![Aspect ratio](/media/POST/9153/14.jpg)

10. Doping Concentration of Substrate: in unit of (cm^-3)
Only p-type substrate is available. (Because inversion layer electron tunneling from substrate to gate is region of
interest.)
11. Gate Material

Poly-Si: Poly-Silicon gate

Metal: Metal gate (#12 parameter is adjustable.) 
12. Gate Workfunction: Work function of gate metal
(activate only if #11 is Metal)

![Aspect ratio](/media/POST/9153/15.jpg)

13. Thickness of Gate Stack 1: in unit of (nm)
14. Material of Gate Stack 1: Setting dielectric material

SiO2: silicon dioxide

HfO2: Hafnium oxide

Manual: Manually Setting (#15, 16, 17 parameters are adjustable.)
15. Relative Permittivity of Gate Stack 1: activate only if #14 is Manual
16. Effective Mass of Gate Stack 1: activate only if #14 is Manual
17. Conduction Band Off-Set of Gate Stack 1: activate only if #14 is Manual

![Aspect ratio](/media/POST/9153/16.jpg)

18. Thickness of Gate Stack 2
19. Material of Gate Stack 2

SiO2: silicon dioxide

HfO2: Hafnium oxide

Manual: Manually Setting (#20, 21, 22 parameters are adjustable.)
20. Relative Permittivity of Gate Stack 2: activate only if #19 is Manual
21. Effective Mass of Gate Stack 2: activate only if #19 is Manual
22. Conduction Band Off-Set of Gate Stack 2: activate only if #19 is Manual


##Output Files
- Capacitance.oneD: Gate Voltage of MOS capacitor vs Capacitance (F/cm^2) 

- CurrentSpectrum*.oneD: Current Density Spectrum(Ampere/cm^2 eV) vs Energy (eV) 

- ElectronDensity*.oneD: Position(nm) vs ElectronDensity (/cm^3) 

- GateCurrentDensity.oneD: Gate Voltage(V) vs Gate Leakage Current(Ampere/cm^2)

- LDOS*.vtk: Position(nm), Energy(eV) vs Local Density of States 

- potential*.oneD: Position(nm) vs Potential Energy Profile(eV)

- Transmission*.oneD: Energy(eV) vs Transmission Probability

##Case Study
####Case:
P-type Si substrate (5e18 cm^-3 acceptor concentration) 
300K Temperature
Poly-Si Gate
SiO2 Gate stack (5nm thickness)

####Input deck setup:
![Aspect ratio](/media/POST/9153/17.jpg)

![Aspect ratio](/media/POST/9153/18.jpg)

####Input deck setup:
![Aspect ratio](/media/POST/9153/19.jpg)

![Aspect ratio](/media/POST/9153/20.jpg)

####Result:
![Aspect ratio](/media/POST/9153/21.jpg)

-Visualize using oneD plot program within the Edison Nanophysics Website ( http://nano.edison.re.kr/ )

![Aspect ratio](/media/POST/9153/22.jpg)

![Aspect ratio](/media/POST/9153/23.jpg)

![Aspect ratio](/media/POST/9153/24.jpg)

- Visualize using Paraview (www.paraview.org/)
- User-guide (http://nano.edison.re.kr/files/Paraview_Userguide.pdf)
- Position(x-axis), Energy(y-axis)


##References
1.  S. Datta, "Nanoscale device modeling: The Green's function method," Superlattices and Microstructures, vol. 28, no. 4, 2000.
2.  R. Lake, G. Klimeck, R. C. Bowen, and D. Jovanovic, "Single and multiband modeling of quantum electron transport through layered semiconductor devices," Journal of Applied Physics, vol. 81, no. 12, 1997.
3. M. P. Anantram, M. S. Lundstrom, and D. E. Nikonov, "Modeling of nanoscale devices," Proceedings of the IEEE, vol. 96, no. 9, 2008.
4. O. Baumgartner, M. Karner, and H. Kosina, "Modeling of high-k-metal-gate-stacks using the non-equilibrium Green's function formalism," SISPAD, pp. 353, 2008.
