// Seed: 2078322704
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    output uwire id_4,
    output tri id_5,
    input supply0 id_6
);
  wire [-1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd21,
    parameter id_2  = 32'd72
) (
    output tri0 id_0,
    input tri id_1,
    input uwire _id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output wire id_8,
    output supply1 id_9,
    input tri0 id_10,
    output uwire _id_11
);
  logic [id_11  -  id_2 : id_11] id_13;
  ;
  assign id_9 = id_1;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_3,
      id_8,
      id_9,
      id_7
  );
  assign modCall_1.id_6 = 0;
  always assign id_11 = id_15;
  wire id_16;
endmodule
