{:input (genetic.representation/genetic-representation "../distilledmedium/59185.B0917DDA.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_43, wire1_63, wire2_44, wire3_64, wire4_12_45, wire5_25, wire6_41, wire7_61);\n  wire \\:missing_edge ;\n  input wire0_43;\n  wire wire0_43;\n  wire wire10;\n  wire wire11_12;\n  wire wire11_42;\n  wire wire11_62;\n  wire wire12_24;\n  wire wire13_24;\n  wire wire13_25;\n  wire wire13_60;\n  wire wire14_26;\n  wire wire14_30;\n  wire wire14_36;\n  wire wire15_16_32;\n  wire wire15_16_33;\n  wire wire15_28;\n  wire wire16_29;\n  wire wire17_18_38;\n  wire wire17_18_39;\n  wire wire17_34;\n  wire wire18_35;\n  wire wire19_46;\n  wire wire19_50;\n  wire wire19_56;\n  input wire1_63;\n  wire wire1_63;\n  wire wire20_21_52;\n  wire wire20_21_53;\n  wire wire20_48;\n  wire wire21_49;\n  wire wire22_23_58;\n  wire wire22_23_59;\n  wire wire22_54;\n  wire wire23_55;\n  wire wire26_40;\n  wire wire27_31_38;\n  wire wire27_42;\n  wire wire28_30;\n  wire wire29_31;\n  input wire2_44;\n  wire wire2_44;\n  wire wire32_43;\n  wire wire33_44;\n  wire wire34_36;\n  wire wire35_37;\n  wire wire37_41;\n  wire wire39_45;\n  input wire3_64;\n  wire wire3_64;\n  wire wire40_65;\n  wire wire46_60;\n  wire wire47_51_58;\n  wire wire47_62;\n  wire wire48_50;\n  wire wire49_51;\n  input wire4_12_45;\n  wire wire4_12_45;\n  wire wire52_63;\n  wire wire53_64;\n  wire wire54_56;\n  wire wire55_57;\n  wire wire57_61;\n  wire wire59_65;\n  output wire5_25;\n  wire wire5_25;\n  output wire6_41;\n  wire wire6_41;\n  output wire7_61;\n  wire wire7_61;\n  wire wire8;\n  wire wire9;\n  assign wire11_12 = 4'h8 >> { wire11_62, wire11_42 };\n  assign wire20_48 = 4'h8 >> { wire20_21_53, wire20_21_52 };\n  assign wire21_49 = 4'h6 >> { wire20_21_53, wire20_21_52 };\n  assign wire22_54 = 4'h8 >> { wire22_23_59, wire22_23_58 };\n  assign wire23_55 = 4'h6 >> { wire22_23_59, wire22_23_58 };\n  assign wire12_24 = 4'h8 >> { wire4_12_45, wire11_12 };\n  assign wire13_25 = 4'he >> { wire13_24, wire13_60 };\n  assign wire14_26 = 4'he >> { wire14_36, wire14_30 };\n  assign wire15_28 = 4'h8 >> { wire15_16_33, wire15_16_32 };\n  assign wire16_29 = 4'h6 >> { wire15_16_33, wire15_16_32 };\n  assign wire17_34 = 4'h8 >> { wire17_18_39, wire17_18_38 };\n  assign wire18_35 = 4'h6 >> { wire17_18_39, wire17_18_38 };\n  assign wire19_46 = 4'he >> { wire19_56, wire19_50 };\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\n  assign wire10 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire59_65 = wire40_65;\n  assign wire53_64 = wire3_64;\n  assign wire52_63 = wire1_63;\n  assign wire11_62 = wire47_62;\n  assign wire7_61 = wire57_61;\n  assign wire13_60 = wire46_60;\n  assign wire22_23_59 = wire59_65;\n  assign wire22_23_58 = wire47_51_58;\n  assign wire57_61 = wire55_57;\n  assign wire19_56 = wire54_56;\n  assign wire55_57 = wire23_55;\n  assign wire54_56 = wire22_54;\n  assign wire20_21_53 = wire53_64;\n  assign wire20_21_52 = wire52_63;\n  assign wire47_51_58 = wire49_51;\n  assign wire19_50 = wire48_50;\n  assign wire49_51 = wire21_49;\n  assign wire48_50 = wire20_48;\n  assign wire47_62 = wire47_51_58;\n  assign wire46_60 = wire19_46;\n  assign wire39_45 = wire4_12_45;\n  assign wire33_44 = wire2_44;\n  assign wire32_43 = wire0_43;\n  assign wire11_42 = wire27_42;\n  assign wire6_41 = wire37_41;\n  assign wire40_65 = wire26_40;\n  assign wire17_18_39 = wire39_45;\n  assign wire17_18_38 = wire27_31_38;\n  assign wire37_41 = wire35_37;\n  assign wire14_36 = wire34_36;\n  assign wire35_37 = wire18_35;\n  assign wire34_36 = wire17_34;\n  assign wire15_16_33 = wire33_44;\n  assign wire15_16_32 = wire32_43;\n  assign wire27_31_38 = wire29_31;\n  assign wire14_30 = wire28_30;\n  assign wire29_31 = wire16_29;\n  assign wire28_30 = wire15_28;\n  assign wire27_42 = wire27_31_38;\n  assign wire26_40 = wire14_26;\n  assign wire5_25 = wire13_25;\n  assign wire13_24 = wire12_24;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:3.1-135.10\" *)\nmodule postsynth(wire0_43, wire1_63, wire2_44, wire3_64, wire4_12_45, wire5_25, wire6_41, wire7_61);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  wire _08_;\n  wire _09_;\n  wire _10_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:5.9-5.17\" *)\n  input wire0_43;\n  wire wire0_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:7.8-7.14\" *)\n  wire wire10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:13.8-13.17\" *)\n  wire wire13_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:18.8-18.20\" *)\n  wire wire15_16_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:19.8-19.20\" *)\n  wire wire15_16_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:23.8-23.20\" *)\n  wire wire17_18_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:25.8-25.17\" *)\n  wire wire18_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:29.9-29.17\" *)\n  input wire1_63;\n  wire wire1_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:31.8-31.20\" *)\n  wire wire20_21_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:32.8-32.20\" *)\n  wire wire20_21_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:38.8-38.17\" *)\n  wire wire23_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:44.9-44.17\" *)\n  input wire2_44;\n  wire wire2_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:46.8-46.17\" *)\n  wire wire32_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:47.8-47.17\" *)\n  wire wire33_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:49.8-49.17\" *)\n  wire wire35_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:50.8-50.17\" *)\n  wire wire37_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:51.8-51.17\" *)\n  wire wire39_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:52.9-52.17\" *)\n  input wire3_64;\n  wire wire3_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:60.9-60.20\" *)\n  input wire4_12_45;\n  wire wire4_12_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:62.8-62.17\" *)\n  wire wire52_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:63.8-63.17\" *)\n  wire wire53_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:65.8-65.17\" *)\n  wire wire55_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:66.8-66.17\" *)\n  wire wire57_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:68.10-68.18\" *)\n  output wire5_25;\n  wire wire5_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:70.10-70.18\" *)\n  output wire6_41;\n  wire wire6_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:72.10-72.18\" *)\n  output wire7_61;\n  wire wire7_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:74.8-74.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/DB170870.v:75.8-75.13\" *)\n  wire wire9;\n  assign _10_ = ~(wire3_64 ^ wire1_63);\n  assign _00_ = ~wire4_12_45;\n  assign _01_ = ~(wire2_44 ^ wire0_43);\n  assign _02_ = _01_ | _00_;\n  assign _03_ = wire2_44 & wire0_43;\n  assign _04_ = _02_ & ~(_03_);\n  assign wire7_61 = _04_ ^ _10_;\n  assign _05_ = _01_ | _10_;\n  assign _06_ = wire4_12_45 & ~(_05_);\n  assign _07_ = ~(_04_ | _10_);\n  assign _08_ = wire3_64 & wire1_63;\n  assign _09_ = _08_ | _07_;\n  assign wire5_25 = _09_ | _06_;\n  assign wire6_41 = _01_ ^ _00_;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign wire13_25 = wire5_25;\n  assign wire15_16_32 = wire0_43;\n  assign wire15_16_33 = wire2_44;\n  assign wire17_18_39 = wire4_12_45;\n  assign wire18_35 = wire6_41;\n  assign wire20_21_52 = wire1_63;\n  assign wire20_21_53 = wire3_64;\n  assign wire23_55 = wire7_61;\n  assign wire32_43 = wire0_43;\n  assign wire33_44 = wire2_44;\n  assign wire35_37 = wire6_41;\n  assign wire37_41 = wire6_41;\n  assign wire39_45 = wire4_12_45;\n  assign wire52_63 = wire1_63;\n  assign wire53_64 = wire3_64;\n  assign wire55_57 = wire7_61;\n  assign wire57_61 = wire7_61;\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}