// Seed: 1102020338
macromodule module_0 (
    output wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5
);
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd25,
    parameter id_3  = 32'd51,
    parameter id_8  = 32'd57
) (
    input supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand _id_3,
    input wand id_4,
    output tri1 id_5,
    input wire id_6
    , _id_13,
    input uwire id_7,
    output tri1 _id_8,
    input wor id_9,
    input wire id_10,
    input supply1 id_11
);
  wire  [  id_13  :  1  ]  id_14  [  id_3  :  id_8  ]  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_4,
      id_9,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
