// Seed: 1480138714
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output wor id_3
    , id_14,
    input wand id_4,
    input wand id_5,
    output supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input wor id_9,
    output supply1 id_10,
    input wor id_11,
    output wor id_12
);
  wire id_15, id_16, id_17 = id_9;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3,
    output tri1  id_4,
    input  wire  id_5,
    output tri0  id_6,
    input  uwire id_7,
    output tri0  id_8,
    input  tri   id_9
    , id_15,
    output wire  id_10,
    input  tri   id_11,
    output tri0  id_12
    , id_16,
    input  wand  id_13
);
  tri0 id_17 = 1;
  tri1 id_18 = 1'b0;
  wire id_19;
  module_0(
      id_2, id_10, id_1, id_4, id_1, id_2, id_4, id_10, id_3, id_2, id_8, id_13, id_10
  );
  always @(negedge id_5) id_0 <= 1 ^ id_11;
  wire id_20;
  wire id_21;
  assign id_4 = 1 + 1;
endmodule
