Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Oct 21 15:07:59 2025
| Host         : DESKTOP-E4COIK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file router_bd_wrapper_timing_summary_routed.rpt -pb router_bd_wrapper_timing_summary_routed.pb -rpx router_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : router_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.037        0.000                      0                 1505        0.076        0.000                      0                 1505        9.020        0.000                       0                   766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.037        0.000                      0                 1505        0.076        0.000                      0                 1505        9.020        0.000                       0                   766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.037ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 2.461ns (32.028%)  route 5.223ns (67.972%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/Q
                         net (fo=6, routed)           1.335     4.735    router_bd_i/bench_axi_0/inst/u_bench/t3[11]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.859 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.859    router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.409 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.409    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.523 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.523    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.637 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          2.007     7.644    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_11/O
                         net (fo=2, routed)           0.812     8.579    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[4]
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.703    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.083 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.200    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.070    10.504    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124    10.628 r  router_bd_i/bench_axi_0/inst/u_bench/winner_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.628    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx[1]
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.081    22.665    router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                 12.037    

Slack (MET) :             12.048ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 2.487ns (32.257%)  route 5.223ns (67.743%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/Q
                         net (fo=6, routed)           1.335     4.735    router_bd_i/bench_axi_0/inst/u_bench/t3[11]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.859 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.859    router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.409 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.409    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.523 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.523    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.637 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          2.007     7.644    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_11/O
                         net (fo=2, routed)           0.812     8.579    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[4]
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.703    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.083 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.200    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.070    10.504    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.150    10.654 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[1]_i_1/O
                         net (fo=1, routed)           0.000    10.654    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[1]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.118    22.702    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                 12.048    

Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 2.461ns (32.298%)  route 5.159ns (67.702%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/Q
                         net (fo=6, routed)           1.335     4.735    router_bd_i/bench_axi_0/inst/u_bench/t3[11]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.859 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.859    router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.409 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.409    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.523 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.523    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.637 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          2.007     7.644    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_11/O
                         net (fo=2, routed)           0.812     8.579    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[4]
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.703    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.083 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.200    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.005    10.440    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.564 r  router_bd_i/bench_axi_0/inst/u_bench/winner_code[0]_i_1/O
                         net (fo=1, routed)           0.000    10.564    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx[0]
    SLICE_X37Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.029    22.613    router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                 12.049    

Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 2.455ns (32.245%)  route 5.159ns (67.755%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/Q
                         net (fo=6, routed)           1.335     4.735    router_bd_i/bench_axi_0/inst/u_bench/t3[11]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.859 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.859    router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.409 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.409    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.523 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.523    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.637 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          2.007     7.644    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_11/O
                         net (fo=2, routed)           0.812     8.579    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[4]
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.703    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.083 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.200    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.005    10.440    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I0_O)        0.118    10.558 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[2]_i_1/O
                         net (fo=1, routed)           0.000    10.558    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[2]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.075    22.659    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         22.659    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.461ns (33.275%)  route 4.935ns (66.725%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][11]/Q
                         net (fo=6, routed)           1.335     4.735    router_bd_i/bench_axi_0/inst/u_bench/t3[11]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.859 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.859    router_bd_i/bench_axi_0/inst/u_bench/i__carry__0_i_7_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.409 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.409    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.523 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.523    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.637 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          2.007     7.644    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_11/O
                         net (fo=2, routed)           0.812     8.579    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[4]
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.703    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_6_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.083 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.200    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.317    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           0.782    10.216    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.340 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[3]_i_2/O
                         net (fo=1, routed)           0.000    10.340    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[3]_i_2_n_0
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.079    22.663    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.255ns (35.584%)  route 4.082ns (64.416%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.888     3.182    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     3.601 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           0.639     4.240    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y105        LUT3 (Prop_lut3_I1_O)        0.296     4.536 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.804     5.340    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I3_O)        0.124     5.464 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.827     6.291    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y104        LUT3 (Prop_lut3_I2_O)        0.150     6.441 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.010     7.451    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.777 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.777    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.383 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.803     9.185    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y99         LUT3 (Prop_lut3_I0_O)        0.334     9.519 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.519    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.526    22.705    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    22.834    
                         clock uncertainty           -0.302    22.532    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.075    22.607    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.484ns (37.772%)  route 4.092ns (62.228%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.888     3.182    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     3.601 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           0.639     4.240    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y105        LUT3 (Prop_lut3_I1_O)        0.296     4.536 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.804     5.340    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I3_O)        0.124     5.464 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.827     6.291    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y104        LUT3 (Prop_lut3_I2_O)        0.150     6.441 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.010     7.451    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.777 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.777    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.309 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.309    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.643 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.812     9.455    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y101        LUT3 (Prop_lut3_I0_O)        0.303     9.758 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.758    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.700    22.879    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)        0.031    22.855    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.855    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                 13.097    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.090ns (16.998%)  route 5.323ns (83.002%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.693     2.987    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.419     3.406 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.195     4.601    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X28Y88         LUT3 (Prop_lut3_I0_O)        0.299     4.900 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.551     5.451    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.575 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=41, routed)          3.087     8.662    router_bd_i/bench_axi_0/inst/u_bench/s_axi_araddr[3]
    SLICE_X45Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.786 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.490     9.276    router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[9]_i_2_n_0
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.400 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     9.400    router_bd_i/bench_axi_0/inst/p_0_in[9]
    SLICE_X44Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.031    22.615    router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.320ns (20.638%)  route 5.076ns (79.362%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.693     2.987    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.419     3.406 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.195     4.601    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X28Y88         LUT3 (Prop_lut3_I0_O)        0.299     4.900 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.552     5.452    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.576 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[3]_INST_0/O
                         net (fo=41, routed)          1.833     7.409    router_bd_i/bench_axi_0/inst/s_axi_araddr[1]
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.150     7.559 r  router_bd_i/bench_axi_0/inst/s_axi_rdata[31]_i_4/O
                         net (fo=28, routed)          1.496     9.055    router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata_reg[4]_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I2_O)        0.328     9.383 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.383    router_bd_i/bench_axi_0/inst/p_0_in[12]
    SLICE_X40Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477    22.656    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[12]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.029    22.612    router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.308ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.414ns (37.666%)  route 3.995ns (62.334%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.888     3.182    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     3.601 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           0.639     4.240    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y105        LUT3 (Prop_lut3_I1_O)        0.296     4.536 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.804     5.340    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I3_O)        0.124     5.464 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.827     6.291    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y104        LUT3 (Prop_lut3_I2_O)        0.150     6.441 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.010     7.451    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.777 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.777    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.309 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.309    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.548 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.715     9.263    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y101        LUT3 (Prop_lut3_I0_O)        0.328     9.591 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.591    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.700    22.879    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)        0.075    22.899    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.899    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 13.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.226ns (43.662%)  route 0.292ns (56.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.576     0.912    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=7, routed)           0.292     1.331    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[4]
    SLICE_X28Y101        LUT6 (Prop_lut6_I4_O)        0.098     1.429 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.000     1.429    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[4]
    SLICE_X28Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.931     1.297    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.577     0.913    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.154    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.845     1.211    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.786%)  route 0.178ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.656     0.992    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.178     1.298    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X27Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.844     1.210    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.019     1.194    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.721%)  route 0.400ns (68.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.576     0.912    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.400     1.453    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[40]
    SLICE_X30Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.498 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.498    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X30Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.931     1.297    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120     1.382    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.464%)  route 0.118ns (45.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.576     0.912    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.170    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.843     1.209    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.054    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.866%)  route 0.238ns (56.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.639     0.975    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[1]/Q
                         net (fo=84, routed)          0.238     1.354    router_bd_i/bench_axi_0/inst/u_bench/u_router/st[1]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.399 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/FSM_sequential_st[2]_i_1/O
                         net (fo=1, routed)           0.000     1.399    router_bd_i/bench_axi_0/inst/u_bench/u_router_n_1
    SLICE_X38Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    router_bd_i/bench_axi_0/inst/u_bench/FSM_sequential_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.658     0.994    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.127     1.262    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y103        SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.929     1.295    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.129    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.446%)  route 0.246ns (63.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.656     0.992    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.246     1.379    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X27Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.844     1.210    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.070     1.245    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.628%)  route 0.215ns (60.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.556     0.892    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X41Y94         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.215     1.247    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y94         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.825     1.191    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.572     0.908    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y84         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=6, routed)           0.086     1.135    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X30Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.180 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.180    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1_n_0
    SLICE_X30Y84         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.838     1.204    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.283     0.921    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121     1.042    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { router_bd_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y94    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y82    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y86    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y86    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y82    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y80    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y80    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y82    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y82    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.567ns  (logic 4.382ns (45.806%)  route 5.185ns (54.194%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.652     2.946    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           1.064     4.466    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.150     4.616 r  router_bd_i/bench_axi_0/inst/u_bench/led[2]_INST_0/O
                         net (fo=1, routed)           4.121     8.737    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.776    12.513 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.513    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 4.223ns (45.113%)  route 5.138ns (54.887%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.651     2.945    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/Q
                         net (fo=2, routed)           0.946     4.409    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[0]
    SLICE_X37Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.533 r  router_bd_i/bench_axi_0/inst/u_bench/led[3]_INST_0/O
                         net (fo=1, routed)           4.192     8.725    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.306 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.306    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.137ns (45.070%)  route 5.042ns (54.930%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.652     2.946    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           1.064     4.466    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.590 r  router_bd_i/bench_axi_0/inst/u_bench/led[1]_INST_0/O
                         net (fo=1, routed)           3.978     8.568    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.126 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.126    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.110ns (49.402%)  route 4.209ns (50.598%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.652     2.946    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           1.150     4.552    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.676 r  router_bd_i/bench_axi_0/inst/u_bench/led[0]_INST_0/O
                         net (fo=1, routed)           3.059     7.735    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.265 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.265    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.458ns (55.444%)  route 1.171ns (44.556%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/Q
                         net (fo=2, routed)           0.156     1.175    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[2]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.099     1.274 r  router_bd_i/bench_axi_0/inst/u_bench/led[0]_INST_0/O
                         net (fo=1, routed)           1.015     2.289    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.520 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.520    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.155ns  (logic 1.467ns (46.501%)  route 1.688ns (53.499%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/Q
                         net (fo=2, routed)           0.210     1.265    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[3]
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.310 r  router_bd_i/bench_axi_0/inst/u_bench/led[1]_INST_0/O
                         net (fo=1, routed)           1.477     2.787    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.045 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.045    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.242ns  (logic 1.467ns (45.268%)  route 1.774ns (54.732%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.556     0.892    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           0.227     1.259    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  router_bd_i/bench_axi_0/inst/u_bench/led[3]_INST_0/O
                         net (fo=1, routed)           1.548     2.852    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.133 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.133    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.585ns (47.540%)  route 1.749ns (52.460%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/Q
                         net (fo=2, routed)           0.249     1.288    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[1]
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.098     1.386 r  router_bd_i/bench_axi_0/inst/u_bench/led[2]_INST_0/O
                         net (fo=1, routed)           1.500     2.885    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.339     4.224 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.224    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           279 Endpoints
Min Delay           279 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X43Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][0]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X43Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][11]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X43Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][4]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][11]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][12]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][5]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.153ns (2.285%)  route 6.544ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.950     6.697    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][6]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 0.153ns (2.307%)  route 6.479ns (97.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.886     6.632    router_bd_i/bench_axi_0/inst/u_bench/rst
    SLICE_X44Y95         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478     2.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y95         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][17]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.153ns (2.310%)  route 6.471ns (97.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.877     6.624    router_bd_i/bench_axi_0/inst/rst
    SLICE_X44Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478     2.657    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.153ns (2.310%)  route 6.471ns (97.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           2.593     2.593    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X36Y104        LUT1 (Prop_lut1_I0_O)        0.153     2.746 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=268, routed)         3.877     6.624    router_bd_i/bench_axi_0/inst/rst
    SLICE_X44Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         1.478     2.657    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.045ns (14.060%)  route 0.275ns (85.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.275     0.275    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X28Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.320 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     0.320    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.844     1.210    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.000ns (0.000%)  route 0.334ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.334     0.334    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.844     1.210    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.045ns (11.009%)  route 0.364ns (88.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.364     0.364    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X28Y94         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.409    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1_n_0
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.844     1.210    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y94         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/bench_done_latched_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.045ns (7.390%)  route 0.564ns (92.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.564     0.564    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aresetn
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.045     0.609 r  router_bd_i/bench_axi_0/inst/u_bench/bench_done_latched_i_1/O
                         net (fo=1, routed)           0.000     0.609    router_bd_i/bench_axi_0/inst/u_bench_n_3
    SLICE_X36Y94         FDRE                                         r  router_bd_i/bench_axi_0/inst/bench_done_latched_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.824     1.190    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X36Y94         FDRE                                         r  router_bd_i/bench_axi_0/inst/bench_done_latched_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.045ns (4.954%)  route 0.863ns (95.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.863     0.863    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.908 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/done_i_1__2/O
                         net (fo=1, routed)           0.000     0.908    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/done_i_1__2_n_0
    SLICE_X32Y102        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.912     1.278    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aclk
    SLICE_X32Y102        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/done_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.045ns (4.681%)  route 0.916ns (95.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.916     0.916    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aresetn
    SLICE_X36Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.961 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_i_1__1/O
                         net (fo=1, routed)           0.000     0.961    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_i_1__1_n_0
    SLICE_X36Y104        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.910     1.276    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X36Y104        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.045ns (4.338%)  route 0.992ns (95.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.992     0.992    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/s_axi_aresetn
    SLICE_X36Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.037 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_i_1__0/O
                         net (fo=1, routed)           0.000     1.037    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_i_1__0_n_0
    SLICE_X36Y104        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.910     1.276    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/s_axi_aclk
    SLICE_X36Y104        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.045ns (3.682%)  route 1.177ns (96.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.054     1.054    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aresetn
    SLICE_X36Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.099 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_1/O
                         net (fo=4, routed)           0.123     1.222    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_1_n_0
    SLICE_X37Y105        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.910     1.276    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X37Y105        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.045ns (3.682%)  route 1.177ns (96.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.054     1.054    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aresetn
    SLICE_X36Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.099 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_1/O
                         net (fo=4, routed)           0.123     1.222    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.910     1.276    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[5]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.045ns (3.682%)  route 1.177ns (96.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.054     1.054    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aresetn
    SLICE_X36Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.099 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_1/O
                         net (fo=4, routed)           0.123     1.222    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=766, routed)         0.910     1.276    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[6]/C





