// Generated by CIRCT firtool-1.62.1
module CSR(
  input        clock,
               reset,
               io_reset,
  output       io_write_ready,
  input        io_write_valid,
  input  [7:0] io_write_bits,
  output [7:0] io_out
);

  reg [7:0] reg_0;
  always @(posedge clock) begin
    if (reset)
      reg_0 <= 8'h0;
    else if (io_reset)
      reg_0 <= 8'h0;
    else if (io_write_valid)
      reg_0 <= io_write_bits;
  end // always @(posedge)
  assign io_write_ready = 1'h1;
  assign io_out = reg_0;
endmodule


