#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 27 17:56:54 2025
# Process ID: 19956
# Current directory: C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23788 C:\Users\azati\Downloads\Own_IR_Standard\FPGA_Part\Own_IR_transmitter\Own_IR_transmitter.xpr
# Log file: C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/vivado.log
# Journal file: C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.xpr
update_compile_order -fileset sources_1
update_module_reference {design_1_IR_transmission_0_1 design_1_IR_transmission_1_0}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_gpio_1_0_synth_1
reset_run design_1_axi_gpio_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
reset_run design_1_IR_transmission_1_0_synth_1
make_wrapper -files [get_files C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_module_reference {design_1_IR_transmission_0_1 design_1_IR_transmission_1_0}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.ip_user_files -ipstatic_source_dir C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/modelsim} {questa=C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/questa} {riviera=C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/riviera} {activehdl=C:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
connect_hw_server -allow_non_jtag
