#include <vector>
#include "dram_cntlr.h"
#include "dram_trace_collect.h"
#include "memory_manager.h"
#include "core.h"
#include "log.h"
#include "subsecond_time.h"
#include "stats.h"
#include "fault_injection.h"
#include "shmem_perf.h"
#include "simulator.h"
#include "magic_server.h"
#include <stdint.h>
#include <inttypes.h>
#include "config.hpp"
#include "config.h"
#include "math.h"

using namespace std;

#define LOW_POWER 0     // Memory power mode.
#define NORMAL_POWER 1

///XJY multi bank-mode ADD
#define POWER9 9
#define POWER8 8
#define POWER7 7
#define POWER6 6
#define POWER5 5
///XJY multi bank-mode ADD ENDS

// Global variables are initialized to 0 by default

UInt64 NUM_OF_BANKS;
UInt64 BANK_ADDRESS_BITS;
UInt64 BANK_OFFSET_IN_PA;
UInt64 BANKS_PER_LAYER;
UInt64 BANKS_PER_CHANNEL;
UInt64 BANK_MASK;
UInt64 NUM_OF_CHANNELS;
String TYPE_OF_STACK;

unsigned long num_of_dram_reads;
unsigned long num_of_dram_writes;

UInt64 read_access_count_per_bank[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export[MAX_NUM_OF_BANKS];

UInt64 read_access_count_per_bank_lowpower[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export_lowpower[MAX_NUM_OF_BANKS];
UInt64 bank_mode_export[MAX_NUM_OF_BANKS]; // For tracking memory bank power modes.

UInt32 read_access_count;
UInt64 read_interval_start_time;
UInt32 read_bank_accessed;
UInt32 read_last_printed_timestamp;

UInt64 write_access_count_per_bank[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export[MAX_NUM_OF_BANKS];

UInt64 write_access_count_per_bank_lowpower[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export_lowpower[MAX_NUM_OF_BANKS];

//XJY multi bank-mode ADD
//XJY multi bank-mode ADD
//XJY multi bank-mode ADD
UInt64 read_access_count_per_bank_power9[MAX_NUM_OF_BANKS];
UInt64 read_access_count_per_bank_power8[MAX_NUM_OF_BANKS];
UInt64 read_access_count_per_bank_power7[MAX_NUM_OF_BANKS];
UInt64 read_access_count_per_bank_power6[MAX_NUM_OF_BANKS];
UInt64 read_access_count_per_bank_power5[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export_power9[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export_power8[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export_power7[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export_power6[MAX_NUM_OF_BANKS];
UInt64 read_access_count_export_power5[MAX_NUM_OF_BANKS];

UInt64 write_access_count_per_bank_power9[MAX_NUM_OF_BANKS];
UInt64 write_access_count_per_bank_power8[MAX_NUM_OF_BANKS];
UInt64 write_access_count_per_bank_power7[MAX_NUM_OF_BANKS];
UInt64 write_access_count_per_bank_power6[MAX_NUM_OF_BANKS];
UInt64 write_access_count_per_bank_power5[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export_power9[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export_power8[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export_power7[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export_power6[MAX_NUM_OF_BANKS];
UInt64 write_access_count_export_power5[MAX_NUM_OF_BANKS];
//XJY multi bank-mode ADD ENDS
//XJY multi bank-mode ADD ENDS
//XJY multi bank-mode ADD ENDS

UInt32 write_access_count;
UInt64 write_interval_start_time;
UInt32 write_bank_accessed;
UInt32 write_last_printed_timestamp;

UInt32 total_access_count;
uintptr_t address_ptr;
    
int on_entry_to_roi_read;
int on_entry_to_roi_write;
UInt64 roi_start_time_read;
UInt64 roi_start_time_write;

    
vector<read_trace_data> rdt;
vector<write_trace_data> wrt;
UInt64 read_adv_count;
UInt64 write_adv_count;

#define ENABLE_CHANNEL_PARTITIONING 0
#define ACCUMULATION_TIME     (1000)    // Till 200 us bank counts will be accumalated

UInt32 MCP_FLAG;


//#define CALL_TRACE 0

void read_memory_config(core_id_t requester)
{
    TYPE_OF_STACK = Sim()->getCfg()->getStringArray("memory/type_of_stack", requester);
    NUM_OF_CHANNELS = Sim()->getCfg()->getInt("memory/num_channels");
    NUM_OF_BANKS = Sim()->getCfg()->getInt("memory/num_banks");
    //BANK_ADDRESS_BITS = Sim()->getCfg()->getInt("memory/num_bank_address_bits");
    BANK_ADDRESS_BITS = log2(NUM_OF_BANKS);
    BANK_OFFSET_IN_PA = Sim()->getCfg()->getInt("memory/bank_offset_in_pa");
    //BANKS_PER_LAYER = Sim()->getCfg()->getInt("memory/banks_per_layer");
    if (TYPE_OF_STACK == "DDR")
        BANKS_PER_LAYER = NUM_OF_BANKS;
    else
        BANKS_PER_LAYER = NUM_OF_CHANNELS;

    //BANKS_PER_CHANNEL = Sim()->getCfg()->getInt("memory/banks_per_channel");
    BANKS_PER_CHANNEL = (NUM_OF_BANKS/NUM_OF_CHANNELS) - 1;
    BANK_MASK = (((1<<(BANK_ADDRESS_BITS))-1) << BANK_OFFSET_IN_PA);
}
void 
dram_read_trace(IntPtr address, core_id_t requester, SubsecondTime now, UInt64 m_reads)
{

    address_ptr = address;

    SInt32 memory_controllers_interleaving = 0;
    memory_controllers_interleaving = Sim()->getCfg()->getInt("perf_model/dram/controllers_interleaving");

    if(Sim()->getMagicServer()->inROI())
    {
          
        if(on_entry_to_roi_read==0)
        {
            on_entry_to_roi_read=1;
            roi_start_time_read = now.getUS();
            read_last_printed_timestamp = roi_start_time_read;
        }
        num_of_dram_reads++;
  
        UInt32 i = 0;
        if(total_access_count==0){
            registerStatsMetric("dram", 0 , "myreads", &m_reads);
            for(i = 0; i < NUM_OF_BANKS; i = i + 1){
                read_access_count_per_bank[i]=0;
                read_access_count_per_bank_lowpower[i]=0;
		// XJY multi bank-mode ADD
		// XJY multi bank-mode ADD
		// XJY multi bank-mode ADD
		read_access_count_per_bank_power9[i] = 0 ;
		read_access_count_per_bank_power8[i] = 0 ;
		read_access_count_per_bank_power7[i] = 0 ;
		read_access_count_per_bank_power6[i] = 0 ;
		read_access_count_per_bank_power5[i] = 0 ;
		// XJY multi bank-mode ADD ENDS
		// XJY multi bank-mode ADD ENDS
		// XJY multi bank-mode ADD ENDS
            }
        }

        ++total_access_count;
        
        //read_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
        
        if(TYPE_OF_STACK ==  "3Dmem" || TYPE_OF_STACK == "2.5D") {
            if(ENABLE_CHANNEL_PARTITIONING)
                read_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
            else {
                read_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + MCP_FLAG % NUM_OF_CHANNELS;
                MCP_FLAG++;
                if(MCP_FLAG == NUM_OF_CHANNELS)
                    MCP_FLAG = 0;
            }
        }
        else {
            if(TYPE_OF_STACK == "3D") {
                if(ENABLE_CHANNEL_PARTITIONING)
                    read_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
                else {
                    read_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + MCP_FLAG % (NUM_OF_CHANNELS*1);
                    MCP_FLAG++;
                    if(MCP_FLAG == (NUM_OF_CHANNELS*1))
                        MCP_FLAG = 0;
                }  
            }
            else {
                if(TYPE_OF_STACK ==  "DDR") {
                    read_bank_accessed = ((address & BANK_MASK) >> BANK_OFFSET_IN_PA);
                }
                else {
                    printf("Invalid type of stack\n");
                    exit(0);
                }
            }
            
        }
        

        //printf("\nRead banked accessed %d\n", read_bank_accessed) ;

        UInt64 current_time = now.getUS();
        //printf("Current time is %lu\n", current_time);
        
        
        if (current_time > ACCUMULATION_TIME + read_interval_start_time){
            read_interval_start_time = current_time - (current_time % ACCUMULATION_TIME);
            rdt.push_back(read_trace_data());
            while(read_last_printed_timestamp + ACCUMULATION_TIME < read_interval_start_time){
                rdt[read_adv_count].rd_interval_start_time = read_last_printed_timestamp + ACCUMULATION_TIME;
                rdt[read_adv_count].read_access_count_per_epoch = 0;
                for(UInt32 i = 0; i < NUM_OF_BANKS; i = i + 1 ){
                    rdt[read_adv_count].bank_read_access_count[i] = 0;
                    rdt[read_adv_count].bank_read_access_count_lowpower[i] = 0;
		    ///XJY multi bank-mode ADD
		    ///XJY multi bank-mode ADD
		    ///XJY multi bank-mode ADD
		    rdt[read_adv_count].bank_read_access_count_power9[i] = 0;
		    rdt[read_adv_count].bank_read_access_count_power8[i] = 0;
		    rdt[read_adv_count].bank_read_access_count_power7[i] = 0;
		    rdt[read_adv_count].bank_read_access_count_power6[i] = 0;
		    rdt[read_adv_count].bank_read_access_count_power5[i] = 0;
		    ///XJY multi bank-mode ADD ENDS
		    ///XJY multi bank-mode ADD ENDS
		    ///XJY multi bank-mode ADD ENDS
                }
                ++read_adv_count;
                read_last_printed_timestamp =  read_last_printed_timestamp + ACCUMULATION_TIME;
                rdt.push_back(read_trace_data());
            }

            rdt[read_adv_count].rd_interval_start_time = read_interval_start_time;
            rdt[read_adv_count].read_access_count_per_epoch = read_access_count;
            //printf("\nRead:");
            for(UInt32 i = 0; i < NUM_OF_BANKS; i = i + 1 ){
                //printf("%d,", read_access_count_per_bank[i]);
                rdt[read_adv_count].bank_read_access_count[i] = read_access_count_per_bank[i];
                rdt[read_adv_count].bank_read_access_count_lowpower[i] = read_access_count_per_bank_lowpower[i];
                read_access_count_export[i] = read_access_count_per_bank[i];
                read_access_count_export_lowpower[i] = read_access_count_per_bank_lowpower[i];
                read_access_count_per_bank[i]=0;
                read_access_count_per_bank_lowpower[i]=0;
	        ///XJY multi bank-mode ADD
	        ///XJY multi bank-mode ADD
	        ///XJY multi bank-mode ADD
                rdt[read_adv_count].bank_read_access_count_power9[i] = read_access_count_per_bank_power9[i];
                rdt[read_adv_count].bank_read_access_count_power8[i] = read_access_count_per_bank_power8[i];
                rdt[read_adv_count].bank_read_access_count_power7[i] = read_access_count_per_bank_power7[i];
                rdt[read_adv_count].bank_read_access_count_power6[i] = read_access_count_per_bank_power6[i];
                rdt[read_adv_count].bank_read_access_count_power5[i] = read_access_count_per_bank_power5[i];

                read_access_count_export_power9[i] = read_access_count_per_bank_power9[i];
                read_access_count_export_power8[i] = read_access_count_per_bank_power8[i];
                read_access_count_export_power7[i] = read_access_count_per_bank_power7[i];
                read_access_count_export_power6[i] = read_access_count_per_bank_power6[i];
                read_access_count_export_power5[i] = read_access_count_per_bank_power5[i];

                read_access_count_per_bank_power9[i]=0;
                read_access_count_per_bank_power8[i]=0;
                read_access_count_per_bank_power7[i]=0;
		read_access_count_per_bank_power6[i]=0;
                read_access_count_per_bank_power5[i]=0;
	        ///XJY multi bank-mode ADD ENDS
	        ///XJY multi bank-mode ADD ENDS
	        ///XJY multi bank-mode ADD ENDS
	        ///XJY multi bank-mode ADD ENDS
              }
            ++read_adv_count;
            read_access_count=0;
            read_last_printed_timestamp = read_interval_start_time;
        }
        else {
            if (Sim()->m_bank_modes[read_bank_accessed] == NORMAL_POWER)
            {
                ++read_access_count_per_bank[read_bank_accessed];
            }
	///XJY multi bank-mode ADD
	///XJY multi bank-mode ADD
	///XJY multi bank-mode ADD
	    else if (Sim()->m_bank_modes[read_bank_accessed] == LOW_POWER)
            {
                ++read_access_count_per_bank_lowpower[read_bank_accessed];
            }
	    else if (Sim()->m_bank_modes[read_bank_accessed] == POWER9)
            {
                ++read_access_count_per_bank_power9[read_bank_accessed];
            }
	    else if (Sim()->m_bank_modes[read_bank_accessed] == POWER8)
            {
                ++read_access_count_per_bank_power8[read_bank_accessed];
            }
	    else if (Sim()->m_bank_modes[read_bank_accessed] == POWER7)
            {
                ++read_access_count_per_bank_power7[read_bank_accessed];
            }
	    else if (Sim()->m_bank_modes[read_bank_accessed] == POWER6)
            {
                ++read_access_count_per_bank_power6[read_bank_accessed];
            }
	    else if (Sim()->m_bank_modes[read_bank_accessed] == POWER5)
            {
                ++read_access_count_per_bank_power5[read_bank_accessed];
            }
            ++read_access_count;
	///XJY multi bank-mode ADD ENDS
	///XJY multi bank-mode ADD ENDS
	///XJY multi bank-mode ADD ENDS
	///XJY multi bank-mode ADD ENDS
        }
    }
}

void
dram_write_trace(IntPtr address, core_id_t requester, SubsecondTime now, UInt64 m_writes)
{
    address_ptr = address;
   
    SInt32 memory_controllers_interleaving = 0;
    memory_controllers_interleaving = Sim()->getCfg()->getInt("perf_model/dram/controllers_interleaving");

    if(Sim()->getMagicServer()->inROI())
    {

        if(on_entry_to_roi_write==0)
        {
            on_entry_to_roi_write=1;
            roi_start_time_write = now.getUS();
            write_last_printed_timestamp = roi_start_time_write;
        }
        num_of_dram_writes++;
    
        #ifdef DEBUG
        static int access_count = 1;
        printf("Dir. MSI: Write Access Count = %d\n",access_count++);
        #endif

        UInt32 i = 0;
        if(total_access_count==0){
            registerStatsMetric("dram", 0 , "mywrites", &m_writes);
            for(i = 0; i < NUM_OF_BANKS; i = i + 1){
                write_access_count_per_bank[i]=0;
		///XJY multi bank-mode ADD
		///XJY multi bank-mode ADD
		///XJY multi bank-mode ADD
                write_access_count_per_bank_lowpower[i]=0;
                write_access_count_per_bank_power9[i]=0;
                write_access_count_per_bank_power8[i]=0;
                write_access_count_per_bank_power7[i]=0;
                write_access_count_per_bank_power6[i]=0;
                write_access_count_per_bank_power5[i]=0;
		///XJY multi bank-mode ADD ENDS
		///XJY multi bank-mode ADD ENDS
		///XJY multi bank-mode ADD ENDS
		///XJY multi bank-mode ADD ENDS
            }
        }

        ++total_access_count;
        
        //write_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);

        if(TYPE_OF_STACK ==  "3Dmem" || TYPE_OF_STACK == "2.5D") {
            if(ENABLE_CHANNEL_PARTITIONING)
                write_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
            else {
                write_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + MCP_FLAG % NUM_OF_CHANNELS;
                MCP_FLAG++;
                if(MCP_FLAG == NUM_OF_CHANNELS)
                    MCP_FLAG = 0;
            }
        }
        else {
            if(TYPE_OF_STACK == "3D") {
                if(ENABLE_CHANNEL_PARTITIONING)
                    write_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
                else {
                    write_bank_accessed = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + MCP_FLAG % (NUM_OF_CHANNELS*1);
                    MCP_FLAG++;
                    if(MCP_FLAG == (NUM_OF_CHANNELS*1))
                        MCP_FLAG = 0;
                }
            }
            else {
                if(TYPE_OF_STACK ==  "DDR") {
                    write_bank_accessed = ((address & BANK_MASK) >> BANK_OFFSET_IN_PA);
                }
                else {
                    printf("Invalid type of stack\n");
                    exit(0);
                }
            }
            
        }
        
        //printf("\nWrite banked accessed %d\n", write_bank_accessed) ;
        UInt64 current_time = now.getUS();
        //printf("Current time is put()%u\n", current_time);
        
        
        if (current_time > ACCUMULATION_TIME + write_interval_start_time){
            write_interval_start_time = current_time - (current_time % ACCUMULATION_TIME);
            wrt.push_back(write_trace_data());
            while(write_last_printed_timestamp + ACCUMULATION_TIME < write_interval_start_time){
                wrt[write_adv_count].wr_interval_start_time = write_last_printed_timestamp + ACCUMULATION_TIME;
                wrt[write_adv_count].write_access_count_per_epoch = 0;
                for(UInt32 i = 0; i < NUM_OF_BANKS; i = i + 1 ){
                    wrt[write_adv_count].bank_write_access_count[i] = 0;
                    wrt[write_adv_count].bank_write_access_count_lowpower[i] = 0;
		    ///XJY multi bank-mode ADD
		    ///XJY multi bank-mode ADD
		    ///XJY multi bank-mode ADD
		    ///XJY multi bank-mode ADD
                    wrt[write_adv_count].bank_write_access_count_power9[i] = 0;
                    wrt[write_adv_count].bank_write_access_count_power8[i] = 0;
                    wrt[write_adv_count].bank_write_access_count_power7[i] = 0;
                    wrt[write_adv_count].bank_write_access_count_power6[i] = 0;
                    wrt[write_adv_count].bank_write_access_count_power5[i] = 0;
		    ///XJY multi bank-mode ADD ENDS
		    ///XJY multi bank-mode ADD ENDS
		    ///XJY multi bank-mode ADD ENDS
		    ///XJY multi bank-mode ADD ENDS
                }
                ++write_adv_count;
                write_last_printed_timestamp =  write_last_printed_timestamp + ACCUMULATION_TIME;
                wrt.push_back(write_trace_data());
            }

            wrt[write_adv_count].wr_interval_start_time = write_interval_start_time;
            wrt[write_adv_count].write_access_count_per_epoch = write_access_count;
            //printf("\nWrite:");
            for(UInt32 i = 0; i < NUM_OF_BANKS; i = i + 1 ){
                //printf("%d,", write_access_count_per_bank[i]);
                wrt[write_adv_count].bank_write_access_count[i] = write_access_count_per_bank[i];
                write_access_count_export[i] = write_access_count_per_bank[i];
                write_access_count_per_bank[i]=0;

                wrt[write_adv_count].bank_write_access_count_lowpower[i] = write_access_count_per_bank_lowpower[i];
                write_access_count_export_lowpower[i] = write_access_count_per_bank_lowpower[i];
                write_access_count_per_bank_lowpower[i]=0;

	        ///XJY multi bank-mode ADD
	        ///XJY multi bank-mode ADD
	        ///XJY multi bank-mode ADD
	        ///XJY multi bank-mode ADD
                wrt[write_adv_count].bank_write_access_count_power9[i] = write_access_count_per_bank_power9[i];
                wrt[write_adv_count].bank_write_access_count_power8[i] = write_access_count_per_bank_power8[i];
                wrt[write_adv_count].bank_write_access_count_power7[i] = write_access_count_per_bank_power7[i];
                wrt[write_adv_count].bank_write_access_count_power6[i] = write_access_count_per_bank_power6[i];
                wrt[write_adv_count].bank_write_access_count_power5[i] = write_access_count_per_bank_power5[i];

                write_access_count_export_power9[i] = write_access_count_per_bank_power9[i];
                write_access_count_export_power8[i] = write_access_count_per_bank_power8[i];
                write_access_count_export_power7[i] = write_access_count_per_bank_power7[i];
                write_access_count_export_power6[i] = write_access_count_per_bank_power6[i];
                write_access_count_export_power5[i] = write_access_count_per_bank_power5[i];

                write_access_count_per_bank_power9[i]=0;
                write_access_count_per_bank_power8[i]=0;
                write_access_count_per_bank_power7[i]=0;
                write_access_count_per_bank_power6[i]=0;
                write_access_count_per_bank_power5[i]=0;
	        ///XJY multi bank-mode ADD ENDS
	        ///XJY multi bank-mode ADD ENDS
	        ///XJY multi bank-mode ADD ENDS
	        ///XJY multi bank-mode ADD ENDS
              }
            ++write_adv_count;
            write_access_count=0;
            write_last_printed_timestamp = write_interval_start_time;
        }
        else {
            if (Sim()->m_bank_modes[read_bank_accessed] == NORMAL_POWER)
            {
                ++write_access_count_per_bank[write_bank_accessed];
            }
            else if (Sim()->m_bank_modes[read_bank_accessed] == LOW_POWER)
            {
                ++write_access_count_per_bank_lowpower[write_bank_accessed];
            }
            else if (Sim()->m_bank_modes[write_bank_accessed] == POWER9)
            {
                ++write_access_count_per_bank_power9[write_bank_accessed];
            }
            else if (Sim()->m_bank_modes[write_bank_accessed] == POWER8)
            {
                ++write_access_count_per_bank_power8[write_bank_accessed];
            }
            else if (Sim()->m_bank_modes[write_bank_accessed] == POWER7)
            {
                ++write_access_count_per_bank_power7[write_bank_accessed];
            }
            else if (Sim()->m_bank_modes[write_bank_accessed] == POWER6)
            {
                ++write_access_count_per_bank_power6[write_bank_accessed];
            }
            else if (Sim()->m_bank_modes[write_bank_accessed] == POWER5)
            {
                ++write_access_count_per_bank_power5[write_bank_accessed];
            }
            ++write_access_count;
        }
    }
}

//  Moved this to a separate function to be used by other files.
UInt32
get_address_bank(IntPtr address, core_id_t requester)
{
    SInt32 memory_controllers_interleaving = 0;
    memory_controllers_interleaving = Sim()->getCfg()->getInt("perf_model/dram/controllers_interleaving");

    UInt32 bank = -1;

    if(TYPE_OF_STACK ==  "3Dmem" || TYPE_OF_STACK == "2.5D") {
        if(ENABLE_CHANNEL_PARTITIONING) {
            bank = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
            return bank;
        }
        else {
            bank = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + MCP_FLAG % NUM_OF_CHANNELS;
            return bank;
        }
    }
    else {
        if(TYPE_OF_STACK == "3D") {
            if(ENABLE_CHANNEL_PARTITIONING)
            {
                bank = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + (requester/memory_controllers_interleaving);
                return bank;
            }
            else {
                bank = (((address & BANK_MASK) >> BANK_OFFSET_IN_PA) & BANKS_PER_CHANNEL) * BANKS_PER_LAYER + MCP_FLAG % (NUM_OF_CHANNELS*1);
                return bank;
            }
        }
        else {
            if(TYPE_OF_STACK ==  "DDR") {
                bank = ((address & BANK_MASK) >> BANK_OFFSET_IN_PA);
                return bank;
            }
            else {
                printf("Invalid type of stack\n");
                return -1;
            }
        }
    }
}
