// Seed: 2835025476
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  reg id_4;
  reg id_5 = id_0;
  always @(posedge id_4)
    if (id_5) id_5 = 1'b0;
    else begin
      id_1 <= id_0;
      id_5 = id_4;
    end
endmodule
