
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 344.598 ; gain = 100.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:50]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mode_reg was removed.  [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element midsum_reg was removed.  [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:186]
WARNING: [Synth 8-6014] Unused sequential element ran_reg was removed.  [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element dis_addr_reg was removed.  [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element r_TX_Done_reg was removed.  [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'top' (1#1) [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 397.957 ; gain = 154.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 397.957 ; gain = 154.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ApeX/mfu_final/mfu_final.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [C:/Users/ApeX/mfu_final/mfu_final.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ApeX/mfu_final/mfu_final.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 741.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 741.145 ; gain = 497.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 741.145 ; gain = 497.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 741.145 ; gain = 497.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'trans_state_reg' in module 'top'
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_rx_start_bit |                              001 |                              001
          s_rx_data_bits |                              010 |                              010
           s_rx_stop_bit |                              011 |                              011
                  s_calc |                              100 |                              100
               s_cleanup |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'trans_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 741.145 ; gain = 497.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   8 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 33    
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   8 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 33    
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][0]' (FDE) to 'ram_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][0]' (FDE) to 'ram_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][0]' (FDE) to 'ram_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][0]' (FDE) to 'ram_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][0]' (FDE) to 'ram_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][0]' (FDE) to 'ram_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][0]' (FDE) to 'ram_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][1]' (FDE) to 'ram_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][1]' (FDE) to 'ram_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][1]' (FDE) to 'ram_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][1]' (FDE) to 'ram_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][1]' (FDE) to 'ram_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][1]' (FDE) to 'ram_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][1]' (FDE) to 'ram_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][2]' (FDE) to 'ram_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][2]' (FDE) to 'ram_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][2]' (FDE) to 'ram_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][2]' (FDE) to 'ram_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][2]' (FDE) to 'ram_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][2]' (FDE) to 'ram_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][2]' (FDE) to 'ram_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][3]' (FDE) to 'ram_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][3]' (FDE) to 'ram_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][3]' (FDE) to 'ram_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][3]' (FDE) to 'ram_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][3]' (FDE) to 'ram_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][3]' (FDE) to 'ram_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][3]' (FDE) to 'ram_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][4]' (FDE) to 'ram_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][4]' (FDE) to 'ram_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][4]' (FDE) to 'ram_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][4]' (FDE) to 'ram_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][4]' (FDE) to 'ram_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][4]' (FDE) to 'ram_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][4]' (FDE) to 'ram_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][5]' (FDE) to 'ram_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][5]' (FDE) to 'ram_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][5]' (FDE) to 'ram_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][5]' (FDE) to 'ram_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][5]' (FDE) to 'ram_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][5]' (FDE) to 'ram_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][5]' (FDE) to 'ram_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][6]' (FDE) to 'ram_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][6]' (FDE) to 'ram_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][6]' (FDE) to 'ram_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][6]' (FDE) to 'ram_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][6]' (FDE) to 'ram_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][6]' (FDE) to 'ram_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][6]' (FDE) to 'ram_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][7]' (FDE) to 'ram_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][7]' (FDE) to 'ram_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][7]' (FDE) to 'ram_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][7]' (FDE) to 'ram_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][7]' (FDE) to 'ram_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][7]' (FDE) to 'ram_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][7]' (FDE) to 'ram_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][8]' (FDE) to 'ram_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][8]' (FDE) to 'ram_reg[14][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][8]' (FDE) to 'ram_reg[12][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][8]' (FDE) to 'ram_reg[11][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][8]' (FDE) to 'ram_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][8]' (FDE) to 'ram_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][8]' (FDE) to 'ram_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][9]' (FDE) to 'ram_reg[15][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][9]' (FDE) to 'ram_reg[14][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][9]' (FDE) to 'ram_reg[12][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][9]' (FDE) to 'ram_reg[11][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][9]' (FDE) to 'ram_reg[10][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][9]' (FDE) to 'ram_reg[9][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][9]' (FDE) to 'ram_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][10]' (FDE) to 'ram_reg[15][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][10]' (FDE) to 'ram_reg[14][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][10]' (FDE) to 'ram_reg[12][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][10]' (FDE) to 'ram_reg[11][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][10]' (FDE) to 'ram_reg[10][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][10]' (FDE) to 'ram_reg[9][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][10]' (FDE) to 'ram_reg[8][10]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][11]' (FDE) to 'ram_reg[15][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][11]' (FDE) to 'ram_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][11]' (FDE) to 'ram_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][11]' (FDE) to 'ram_reg[11][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][11]' (FDE) to 'ram_reg[10][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][11]' (FDE) to 'ram_reg[9][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][11]' (FDE) to 'ram_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][12]' (FDE) to 'ram_reg[15][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][12]' (FDE) to 'ram_reg[14][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][12]' (FDE) to 'ram_reg[12][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][12]' (FDE) to 'ram_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][12]' (FDE) to 'ram_reg[10][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][12]' (FDE) to 'ram_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][12]' (FDE) to 'ram_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][13]' (FDE) to 'ram_reg[15][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][13]' (FDE) to 'ram_reg[14][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[12][13]' (FDE) to 'ram_reg[12][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[11][13]' (FDE) to 'ram_reg[11][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[10][13]' (FDE) to 'ram_reg[10][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[9][13]' (FDE) to 'ram_reg[9][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[8][13]' (FDE) to 'ram_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[15][14]' (FDE) to 'ram_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'ram_copy_reg[14][14]' (FDE) to 'ram_reg[14][14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 750.152 ; gain = 506.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 781.461 ; gain = 537.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Found timing loop:
     0: i_10/i_5483/CO[3] (CARRY4)
     1: i_10/i_5483/S[2] (CARRY4)
     2: i_10/i_2334/O (BUF)
     3: i_10/i_2334/I (BUF)
     4: i_10/i_2333/O (GATE_2_2)
     5: i_10/i_2333/I0 (GATE_2_2)
     6: i_10/i_2323/O (GATE_2_6_XOR)
     7: i_10/i_2323/I0 (GATE_2_6_XOR)
     8: i_10/i_2322/O (GATE_2_14_OR)
     9: i_10/i_2322/I0 (GATE_2_14_OR)
    10: i_10/i_2321/O (GATE_2_2)
    11: i_10/i_2321/I0 (GATE_2_2)
    12: i_10/i_5483/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:156]
Inferred a: "set_disable_timing -from S[2] -to CO[3] i_10/i_5483"
Found timing loop:
     0: i_10/i_5483/CO[3] (CARRY4)
     1: i_10/i_5483/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:156]
Found timing loop:
     0: i_10/i_5483/CO[3] (CARRY4)
     1: i_10/i_5483/CI (CARRY4)
     2: i_10/i_5482/CO[3] (CARRY4)
     3: i_10/i_5482/S[0] (CARRY4)
     4: i_10/i_2232/O (BUF)
     5: i_10/i_2232/I (BUF)
     6: i_10/i_2231/O (GATE_2_2)
     7: i_10/i_2231/I0 (GATE_2_2)
     8: i_10/i_2221/O (GATE_2_6_XOR)
     9: i_10/i_2221/I0 (GATE_2_6_XOR)
    10: i_10/i_2220/O (GATE_2_14_OR)
    11: i_10/i_2220/I0 (GATE_2_14_OR)
    12: i_10/i_2219/O (GATE_2_2)
    13: i_10/i_2219/I0 (GATE_2_2)
    14: i_10/i_5483/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:156]
Inferred a: "set_disable_timing -from CI -to CO[3] i_10/i_5483"
Found timing loop:
     0: i_10/i_5483/CO[3] (CARRY4)
     1: i_10/i_5483/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/ApeX/mfu_final/mfu_final.srcs/sources_1/new/top.vhd:156]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_10/i_2323/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_10/i_2323/O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg[15][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg[10][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg[9][15]) is unused and will be removed from module top.
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2387/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2410/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2245/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \ram[12][0]_i_11 /O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   102|
|3     |LUT1   |     4|
|4     |LUT2   |    62|
|5     |LUT3   |   522|
|6     |LUT4   |   296|
|7     |LUT5   |   531|
|8     |LUT6   |   743|
|9     |MUXF7  |    36|
|10    |MUXF8  |    18|
|11    |FDRE   |   341|
|12    |IBUF   |     7|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2680|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1097.141 ; gain = 853.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1097.141 ; gain = 510.301
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1097.141 ; gain = 853.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 18 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1097.141 ; gain = 866.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/ApeX/mfu_final/mfu_final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1097.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 14:14:00 2018...
