#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_00000138bc7ade00 .scope module, "ram_tb" "ram_tb" 2 28;
 .timescale -9 -11;
v00000138bc653620_0 .var "addr", 8 0;
v00000138bc6536c0_0 .var "addr_buffer", 15 0;
v00000138bc653760_0 .var "clock", 0 0;
v00000138bc653800_0 .var "data_buffer", 63 0;
v00000138bc6538a0_0 .var "rd", 0 0;
v00000138bc653940_0 .net "rdata", 31 0, v00000138bc7ae120_0;  1 drivers
v00000138bc6539e0_0 .var "wdata", 31 0;
v00000138bc653a80_0 .var "wr", 0 0;
S_00000138bc7adf90 .scope module, "ram" "ram" 2 37, 2 3 0, S_00000138bc7ade00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v00000138bc7aae80_0 .net "addr", 8 0, v00000138bc653620_0;  1 drivers
v00000138bc7a6f70_0 .net "clock", 0 0, v00000138bc653760_0;  1 drivers
v00000138bc7abcf0 .array "ram", 0 255, 31 0;
v00000138bc7a6cc0_0 .net "rd", 0 0, v00000138bc6538a0_0;  1 drivers
v00000138bc7ae120_0 .var "rdata", 31 0;
v00000138bc7ae1c0_0 .net "wdata", 31 0, v00000138bc6539e0_0;  1 drivers
v00000138bc653580_0 .net "wr", 0 0, v00000138bc653a80_0;  1 drivers
E_00000138bc65d520 .event posedge, v00000138bc7a6f70_0;
    .scope S_00000138bc7adf90;
T_0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000138bc7ae120_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000138bc7adf90;
T_1 ;
    %wait E_00000138bc65d520;
    %load/vec4 v00000138bc653580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000138bc7ae1c0_0;
    %load/vec4 v00000138bc7aae80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138bc7abcf0, 0, 4;
T_1.0 ;
    %load/vec4 v00000138bc7a6cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000138bc7aae80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000138bc7abcf0, 4;
    %assign/vec4 v00000138bc7ae120_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v00000138bc7ae120_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000138bc7ade00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138bc653760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138bc6538a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000138bc653620_0, 0;
    %pushi/vec4 574947328, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000138bc653800_0, 4, 32;
    %pushi/vec4 284164112, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000138bc653800_0, 4, 32;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000138bc6536c0_0, 0, 16;
    %load/vec4 v00000138bc6536c0_0;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %assign/vec4 v00000138bc653620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138bc653a80_0, 0;
    %load/vec4 v00000138bc653800_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000138bc6539e0_0, 0;
    %delay 2000, 0;
    %load/vec4 v00000138bc6536c0_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %assign/vec4 v00000138bc653620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138bc653a80_0, 0;
    %load/vec4 v00000138bc653800_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000138bc6539e0_0, 0;
    %delay 2000, 0;
    %load/vec4 v00000138bc6536c0_0;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %assign/vec4 v00000138bc653620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138bc653a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000138bc6539e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138bc6538a0_0, 0;
    %delay 2000, 0;
    %load/vec4 v00000138bc6536c0_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %assign/vec4 v00000138bc653620_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138bc6538a0_0, 0;
    %load/vec4 v00000138bc6536c0_0;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %assign/vec4 v00000138bc653620_0, 0;
    %delay 5000, 0;
    %vpi_call 2 56 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000138bc7ade00;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v00000138bc653760_0;
    %inv;
    %store/vec4 v00000138bc653760_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000138bc7ade00;
T_4 ;
    %vpi_call 2 60 "$dumpfile", "tb/ram_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\ram.v";
