
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../../biswa/SPEC2017Traces/654.roms_s-1613B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize DRRIP state for L2C
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2914341 heartbeat IPC: 3.43131 cumulative IPC: 3.43131 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5828653 heartbeat IPC: 3.43134 cumulative IPC: 3.43132 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8742816 heartbeat IPC: 3.43152 cumulative IPC: 3.43139 (Simulation time: 0 hr 7 min 1 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11657064 heartbeat IPC: 3.43142 cumulative IPC: 3.4314 (Simulation time: 0 hr 9 min 23 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15202320 heartbeat IPC: 2.82067 cumulative IPC: 3.28897 (Simulation time: 0 hr 11 min 37 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 15202320 (Simulation time: 0 hr 11 min 37 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 32547610 heartbeat IPC: 0.576525 cumulative IPC: 0.576525 (Simulation time: 0 hr 14 min 1 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 49853661 heartbeat IPC: 0.577833 cumulative IPC: 0.577178 (Simulation time: 0 hr 16 min 48 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 66980125 heartbeat IPC: 0.583892 cumulative IPC: 0.579399 (Simulation time: 0 hr 19 min 1 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 84039169 heartbeat IPC: 0.586199 cumulative IPC: 0.581084 (Simulation time: 0 hr 21 min 17 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 101086640 heartbeat IPC: 0.586597 cumulative IPC: 0.582178 (Simulation time: 0 hr 23 min 44 sec) 
Finished CPU 0 instructions: 50000001 cycles: 85884321 cumulative IPC: 0.582178 (Simulation time: 0 hr 23 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.582178 instructions: 50000001 cycles: 85884321
ITLB TOTAL     ACCESS:    7482188  HIT:    7482180  MISS:          8  HIT %:    99.9999  MISS %: 0.000106921   MPKI: 0.00016
ITLB LOAD TRANSLATION ACCESS:    7482188  HIT:    7482180  MISS:          8  HIT %:    99.9999  MISS %: 0.000106921   MPKI: 0.00016
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 283.75 cycles
ITLB RQ	ACCESS:    9853584	FORWARD:          0	MERGED:    2371396	TO_CACHE:    7482188

Revised Interactions: positive negative neutral
ITLB_interactions 0 0 0 -nan -nan -nan
ITLB_positive -nan -nan -nan
ITLB_negative -nan -nan -nan -nan -nan
ITLB_neutral -nan -nan -nan
DTLB TOTAL     ACCESS:    9945825  HIT:    9944570  MISS:       1255  HIT %:    99.9874  MISS %:  0.0126184   MPKI: 0.0251
DTLB LOAD TRANSLATION ACCESS:    9945825  HIT:    9944570  MISS:       1255  HIT %:    99.9874  MISS %:  0.0126184   MPKI: 0.0251
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 77.5227 cycles
DTLB RQ	ACCESS:   11921848	FORWARD:          0	MERGED:    1975969	TO_CACHE:    9945879

Revised Interactions: positive negative neutral
DTLB_interactions 0 0 0 -nan -nan -nan
DTLB_positive -nan -nan -nan
DTLB_negative -nan -nan -nan -nan -nan
DTLB_neutral -nan -nan -nan
STLB TOTAL     ACCESS:       1263  HIT:          0  MISS:       1263  HIT %:          0  MISS %:        100   MPKI: 0.02526
STLB LOAD TRANSLATION ACCESS:       1263  HIT:          0  MISS:       1263  HIT %:          0  MISS %:        100   MPKI: 0.02526
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 69.829 cycles
STLB RQ	ACCESS:       1263	FORWARD:          0	MERGED:          0	TO_CACHE:       1263

Revised Interactions: positive negative neutral
STLB_interactions 0 0 0 -nan -nan -nan
STLB_positive -nan -nan -nan
STLB_negative -nan -nan -nan -nan -nan
STLB_neutral -nan -nan -nan
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11875707  HIT:   11817741  MISS:      57966  HIT %:    99.5119  MISS %:   0.488106   MPKI: 1.15932
L1D LOAD      ACCESS:    6950556  HIT:    6915687  MISS:      34869  HIT %:    99.4983  MISS %:   0.501672   MPKI: 0.69738
L1D RFO       ACCESS:    4925151  HIT:    4902054  MISS:      23097  HIT %:     99.531  MISS %:    0.46896   MPKI: 0.46194
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 181.719 cycles
L1D RQ	ACCESS:    9845854	FORWARD:          0	MERGED:    2826004	TO_CACHE:    6996617
L1D WQ	ACCESS:    5290946	FORWARD:      23233	MERGED:     365715	TO_CACHE:    4925231

Revised Interactions: positive negative neutral
L1D_interactions 0 0 0 -nan -nan -nan
L1D_positive -nan -nan -nan
L1D_negative -nan -nan -nan -nan -nan
L1D_neutral -nan -nan -nan
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9853562  HIT:    9853456  MISS:        106  HIT %:    99.9989  MISS %: 0.00107575   MPKI: 0.00212
L1I LOAD      ACCESS:    9853562  HIT:    9853456  MISS:        106  HIT %:    99.9989  MISS %: 0.00107575   MPKI: 0.00212
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 174.132 cycles
L1I RQ	ACCESS:   14418752	FORWARD:          0	MERGED:    4565168	TO_CACHE:    9853584

Revised Interactions: positive negative neutral
L1I_interactions 0 0 0 -nan -nan -nan
L1I_positive -nan -nan -nan
L1I_negative -nan -nan -nan -nan -nan
L1I_neutral -nan -nan -nan
BTB TOTAL     ACCESS:    3280393  HIT:    2915465  MISS:     364928  HIT %:    88.8755  MISS %:    11.1245   MPKI: 7.29856
BTB BRANCH_DIRECT_JUMP	ACCESS:     365125  HIT:     365095  MISS:         30
BTB BRANCH_INDIRECT	ACCESS:         16  HIT:         15  MISS:          1
BTB BRANCH_CONDITIONAL	ACCESS:    1456318  HIT:    1456228  MISS:         90
BTB BRANCH_DIRECT_CALL	ACCESS:     729466  HIT:     729429  MISS:         37
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     729468  HIT:     364698  MISS:     364770
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:      82430  HIT:      23935  MISS:      58495  HIT %:    29.0368  MISS %:    70.9632   MPKI: 1.1699
L2C LOAD      ACCESS:      34975  HIT:          0  MISS:      34975  HIT %:          0  MISS %:        100   MPKI: 0.6995
L2C DATA LOAD MPKI: 0.69738
L2C INSTRUCTION LOAD MPKI: 0.00212
L2C RFO       ACCESS:      23097  HIT:          0  MISS:      23097  HIT %:          0  MISS %:        100   MPKI: 0.46194
L2C WRITEBACK ACCESS:      23095  HIT:      22862  MISS:        233  HIT %:    98.9911  MISS %:    1.00888   MPKI: 0.00466
L2C LOAD TRANSLATION ACCESS:       1263  HIT:       1073  MISS:        190  HIT %:    84.9565  MISS %:    15.0435   MPKI: 0.0038
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 166.16 cycles
L2C RQ	ACCESS:      59335	FORWARD:          0	MERGED:          0	TO_CACHE:      59335
L2C WQ	ACCESS:      23095	FORWARD:          0	MERGED:          0	TO_CACHE:      23095

Revised Interactions: positive negative neutral
L2C_interactions 0 0 0 -nan -nan -nan
L2C_positive -nan -nan -nan
L2C_negative -nan -nan -nan -nan -nan
L2C_neutral -nan -nan -nan
L2C Instructions Evicting Data 106
L2C Translations Evicting Data 187
L2C Data Evicting Data 57603
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 3
L2C Data Evicting Instructions 140
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 223
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL5_interactions 0 0 0 -nan -nan -nan
PSCL5_positive -nan -nan -nan
PSCL5_negative -nan -nan -nan -nan -nan
PSCL5_neutral -nan -nan -nan
PSCL4 TOTAL     ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL4_interactions 0 0 0 -nan -nan -nan
PSCL4_positive -nan -nan -nan
PSCL4_negative -nan -nan -nan -nan -nan
PSCL4_neutral -nan -nan -nan
PSCL3 TOTAL     ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL3_interactions 0 0 0 -nan -nan -nan
PSCL3_positive -nan -nan -nan
PSCL3_negative -nan -nan -nan -nan -nan
PSCL3_neutral -nan -nan -nan
PSCL2 TOTAL     ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL2_interactions 0 0 0 -nan -nan -nan
PSCL2_positive -nan -nan -nan
PSCL2_negative -nan -nan -nan -nan -nan
PSCL2_neutral -nan -nan -nan
LLC TOTAL     ACCESS:      81270  HIT:      22967  MISS:      58303  HIT %:    28.2601  MISS %:    71.7399   MPKI: 1.16606
LLC LOAD      ACCESS:      34975  HIT:          2  MISS:      34973  HIT %: 0.00571837  MISS %:    99.9943   MPKI: 0.69946
LLC RFO       ACCESS:      23097  HIT:          1  MISS:      23096  HIT %: 0.00432957  MISS %:    99.9957   MPKI: 0.46192
LLC WRITEBACK ACCESS:      23008  HIT:      22962  MISS:         46  HIT %:    99.8001  MISS %:    0.19993   MPKI: 0.00092
LLC LOAD TRANSLATION ACCESS:        190  HIT:          2  MISS:        188  HIT %:    1.05263  MISS %:    98.9474   MPKI: 0.00376
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 136.726 cycles
LLC RQ	ACCESS:      58262	FORWARD:          0	MERGED:          0	TO_CACHE:      58262
LLC WQ	ACCESS:      23008	FORWARD:          0	MERGED:          0	TO_CACHE:      23008

Revised Interactions: positive negative neutral
LLC_interactions 0 0 0 -nan -nan -nan
LLC_positive -nan -nan -nan
LLC_negative -nan -nan -nan -nan -nan
LLC_neutral -nan -nan -nan
LLC Dense regions hint to LLC: 0

RAW hits: 1469373
Loads Generated: 11315228
Loads sent to L1D: 9845854
Stores Generated: 5290943
Stores sent to L1D: 5290946
Major fault: 0 Minor fault: 4460
Allocated PAGES: 4460

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      19340  ROW_BUFFER_MISS:      38917
 DBUS_CONGESTED:          1
 WQ ROW_BUFFER_HIT:       1792  ROW_BUFFER_MISS:      19807  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 75862300
0banks busy for write cycles: 19992
1banks busy for read cycles: 6735301
1banks busy for write cycles: 3167078
2banks busy for read cycles: 34247
2banks busy for write cycles: 61951
3banks busy for read cycles: 253
3banks busy for write cycles: 2101
4banks busy for read cycles: 0
4banks busy for write cycles: 588
5banks busy for read cycles: 0
5banks busy for write cycles: 380
6banks busy for read cycles: 0
6banks busy for write cycles: 131
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.963% MPKI: 0.0378 Average ROB Occupancy at Mispredict: 31.2132
Branch types
NOT_BRANCH: 44889285 89.7786%
BRANCH_DIRECT_JUMP: 365125 0.73025%
BRANCH_INDIRECT: 16 3.2e-05%
BRANCH_CONDITIONAL: 3286278 6.57256%
BRANCH_DIRECT_CALL: 729466 1.45893%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 729468 1.45894%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 4460
