<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › h8300 › include › asm › regs267x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>regs267x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* internal Peripherals Register address define */</span>
<span class="cm">/* CPU: H8/306x                                 */</span>

<span class="cp">#if !defined(__REGS_H8S267x__)</span>
<span class="cp">#define __REGS_H8S267x__ </span>

<span class="cp">#if defined(__KERNEL__)</span>

<span class="cp">#define DASTCR 0xFEE01A</span>
<span class="cp">#define DADR0  0xFFFFA4</span>
<span class="cp">#define DADR1  0xFFFFA5</span>
<span class="cp">#define DACR01 0xFFFFA6</span>
<span class="cp">#define DADR2  0xFFFFA8</span>
<span class="cp">#define DADR3  0xFFFFA9</span>
<span class="cp">#define DACR23 0xFFFFAA</span>

<span class="cp">#define ADDRA  0xFFFF90</span>
<span class="cp">#define ADDRAH 0xFFFF90</span>
<span class="cp">#define ADDRAL 0xFFFF91</span>
<span class="cp">#define ADDRB  0xFFFF92</span>
<span class="cp">#define ADDRBH 0xFFFF92</span>
<span class="cp">#define ADDRBL 0xFFFF93</span>
<span class="cp">#define ADDRC  0xFFFF94</span>
<span class="cp">#define ADDRCH 0xFFFF94</span>
<span class="cp">#define ADDRCL 0xFFFF95</span>
<span class="cp">#define ADDRD  0xFFFF96</span>
<span class="cp">#define ADDRDH 0xFFFF96</span>
<span class="cp">#define ADDRDL 0xFFFF97</span>
<span class="cp">#define ADDRE  0xFFFF98</span>
<span class="cp">#define ADDREH 0xFFFF98</span>
<span class="cp">#define ADDREL 0xFFFF99</span>
<span class="cp">#define ADDRF  0xFFFF9A</span>
<span class="cp">#define ADDRFH 0xFFFF9A</span>
<span class="cp">#define ADDRFL 0xFFFF9B</span>
<span class="cp">#define ADDRG  0xFFFF9C</span>
<span class="cp">#define ADDRGH 0xFFFF9C</span>
<span class="cp">#define ADDRGL 0xFFFF9D</span>
<span class="cp">#define ADDRH  0xFFFF9E</span>
<span class="cp">#define ADDRHH 0xFFFF9E</span>
<span class="cp">#define ADDRHL 0xFFFF9F</span>

<span class="cp">#define ADCSR  0xFFFFA0</span>
<span class="cp">#define ADCR   0xFFFFA1</span>

<span class="cp">#define ABWCR  0xFFFEC0</span>
<span class="cp">#define ASTCR  0xFFFEC1</span>
<span class="cp">#define WTCRAH 0xFFFEC2</span>
<span class="cp">#define WTCRAL 0xFFFEC3</span>
<span class="cp">#define WTCRBH 0xFFFEC4</span>
<span class="cp">#define WTCRBL 0xFFFEC5</span>
<span class="cp">#define RDNCR  0xFFFEC6</span>
<span class="cp">#define CSACRH 0xFFFEC8</span>
<span class="cp">#define CSACRL 0xFFFEC9</span>
<span class="cp">#define BROMCRH 0xFFFECA</span>
<span class="cp">#define BROMCRL 0xFFFECB</span>
<span class="cp">#define BCR    0xFFFECC</span>
<span class="cp">#define DRAMCR 0xFFFED0</span>
<span class="cp">#define DRACCR 0xFFFED2</span>
<span class="cp">#define REFCR  0xFFFED4</span>
<span class="cp">#define RTCNT  0xFFFED6</span>
<span class="cp">#define RTCOR  0xFFFED7</span>

<span class="cp">#define MAR0AH  0xFFFEE0</span>
<span class="cp">#define MAR0AL  0xFFFEE2</span>
<span class="cp">#define IOAR0A  0xFFFEE4</span>
<span class="cp">#define ETCR0A  0xFFFEE6</span>
<span class="cp">#define MAR0BH  0xFFFEE8</span>
<span class="cp">#define MAR0BL  0xFFFEEA</span>
<span class="cp">#define IOAR0B  0xFFFEEC</span>
<span class="cp">#define ETCR0B  0xFFFEEE</span>
<span class="cp">#define MAR1AH  0xFFFEF0</span>
<span class="cp">#define MAR1AL  0xFFFEF2</span>
<span class="cp">#define IOAR1A  0xFFFEF4</span>
<span class="cp">#define ETCR1A  0xFFFEF6</span>
<span class="cp">#define MAR1BH  0xFFFEF8</span>
<span class="cp">#define MAR1BL  0xFFFEFA</span>
<span class="cp">#define IOAR1B  0xFFFEFC</span>
<span class="cp">#define ETCR1B  0xFFFEFE</span>
<span class="cp">#define DMAWER  0xFFFF20</span>
<span class="cp">#define DMATCR  0xFFFF21</span>
<span class="cp">#define DMACR0A 0xFFFF22</span>
<span class="cp">#define DMACR0B 0xFFFF23</span>
<span class="cp">#define DMACR1A 0xFFFF24</span>
<span class="cp">#define DMACR1B 0xFFFF25</span>
<span class="cp">#define DMABCRH 0xFFFF26</span>
<span class="cp">#define DMABCRL 0xFFFF27</span>

<span class="cp">#define EDSAR0  0xFFFDC0</span>
<span class="cp">#define EDDAR0  0xFFFDC4</span>
<span class="cp">#define EDTCR0  0xFFFDC8</span>
<span class="cp">#define EDMDR0  0xFFFDCC</span>
<span class="cp">#define EDMDR0H 0xFFFDCC</span>
<span class="cp">#define EDMDR0L 0xFFFDCD</span>
<span class="cp">#define EDACR0  0xFFFDCE</span>
<span class="cp">#define EDSAR1  0xFFFDD0</span>
<span class="cp">#define EDDAR1  0xFFFDD4</span>
<span class="cp">#define EDTCR1  0xFFFDD8</span>
<span class="cp">#define EDMDR1  0xFFFDDC</span>
<span class="cp">#define EDMDR1H 0xFFFDDC</span>
<span class="cp">#define EDMDR1L 0xFFFDDD</span>
<span class="cp">#define EDACR1  0xFFFDDE</span>
<span class="cp">#define EDSAR2  0xFFFDE0</span>
<span class="cp">#define EDDAR2  0xFFFDE4</span>
<span class="cp">#define EDTCR2  0xFFFDE8</span>
<span class="cp">#define EDMDR2  0xFFFDEC</span>
<span class="cp">#define EDMDR2H 0xFFFDEC</span>
<span class="cp">#define EDMDR2L 0xFFFDED</span>
<span class="cp">#define EDACR2  0xFFFDEE</span>
<span class="cp">#define EDSAR3  0xFFFDF0</span>
<span class="cp">#define EDDAR3  0xFFFDF4</span>
<span class="cp">#define EDTCR3  0xFFFDF8</span>
<span class="cp">#define EDMDR3  0xFFFDFC</span>
<span class="cp">#define EDMDR3H 0xFFFDFC</span>
<span class="cp">#define EDMDR3L 0xFFFDFD</span>
<span class="cp">#define EDACR3  0xFFFDFE</span>

<span class="cp">#define IPRA  0xFFFE00</span>
<span class="cp">#define IPRB  0xFFFE02</span>
<span class="cp">#define IPRC  0xFFFE04</span>
<span class="cp">#define IPRD  0xFFFE06</span>
<span class="cp">#define IPRE  0xFFFE08</span>
<span class="cp">#define IPRF  0xFFFE0A</span>
<span class="cp">#define IPRG  0xFFFE0C</span>
<span class="cp">#define IPRH  0xFFFE0E</span>
<span class="cp">#define IPRI  0xFFFE10</span>
<span class="cp">#define IPRJ  0xFFFE12</span>
<span class="cp">#define IPRK  0xFFFE14</span>
<span class="cp">#define ITSR  0xFFFE16</span>
<span class="cp">#define SSIER 0xFFFE18</span>
<span class="cp">#define ISCRH 0xFFFE1A</span>
<span class="cp">#define ISCRL 0xFFFE1C</span>

<span class="cp">#define INTCR 0xFFFF31</span>
<span class="cp">#define IER   0xFFFF32</span>
<span class="cp">#define IERH  0xFFFF32</span>
<span class="cp">#define IERL  0xFFFF33</span>
<span class="cp">#define ISR   0xFFFF34</span>
<span class="cp">#define ISRH  0xFFFF34</span>
<span class="cp">#define ISRL  0xFFFF35</span>

<span class="cp">#define P1DDR 0xFFFE20</span>
<span class="cp">#define P2DDR 0xFFFE21</span>
<span class="cp">#define P3DDR 0xFFFE22</span>
<span class="cp">#define P4DDR 0xFFFE23</span>
<span class="cp">#define P5DDR 0xFFFE24</span>
<span class="cp">#define P6DDR 0xFFFE25</span>
<span class="cp">#define P7DDR 0xFFFE26</span>
<span class="cp">#define P8DDR 0xFFFE27</span>
<span class="cp">#define P9DDR 0xFFFE28</span>
<span class="cp">#define PADDR 0xFFFE29</span>
<span class="cp">#define PBDDR 0xFFFE2A</span>
<span class="cp">#define PCDDR 0xFFFE2B</span>
<span class="cp">#define PDDDR 0xFFFE2C</span>
<span class="cp">#define PEDDR 0xFFFE2D</span>
<span class="cp">#define PFDDR 0xFFFE2E</span>
<span class="cp">#define PGDDR 0xFFFE2F</span>
<span class="cp">#define PHDDR 0xFFFF74</span>

<span class="cp">#define PFCR0 0xFFFE32</span>
<span class="cp">#define PFCR1 0xFFFE33</span>
<span class="cp">#define PFCR2 0xFFFE34</span>

<span class="cp">#define PAPCR 0xFFFE36</span>
<span class="cp">#define PBPCR 0xFFFE37</span>
<span class="cp">#define PCPCR 0xFFFE38</span>
<span class="cp">#define PDPCR 0xFFFE39</span>
<span class="cp">#define PEPCR 0xFFFE3A</span>

<span class="cp">#define P3ODR 0xFFFE3C</span>
<span class="cp">#define PAODR 0xFFFE3D</span>

<span class="cp">#define P1DR  0xFFFF60</span>
<span class="cp">#define P2DR  0xFFFF61</span>
<span class="cp">#define P3DR  0xFFFF62</span>
<span class="cp">#define P4DR  0xFFFF63</span>
<span class="cp">#define P5DR  0xFFFF64</span>
<span class="cp">#define P6DR  0xFFFF65</span>
<span class="cp">#define P7DR  0xFFFF66</span>
<span class="cp">#define P8DR  0xFFFF67</span>
<span class="cp">#define P9DR  0xFFFF68</span>
<span class="cp">#define PADR  0xFFFF69</span>
<span class="cp">#define PBDR  0xFFFF6A</span>
<span class="cp">#define PCDR  0xFFFF6B</span>
<span class="cp">#define PDDR  0xFFFF6C</span>
<span class="cp">#define PEDR  0xFFFF6D</span>
<span class="cp">#define PFDR  0xFFFF6E</span>
<span class="cp">#define PGDR  0xFFFF6F</span>
<span class="cp">#define PHDR  0xFFFF72</span>

<span class="cp">#define PORT1 0xFFFF50</span>
<span class="cp">#define PORT2 0xFFFF51</span>
<span class="cp">#define PORT3 0xFFFF52</span>
<span class="cp">#define PORT4 0xFFFF53</span>
<span class="cp">#define PORT5 0xFFFF54</span>
<span class="cp">#define PORT6 0xFFFF55</span>
<span class="cp">#define PORT7 0xFFFF56</span>
<span class="cp">#define PORT8 0xFFFF57</span>
<span class="cp">#define PORT9 0xFFFF58</span>
<span class="cp">#define PORTA 0xFFFF59</span>
<span class="cp">#define PORTB 0xFFFF5A</span>
<span class="cp">#define PORTC 0xFFFF5B</span>
<span class="cp">#define PORTD 0xFFFF5C</span>
<span class="cp">#define PORTE 0xFFFF5D</span>
<span class="cp">#define PORTF 0xFFFF5E</span>
<span class="cp">#define PORTG 0xFFFF5F</span>
<span class="cp">#define PORTH 0xFFFF70</span>

<span class="cp">#define PCR   0xFFFF46</span>
<span class="cp">#define PMR   0xFFFF47</span>
<span class="cp">#define NDERH 0xFFFF48</span>
<span class="cp">#define NDERL 0xFFFF49</span>
<span class="cp">#define PODRH 0xFFFF4A</span>
<span class="cp">#define PODRL 0xFFFF4B</span>
<span class="cp">#define NDRH1 0xFFFF4C</span>
<span class="cp">#define NDRL1 0xFFFF4D</span>
<span class="cp">#define NDRH2 0xFFFF4E</span>
<span class="cp">#define NDRL2 0xFFFF4F</span>

<span class="cp">#define SMR0  0xFFFF78</span>
<span class="cp">#define BRR0  0xFFFF79</span>
<span class="cp">#define SCR0  0xFFFF7A</span>
<span class="cp">#define TDR0  0xFFFF7B</span>
<span class="cp">#define SSR0  0xFFFF7C</span>
<span class="cp">#define RDR0  0xFFFF7D</span>
<span class="cp">#define SCMR0 0xFFFF7E</span>
<span class="cp">#define SMR1  0xFFFF80</span>
<span class="cp">#define BRR1  0xFFFF81</span>
<span class="cp">#define SCR1  0xFFFF82</span>
<span class="cp">#define TDR1  0xFFFF83</span>
<span class="cp">#define SSR1  0xFFFF84</span>
<span class="cp">#define RDR1  0xFFFF85</span>
<span class="cp">#define SCMR1 0xFFFF86</span>
<span class="cp">#define SMR2  0xFFFF88</span>
<span class="cp">#define BRR2  0xFFFF89</span>
<span class="cp">#define SCR2  0xFFFF8A</span>
<span class="cp">#define TDR2  0xFFFF8B</span>
<span class="cp">#define SSR2  0xFFFF8C</span>
<span class="cp">#define RDR2  0xFFFF8D</span>
<span class="cp">#define SCMR2 0xFFFF8E</span>

<span class="cp">#define IRCR0 0xFFFE1E</span>
<span class="cp">#define SEMR  0xFFFDA8</span>

<span class="cp">#define MDCR    0xFFFF3E</span>
<span class="cp">#define SYSCR   0xFFFF3D</span>
<span class="cp">#define MSTPCRH 0xFFFF40</span>
<span class="cp">#define MSTPCRL 0xFFFF41</span>
<span class="cp">#define FLMCR1  0xFFFFC8</span>
<span class="cp">#define FLMCR2  0xFFFFC9</span>
<span class="cp">#define EBR1    0xFFFFCA</span>
<span class="cp">#define EBR2    0xFFFFCB</span>
<span class="cp">#define CTGARC_RAMCR   0xFFFECE</span>
<span class="cp">#define SBYCR   0xFFFF3A</span>
<span class="cp">#define SCKCR   0xFFFF3B</span>
<span class="cp">#define PLLCR   0xFFFF45</span>

<span class="cp">#define TSTR   0xFFFFC0</span>
<span class="cp">#define TSNC   0XFFFFC1</span>

<span class="cp">#define TCR0   0xFFFFD0</span>
<span class="cp">#define TMDR0  0xFFFFD1</span>
<span class="cp">#define TIORH0 0xFFFFD2</span>
<span class="cp">#define TIORL0 0xFFFFD3</span>
<span class="cp">#define TIER0  0xFFFFD4</span>
<span class="cp">#define TSR0   0xFFFFD5</span>
<span class="cp">#define TCNT0  0xFFFFD6</span>
<span class="cp">#define GRA0   0xFFFFD8</span>
<span class="cp">#define GRB0   0xFFFFDA</span>
<span class="cp">#define GRC0   0xFFFFDC</span>
<span class="cp">#define GRD0   0xFFFFDE</span>
<span class="cp">#define TCR1   0xFFFFE0</span>
<span class="cp">#define TMDR1  0xFFFFE1</span>
<span class="cp">#define TIORH1 0xFFFFE2</span>
<span class="cp">#define TIORL1 0xFFFFE3</span>
<span class="cp">#define TIER1  0xFFFFE4</span>
<span class="cp">#define TSR1   0xFFFFE5</span>
<span class="cp">#define TCNT1  0xFFFFE6</span>
<span class="cp">#define GRA1   0xFFFFE8</span>
<span class="cp">#define GRB1   0xFFFFEA</span>
<span class="cp">#define TCR2   0xFFFFF0</span>
<span class="cp">#define TMDR2  0xFFFFF1</span>
<span class="cp">#define TIORH2 0xFFFFF2</span>
<span class="cp">#define TIORL2 0xFFFFF3</span>
<span class="cp">#define TIER2  0xFFFFF4</span>
<span class="cp">#define TSR2   0xFFFFF5</span>
<span class="cp">#define TCNT2  0xFFFFF6</span>
<span class="cp">#define GRA2   0xFFFFF8</span>
<span class="cp">#define GRB2   0xFFFFFA</span>
<span class="cp">#define TCR3   0xFFFE80</span>
<span class="cp">#define TMDR3  0xFFFE81</span>
<span class="cp">#define TIORH3 0xFFFE82</span>
<span class="cp">#define TIORL3 0xFFFE83</span>
<span class="cp">#define TIER3  0xFFFE84</span>
<span class="cp">#define TSR3   0xFFFE85</span>
<span class="cp">#define TCNT3  0xFFFE86</span>
<span class="cp">#define GRA3   0xFFFE88</span>
<span class="cp">#define GRB3   0xFFFE8A</span>
<span class="cp">#define GRC3   0xFFFE8C</span>
<span class="cp">#define GRD3   0xFFFE8E</span>
<span class="cp">#define TCR4   0xFFFE90</span>
<span class="cp">#define TMDR4  0xFFFE91</span>
<span class="cp">#define TIORH4 0xFFFE92</span>
<span class="cp">#define TIORL4 0xFFFE93</span>
<span class="cp">#define TIER4  0xFFFE94</span>
<span class="cp">#define TSR4   0xFFFE95</span>
<span class="cp">#define TCNT4  0xFFFE96</span>
<span class="cp">#define GRA4   0xFFFE98</span>
<span class="cp">#define GRB4   0xFFFE9A</span>
<span class="cp">#define TCR5   0xFFFEA0</span>
<span class="cp">#define TMDR5  0xFFFEA1</span>
<span class="cp">#define TIORH5 0xFFFEA2</span>
<span class="cp">#define TIORL5 0xFFFEA3</span>
<span class="cp">#define TIER5  0xFFFEA4</span>
<span class="cp">#define TSR5   0xFFFEA5</span>
<span class="cp">#define TCNT5  0xFFFEA6</span>
<span class="cp">#define GRA5   0xFFFEA8</span>
<span class="cp">#define GRB5   0xFFFEAA</span>

<span class="cp">#define _8TCR0   0xFFFFB0</span>
<span class="cp">#define _8TCR1   0xFFFFB1</span>
<span class="cp">#define _8TCSR0  0xFFFFB2</span>
<span class="cp">#define _8TCSR1  0xFFFFB3</span>
<span class="cp">#define _8TCORA0 0xFFFFB4</span>
<span class="cp">#define _8TCORA1 0xFFFFB5</span>
<span class="cp">#define _8TCORB0 0xFFFFB6</span>
<span class="cp">#define _8TCORB1 0xFFFFB7</span>
<span class="cp">#define _8TCNT0  0xFFFFB8</span>
<span class="cp">#define _8TCNT1  0xFFFFB9</span>

<span class="cp">#define TCSR    0xFFFFBC</span>
<span class="cp">#define TCNT    0xFFFFBD</span>
<span class="cp">#define RSTCSRW 0xFFFFBE</span>
<span class="cp">#define RSTCSRR 0xFFFFBF</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __REGS_H8S267x__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
