# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteManager.v" \
"../../../../../Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteSupporter.v" \
"../../../../SPI_periph.srcs/sources_1/new/Axi4Lite_SPI.v" \
"../../../../SPI_periph.srcs/sim_1/new/Axi4Lite_SPI_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
