INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Audio_Capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:108]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:112]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:113]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk6p25m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk6p25m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/fclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fclock
WARNING: [VRFC 10-1315] redeclaration of ansi port newclock is not allowed [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/fclock.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/linearshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linearshift
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/linearshift.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/my_border.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_border
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-2458] undeclared symbol bar, assumed default net type wire [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:37]
ERROR: [VRFC 10-2071] bar is already implicitly declared on line 37 [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:45]
ERROR: [VRFC 10-2787] module Top_Student ignored due to previous errors [C:/Users/janey/Documents/NUS/y1s2/EERUN.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
