
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001b4c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00401b4c  00401b4c  00011b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ec4  20400000  00401b54  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000b0  20400ec4  00402a18  00020ec4  2**2
                  ALLOC
  4 .stack        00002004  20400f74  00402ac8  00020ec4  2**0
                  ALLOC
  5 .heap         00000200  20402f78  00404acc  00020ec4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020ec4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020ef2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ab2e  00000000  00000000  00020f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000156f  00000000  00000000  0002ba79  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003532  00000000  00000000  0002cfe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000610  00000000  00000000  0003051a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000005b0  00000000  00000000  00030b2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c227  00000000  00000000  000310da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006ade  00000000  00000000  0004d301  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000893a6  00000000  00000000  00053ddf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001ae0  00000000  00000000  000dd188  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 2f 40 20 dd 0d 40 00 8d 0e 40 00 8d 0e 40 00     x/@ ..@...@...@.
  400010:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	8d 0e 40 00 8d 0e 40 00 00 00 00 00 8d 0e 40 00     ..@...@.......@.
  40003c:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  40004c:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  40005c:	8d 0e 40 00 8d 0e 40 00 00 00 00 00 95 09 40 00     ..@...@.......@.
  40006c:	ad 09 40 00 c5 09 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  40007c:	8d 0e 40 00 dd 09 40 00 f5 09 40 00 8d 0e 40 00     ..@...@...@...@.
  40008c:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  40009c:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  4000ac:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  4000bc:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  4000cc:	8d 0e 40 00 00 00 00 00 8d 0e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  4000ec:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  4000fc:	8d 0e 40 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ..@...@...@...@.
  40010c:	8d 0e 40 00 8d 0e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8d 0e 40 00 8d 0e 40 00 8d 0e 40 00     ......@...@...@.
  40012c:	8d 0e 40 00 8d 0e 40 00 00 00 00 00 8d 0e 40 00     ..@...@.......@.
  40013c:	8d 0e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400ec4 	.word	0x20400ec4
  40015c:	00000000 	.word	0x00000000
  400160:	00401b54 	.word	0x00401b54

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401b54 	.word	0x00401b54
  4001a0:	20400ec8 	.word	0x20400ec8
  4001a4:	00401b54 	.word	0x00401b54
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400b0d 	.word	0x00400b0d
  40022c:	00400b79 	.word	0x00400b79
  400230:	00400be9 	.word	0x00400be9

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b45 	.word	0x00400b45
  4002a0:	00400c61 	.word	0x00400c61

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400c7d 	.word	0x00400c7d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400c99 	.word	0x00400c99
  400418:	00400cb5 	.word	0x00400cb5

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00400ffd 	.word	0x00400ffd
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400a0d 	.word	0x00400a0d
  40051c:	00400a89 	.word	0x00400a89
  400520:	00400e95 	.word	0x00400e95
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400598:	68bb      	ldr	r3, [r7, #8]
  40059a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40059e:	d003      	beq.n	4005a8 <pio_get+0x1c>
  4005a0:	68bb      	ldr	r3, [r7, #8]
  4005a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005a6:	d103      	bne.n	4005b0 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  4005a8:	68fb      	ldr	r3, [r7, #12]
  4005aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4005ac:	617b      	str	r3, [r7, #20]
  4005ae:	e002      	b.n	4005b6 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4005b4:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  4005b6:	697a      	ldr	r2, [r7, #20]
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	4013      	ands	r3, r2
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d101      	bne.n	4005c4 <pio_get+0x38>
		return 0;
  4005c0:	2300      	movs	r3, #0
  4005c2:	e000      	b.n	4005c6 <pio_get+0x3a>
	} else {
		return 1;
  4005c4:	2301      	movs	r3, #1
	}
}
  4005c6:	4618      	mov	r0, r3
  4005c8:	371c      	adds	r7, #28
  4005ca:	46bd      	mov	sp, r7
  4005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005d0:	4770      	bx	lr

004005d2 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4005d2:	b480      	push	{r7}
  4005d4:	b087      	sub	sp, #28
  4005d6:	af00      	add	r7, sp, #0
  4005d8:	60f8      	str	r0, [r7, #12]
  4005da:	60b9      	str	r1, [r7, #8]
  4005dc:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4005de:	68fb      	ldr	r3, [r7, #12]
  4005e0:	687a      	ldr	r2, [r7, #4]
  4005e2:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4005e4:	68bb      	ldr	r3, [r7, #8]
  4005e6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005ea:	d04a      	beq.n	400682 <pio_set_peripheral+0xb0>
  4005ec:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005f0:	d808      	bhi.n	400604 <pio_set_peripheral+0x32>
  4005f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005f6:	d016      	beq.n	400626 <pio_set_peripheral+0x54>
  4005f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005fc:	d02c      	beq.n	400658 <pio_set_peripheral+0x86>
  4005fe:	2b00      	cmp	r3, #0
  400600:	d069      	beq.n	4006d6 <pio_set_peripheral+0x104>
  400602:	e064      	b.n	4006ce <pio_set_peripheral+0xfc>
  400604:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400608:	d065      	beq.n	4006d6 <pio_set_peripheral+0x104>
  40060a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40060e:	d803      	bhi.n	400618 <pio_set_peripheral+0x46>
  400610:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400614:	d04a      	beq.n	4006ac <pio_set_peripheral+0xda>
  400616:	e05a      	b.n	4006ce <pio_set_peripheral+0xfc>
  400618:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40061c:	d05b      	beq.n	4006d6 <pio_set_peripheral+0x104>
  40061e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400622:	d058      	beq.n	4006d6 <pio_set_peripheral+0x104>
  400624:	e053      	b.n	4006ce <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400626:	68fb      	ldr	r3, [r7, #12]
  400628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40062a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40062c:	68fb      	ldr	r3, [r7, #12]
  40062e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400630:	687b      	ldr	r3, [r7, #4]
  400632:	43d9      	mvns	r1, r3
  400634:	697b      	ldr	r3, [r7, #20]
  400636:	400b      	ands	r3, r1
  400638:	401a      	ands	r2, r3
  40063a:	68fb      	ldr	r3, [r7, #12]
  40063c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40063e:	68fb      	ldr	r3, [r7, #12]
  400640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400642:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400644:	68fb      	ldr	r3, [r7, #12]
  400646:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	43d9      	mvns	r1, r3
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	400b      	ands	r3, r1
  400650:	401a      	ands	r2, r3
  400652:	68fb      	ldr	r3, [r7, #12]
  400654:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400656:	e03a      	b.n	4006ce <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400658:	68fb      	ldr	r3, [r7, #12]
  40065a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40065c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40065e:	687a      	ldr	r2, [r7, #4]
  400660:	697b      	ldr	r3, [r7, #20]
  400662:	431a      	orrs	r2, r3
  400664:	68fb      	ldr	r3, [r7, #12]
  400666:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40066c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40066e:	68fb      	ldr	r3, [r7, #12]
  400670:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400672:	687b      	ldr	r3, [r7, #4]
  400674:	43d9      	mvns	r1, r3
  400676:	697b      	ldr	r3, [r7, #20]
  400678:	400b      	ands	r3, r1
  40067a:	401a      	ands	r2, r3
  40067c:	68fb      	ldr	r3, [r7, #12]
  40067e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400680:	e025      	b.n	4006ce <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400686:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40068c:	687b      	ldr	r3, [r7, #4]
  40068e:	43d9      	mvns	r1, r3
  400690:	697b      	ldr	r3, [r7, #20]
  400692:	400b      	ands	r3, r1
  400694:	401a      	ands	r2, r3
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40069a:	68fb      	ldr	r3, [r7, #12]
  40069c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40069e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4006a0:	687a      	ldr	r2, [r7, #4]
  4006a2:	697b      	ldr	r3, [r7, #20]
  4006a4:	431a      	orrs	r2, r3
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006aa:	e010      	b.n	4006ce <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006b2:	687a      	ldr	r2, [r7, #4]
  4006b4:	697b      	ldr	r3, [r7, #20]
  4006b6:	431a      	orrs	r2, r3
  4006b8:	68fb      	ldr	r3, [r7, #12]
  4006ba:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006c0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4006c2:	687a      	ldr	r2, [r7, #4]
  4006c4:	697b      	ldr	r3, [r7, #20]
  4006c6:	431a      	orrs	r2, r3
  4006c8:	68fb      	ldr	r3, [r7, #12]
  4006ca:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006cc:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	687a      	ldr	r2, [r7, #4]
  4006d2:	605a      	str	r2, [r3, #4]
  4006d4:	e000      	b.n	4006d8 <pio_set_peripheral+0x106>
		return;
  4006d6:	bf00      	nop
}
  4006d8:	371c      	adds	r7, #28
  4006da:	46bd      	mov	sp, r7
  4006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e0:	4770      	bx	lr
	...

004006e4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4006e4:	b580      	push	{r7, lr}
  4006e6:	b084      	sub	sp, #16
  4006e8:	af00      	add	r7, sp, #0
  4006ea:	60f8      	str	r0, [r7, #12]
  4006ec:	60b9      	str	r1, [r7, #8]
  4006ee:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006f0:	68b9      	ldr	r1, [r7, #8]
  4006f2:	68f8      	ldr	r0, [r7, #12]
  4006f4:	4b19      	ldr	r3, [pc, #100]	; (40075c <pio_set_input+0x78>)
  4006f6:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006f8:	687b      	ldr	r3, [r7, #4]
  4006fa:	f003 0301 	and.w	r3, r3, #1
  4006fe:	461a      	mov	r2, r3
  400700:	68b9      	ldr	r1, [r7, #8]
  400702:	68f8      	ldr	r0, [r7, #12]
  400704:	4b16      	ldr	r3, [pc, #88]	; (400760 <pio_set_input+0x7c>)
  400706:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400708:	687b      	ldr	r3, [r7, #4]
  40070a:	f003 030a 	and.w	r3, r3, #10
  40070e:	2b00      	cmp	r3, #0
  400710:	d003      	beq.n	40071a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400712:	68fb      	ldr	r3, [r7, #12]
  400714:	68ba      	ldr	r2, [r7, #8]
  400716:	621a      	str	r2, [r3, #32]
  400718:	e002      	b.n	400720 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40071a:	68fb      	ldr	r3, [r7, #12]
  40071c:	68ba      	ldr	r2, [r7, #8]
  40071e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400720:	687b      	ldr	r3, [r7, #4]
  400722:	f003 0302 	and.w	r3, r3, #2
  400726:	2b00      	cmp	r3, #0
  400728:	d004      	beq.n	400734 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40072a:	68fb      	ldr	r3, [r7, #12]
  40072c:	68ba      	ldr	r2, [r7, #8]
  40072e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400732:	e008      	b.n	400746 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	f003 0308 	and.w	r3, r3, #8
  40073a:	2b00      	cmp	r3, #0
  40073c:	d003      	beq.n	400746 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40073e:	68fb      	ldr	r3, [r7, #12]
  400740:	68ba      	ldr	r2, [r7, #8]
  400742:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	68ba      	ldr	r2, [r7, #8]
  40074a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  40074c:	68fb      	ldr	r3, [r7, #12]
  40074e:	68ba      	ldr	r2, [r7, #8]
  400750:	601a      	str	r2, [r3, #0]
}
  400752:	bf00      	nop
  400754:	3710      	adds	r7, #16
  400756:	46bd      	mov	sp, r7
  400758:	bd80      	pop	{r7, pc}
  40075a:	bf00      	nop
  40075c:	00400895 	.word	0x00400895
  400760:	00400529 	.word	0x00400529

00400764 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400764:	b580      	push	{r7, lr}
  400766:	b084      	sub	sp, #16
  400768:	af00      	add	r7, sp, #0
  40076a:	60f8      	str	r0, [r7, #12]
  40076c:	60b9      	str	r1, [r7, #8]
  40076e:	607a      	str	r2, [r7, #4]
  400770:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400772:	68b9      	ldr	r1, [r7, #8]
  400774:	68f8      	ldr	r0, [r7, #12]
  400776:	4b12      	ldr	r3, [pc, #72]	; (4007c0 <pio_set_output+0x5c>)
  400778:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40077a:	69ba      	ldr	r2, [r7, #24]
  40077c:	68b9      	ldr	r1, [r7, #8]
  40077e:	68f8      	ldr	r0, [r7, #12]
  400780:	4b10      	ldr	r3, [pc, #64]	; (4007c4 <pio_set_output+0x60>)
  400782:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400784:	683b      	ldr	r3, [r7, #0]
  400786:	2b00      	cmp	r3, #0
  400788:	d003      	beq.n	400792 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	68ba      	ldr	r2, [r7, #8]
  40078e:	651a      	str	r2, [r3, #80]	; 0x50
  400790:	e002      	b.n	400798 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400798:	687b      	ldr	r3, [r7, #4]
  40079a:	2b00      	cmp	r3, #0
  40079c:	d003      	beq.n	4007a6 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40079e:	68fb      	ldr	r3, [r7, #12]
  4007a0:	68ba      	ldr	r2, [r7, #8]
  4007a2:	631a      	str	r2, [r3, #48]	; 0x30
  4007a4:	e002      	b.n	4007ac <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4007ac:	68fb      	ldr	r3, [r7, #12]
  4007ae:	68ba      	ldr	r2, [r7, #8]
  4007b0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4007b2:	68fb      	ldr	r3, [r7, #12]
  4007b4:	68ba      	ldr	r2, [r7, #8]
  4007b6:	601a      	str	r2, [r3, #0]
}
  4007b8:	bf00      	nop
  4007ba:	3710      	adds	r7, #16
  4007bc:	46bd      	mov	sp, r7
  4007be:	bd80      	pop	{r7, pc}
  4007c0:	00400895 	.word	0x00400895
  4007c4:	00400529 	.word	0x00400529

004007c8 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  4007c8:	b590      	push	{r4, r7, lr}
  4007ca:	b087      	sub	sp, #28
  4007cc:	af02      	add	r7, sp, #8
  4007ce:	60f8      	str	r0, [r7, #12]
  4007d0:	60b9      	str	r1, [r7, #8]
  4007d2:	607a      	str	r2, [r7, #4]
  4007d4:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  4007d6:	68bb      	ldr	r3, [r7, #8]
  4007d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007dc:	d016      	beq.n	40080c <pio_configure+0x44>
  4007de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007e2:	d809      	bhi.n	4007f8 <pio_configure+0x30>
  4007e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007e8:	d010      	beq.n	40080c <pio_configure+0x44>
  4007ea:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4007ee:	d00d      	beq.n	40080c <pio_configure+0x44>
  4007f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007f4:	d00a      	beq.n	40080c <pio_configure+0x44>
  4007f6:	e03d      	b.n	400874 <pio_configure+0xac>
  4007f8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007fc:	d01a      	beq.n	400834 <pio_configure+0x6c>
  4007fe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400802:	d017      	beq.n	400834 <pio_configure+0x6c>
  400804:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400808:	d00e      	beq.n	400828 <pio_configure+0x60>
  40080a:	e033      	b.n	400874 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40080c:	687a      	ldr	r2, [r7, #4]
  40080e:	68b9      	ldr	r1, [r7, #8]
  400810:	68f8      	ldr	r0, [r7, #12]
  400812:	4b1c      	ldr	r3, [pc, #112]	; (400884 <pio_configure+0xbc>)
  400814:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  400816:	683b      	ldr	r3, [r7, #0]
  400818:	f003 0301 	and.w	r3, r3, #1
  40081c:	461a      	mov	r2, r3
  40081e:	6879      	ldr	r1, [r7, #4]
  400820:	68f8      	ldr	r0, [r7, #12]
  400822:	4b19      	ldr	r3, [pc, #100]	; (400888 <pio_configure+0xc0>)
  400824:	4798      	blx	r3
		break;
  400826:	e027      	b.n	400878 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400828:	683a      	ldr	r2, [r7, #0]
  40082a:	6879      	ldr	r1, [r7, #4]
  40082c:	68f8      	ldr	r0, [r7, #12]
  40082e:	4b17      	ldr	r3, [pc, #92]	; (40088c <pio_configure+0xc4>)
  400830:	4798      	blx	r3
		break;
  400832:	e021      	b.n	400878 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400834:	68bb      	ldr	r3, [r7, #8]
  400836:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40083a:	bf0c      	ite	eq
  40083c:	2301      	moveq	r3, #1
  40083e:	2300      	movne	r3, #0
  400840:	b2db      	uxtb	r3, r3
  400842:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  400844:	683b      	ldr	r3, [r7, #0]
  400846:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40084a:	2b00      	cmp	r3, #0
  40084c:	bf14      	ite	ne
  40084e:	2301      	movne	r3, #1
  400850:	2300      	moveq	r3, #0
  400852:	b2db      	uxtb	r3, r3
  400854:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  400856:	683b      	ldr	r3, [r7, #0]
  400858:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40085c:	2b00      	cmp	r3, #0
  40085e:	bf14      	ite	ne
  400860:	2301      	movne	r3, #1
  400862:	2300      	moveq	r3, #0
  400864:	b2db      	uxtb	r3, r3
  400866:	9300      	str	r3, [sp, #0]
  400868:	460b      	mov	r3, r1
  40086a:	6879      	ldr	r1, [r7, #4]
  40086c:	68f8      	ldr	r0, [r7, #12]
  40086e:	4c08      	ldr	r4, [pc, #32]	; (400890 <pio_configure+0xc8>)
  400870:	47a0      	blx	r4
		break;
  400872:	e001      	b.n	400878 <pio_configure+0xb0>

	default:
		return 0;
  400874:	2300      	movs	r3, #0
  400876:	e000      	b.n	40087a <pio_configure+0xb2>
	}

	return 1;
  400878:	2301      	movs	r3, #1
}
  40087a:	4618      	mov	r0, r3
  40087c:	3714      	adds	r7, #20
  40087e:	46bd      	mov	sp, r7
  400880:	bd90      	pop	{r4, r7, pc}
  400882:	bf00      	nop
  400884:	004005d3 	.word	0x004005d3
  400888:	00400529 	.word	0x00400529
  40088c:	004006e5 	.word	0x004006e5
  400890:	00400765 	.word	0x00400765

00400894 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400894:	b480      	push	{r7}
  400896:	b083      	sub	sp, #12
  400898:	af00      	add	r7, sp, #0
  40089a:	6078      	str	r0, [r7, #4]
  40089c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40089e:	687b      	ldr	r3, [r7, #4]
  4008a0:	683a      	ldr	r2, [r7, #0]
  4008a2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008a4:	bf00      	nop
  4008a6:	370c      	adds	r7, #12
  4008a8:	46bd      	mov	sp, r7
  4008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ae:	4770      	bx	lr

004008b0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008b0:	b480      	push	{r7}
  4008b2:	b083      	sub	sp, #12
  4008b4:	af00      	add	r7, sp, #0
  4008b6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4008b8:	687b      	ldr	r3, [r7, #4]
  4008ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4008bc:	4618      	mov	r0, r3
  4008be:	370c      	adds	r7, #12
  4008c0:	46bd      	mov	sp, r7
  4008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c6:	4770      	bx	lr

004008c8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4008c8:	b480      	push	{r7}
  4008ca:	b083      	sub	sp, #12
  4008cc:	af00      	add	r7, sp, #0
  4008ce:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4008d0:	687b      	ldr	r3, [r7, #4]
  4008d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4008d4:	4618      	mov	r0, r3
  4008d6:	370c      	adds	r7, #12
  4008d8:	46bd      	mov	sp, r7
  4008da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008de:	4770      	bx	lr

004008e0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4008e0:	b580      	push	{r7, lr}
  4008e2:	b084      	sub	sp, #16
  4008e4:	af00      	add	r7, sp, #0
  4008e6:	6078      	str	r0, [r7, #4]
  4008e8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4008ea:	6878      	ldr	r0, [r7, #4]
  4008ec:	4b26      	ldr	r3, [pc, #152]	; (400988 <pio_handler_process+0xa8>)
  4008ee:	4798      	blx	r3
  4008f0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4008f2:	6878      	ldr	r0, [r7, #4]
  4008f4:	4b25      	ldr	r3, [pc, #148]	; (40098c <pio_handler_process+0xac>)
  4008f6:	4798      	blx	r3
  4008f8:	4602      	mov	r2, r0
  4008fa:	68fb      	ldr	r3, [r7, #12]
  4008fc:	4013      	ands	r3, r2
  4008fe:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400900:	68fb      	ldr	r3, [r7, #12]
  400902:	2b00      	cmp	r3, #0
  400904:	d03c      	beq.n	400980 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400906:	2300      	movs	r3, #0
  400908:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40090a:	e034      	b.n	400976 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40090c:	4a20      	ldr	r2, [pc, #128]	; (400990 <pio_handler_process+0xb0>)
  40090e:	68bb      	ldr	r3, [r7, #8]
  400910:	011b      	lsls	r3, r3, #4
  400912:	4413      	add	r3, r2
  400914:	681a      	ldr	r2, [r3, #0]
  400916:	683b      	ldr	r3, [r7, #0]
  400918:	429a      	cmp	r2, r3
  40091a:	d126      	bne.n	40096a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40091c:	4a1c      	ldr	r2, [pc, #112]	; (400990 <pio_handler_process+0xb0>)
  40091e:	68bb      	ldr	r3, [r7, #8]
  400920:	011b      	lsls	r3, r3, #4
  400922:	4413      	add	r3, r2
  400924:	3304      	adds	r3, #4
  400926:	681a      	ldr	r2, [r3, #0]
  400928:	68fb      	ldr	r3, [r7, #12]
  40092a:	4013      	ands	r3, r2
  40092c:	2b00      	cmp	r3, #0
  40092e:	d01c      	beq.n	40096a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400930:	4a17      	ldr	r2, [pc, #92]	; (400990 <pio_handler_process+0xb0>)
  400932:	68bb      	ldr	r3, [r7, #8]
  400934:	011b      	lsls	r3, r3, #4
  400936:	4413      	add	r3, r2
  400938:	330c      	adds	r3, #12
  40093a:	681b      	ldr	r3, [r3, #0]
  40093c:	4914      	ldr	r1, [pc, #80]	; (400990 <pio_handler_process+0xb0>)
  40093e:	68ba      	ldr	r2, [r7, #8]
  400940:	0112      	lsls	r2, r2, #4
  400942:	440a      	add	r2, r1
  400944:	6810      	ldr	r0, [r2, #0]
  400946:	4912      	ldr	r1, [pc, #72]	; (400990 <pio_handler_process+0xb0>)
  400948:	68ba      	ldr	r2, [r7, #8]
  40094a:	0112      	lsls	r2, r2, #4
  40094c:	440a      	add	r2, r1
  40094e:	3204      	adds	r2, #4
  400950:	6812      	ldr	r2, [r2, #0]
  400952:	4611      	mov	r1, r2
  400954:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400956:	4a0e      	ldr	r2, [pc, #56]	; (400990 <pio_handler_process+0xb0>)
  400958:	68bb      	ldr	r3, [r7, #8]
  40095a:	011b      	lsls	r3, r3, #4
  40095c:	4413      	add	r3, r2
  40095e:	3304      	adds	r3, #4
  400960:	681b      	ldr	r3, [r3, #0]
  400962:	43db      	mvns	r3, r3
  400964:	68fa      	ldr	r2, [r7, #12]
  400966:	4013      	ands	r3, r2
  400968:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	3301      	adds	r3, #1
  40096e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400970:	68bb      	ldr	r3, [r7, #8]
  400972:	2b06      	cmp	r3, #6
  400974:	d803      	bhi.n	40097e <pio_handler_process+0x9e>
		while (status != 0) {
  400976:	68fb      	ldr	r3, [r7, #12]
  400978:	2b00      	cmp	r3, #0
  40097a:	d1c7      	bne.n	40090c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40097c:	e000      	b.n	400980 <pio_handler_process+0xa0>
				break;
  40097e:	bf00      	nop
}
  400980:	bf00      	nop
  400982:	3710      	adds	r7, #16
  400984:	46bd      	mov	sp, r7
  400986:	bd80      	pop	{r7, pc}
  400988:	004008b1 	.word	0x004008b1
  40098c:	004008c9 	.word	0x004008c9
  400990:	20400ee0 	.word	0x20400ee0

00400994 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400994:	b580      	push	{r7, lr}
  400996:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400998:	210a      	movs	r1, #10
  40099a:	4802      	ldr	r0, [pc, #8]	; (4009a4 <PIOA_Handler+0x10>)
  40099c:	4b02      	ldr	r3, [pc, #8]	; (4009a8 <PIOA_Handler+0x14>)
  40099e:	4798      	blx	r3
}
  4009a0:	bf00      	nop
  4009a2:	bd80      	pop	{r7, pc}
  4009a4:	400e0e00 	.word	0x400e0e00
  4009a8:	004008e1 	.word	0x004008e1

004009ac <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009ac:	b580      	push	{r7, lr}
  4009ae:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009b0:	210b      	movs	r1, #11
  4009b2:	4802      	ldr	r0, [pc, #8]	; (4009bc <PIOB_Handler+0x10>)
  4009b4:	4b02      	ldr	r3, [pc, #8]	; (4009c0 <PIOB_Handler+0x14>)
  4009b6:	4798      	blx	r3
}
  4009b8:	bf00      	nop
  4009ba:	bd80      	pop	{r7, pc}
  4009bc:	400e1000 	.word	0x400e1000
  4009c0:	004008e1 	.word	0x004008e1

004009c4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4009c4:	b580      	push	{r7, lr}
  4009c6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4009c8:	210c      	movs	r1, #12
  4009ca:	4802      	ldr	r0, [pc, #8]	; (4009d4 <PIOC_Handler+0x10>)
  4009cc:	4b02      	ldr	r3, [pc, #8]	; (4009d8 <PIOC_Handler+0x14>)
  4009ce:	4798      	blx	r3
}
  4009d0:	bf00      	nop
  4009d2:	bd80      	pop	{r7, pc}
  4009d4:	400e1200 	.word	0x400e1200
  4009d8:	004008e1 	.word	0x004008e1

004009dc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4009dc:	b580      	push	{r7, lr}
  4009de:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4009e0:	2110      	movs	r1, #16
  4009e2:	4802      	ldr	r0, [pc, #8]	; (4009ec <PIOD_Handler+0x10>)
  4009e4:	4b02      	ldr	r3, [pc, #8]	; (4009f0 <PIOD_Handler+0x14>)
  4009e6:	4798      	blx	r3
}
  4009e8:	bf00      	nop
  4009ea:	bd80      	pop	{r7, pc}
  4009ec:	400e1400 	.word	0x400e1400
  4009f0:	004008e1 	.word	0x004008e1

004009f4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4009f4:	b580      	push	{r7, lr}
  4009f6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4009f8:	2111      	movs	r1, #17
  4009fa:	4802      	ldr	r0, [pc, #8]	; (400a04 <PIOE_Handler+0x10>)
  4009fc:	4b02      	ldr	r3, [pc, #8]	; (400a08 <PIOE_Handler+0x14>)
  4009fe:	4798      	blx	r3
}
  400a00:	bf00      	nop
  400a02:	bd80      	pop	{r7, pc}
  400a04:	400e1600 	.word	0x400e1600
  400a08:	004008e1 	.word	0x004008e1

00400a0c <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a0c:	b480      	push	{r7}
  400a0e:	b083      	sub	sp, #12
  400a10:	af00      	add	r7, sp, #0
  400a12:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a14:	687b      	ldr	r3, [r7, #4]
  400a16:	3b01      	subs	r3, #1
  400a18:	2b03      	cmp	r3, #3
  400a1a:	d81a      	bhi.n	400a52 <pmc_mck_set_division+0x46>
  400a1c:	a201      	add	r2, pc, #4	; (adr r2, 400a24 <pmc_mck_set_division+0x18>)
  400a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a22:	bf00      	nop
  400a24:	00400a35 	.word	0x00400a35
  400a28:	00400a3b 	.word	0x00400a3b
  400a2c:	00400a43 	.word	0x00400a43
  400a30:	00400a4b 	.word	0x00400a4b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a34:	2300      	movs	r3, #0
  400a36:	607b      	str	r3, [r7, #4]
			break;
  400a38:	e00e      	b.n	400a58 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a3a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a3e:	607b      	str	r3, [r7, #4]
			break;
  400a40:	e00a      	b.n	400a58 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a42:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a46:	607b      	str	r3, [r7, #4]
			break;
  400a48:	e006      	b.n	400a58 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a4e:	607b      	str	r3, [r7, #4]
			break;
  400a50:	e002      	b.n	400a58 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a52:	2300      	movs	r3, #0
  400a54:	607b      	str	r3, [r7, #4]
			break;
  400a56:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a58:	490a      	ldr	r1, [pc, #40]	; (400a84 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a5a:	4b0a      	ldr	r3, [pc, #40]	; (400a84 <pmc_mck_set_division+0x78>)
  400a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a62:	687b      	ldr	r3, [r7, #4]
  400a64:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400a66:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a68:	bf00      	nop
  400a6a:	4b06      	ldr	r3, [pc, #24]	; (400a84 <pmc_mck_set_division+0x78>)
  400a6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a6e:	f003 0308 	and.w	r3, r3, #8
  400a72:	2b00      	cmp	r3, #0
  400a74:	d0f9      	beq.n	400a6a <pmc_mck_set_division+0x5e>
}
  400a76:	bf00      	nop
  400a78:	370c      	adds	r7, #12
  400a7a:	46bd      	mov	sp, r7
  400a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a80:	4770      	bx	lr
  400a82:	bf00      	nop
  400a84:	400e0600 	.word	0x400e0600

00400a88 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400a88:	b480      	push	{r7}
  400a8a:	b085      	sub	sp, #20
  400a8c:	af00      	add	r7, sp, #0
  400a8e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400a90:	491d      	ldr	r1, [pc, #116]	; (400b08 <pmc_switch_mck_to_pllack+0x80>)
  400a92:	4b1d      	ldr	r3, [pc, #116]	; (400b08 <pmc_switch_mck_to_pllack+0x80>)
  400a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400a9a:	687b      	ldr	r3, [r7, #4]
  400a9c:	4313      	orrs	r3, r2
  400a9e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400aa4:	60fb      	str	r3, [r7, #12]
  400aa6:	e007      	b.n	400ab8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400aa8:	68fb      	ldr	r3, [r7, #12]
  400aaa:	2b00      	cmp	r3, #0
  400aac:	d101      	bne.n	400ab2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400aae:	2301      	movs	r3, #1
  400ab0:	e023      	b.n	400afa <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400ab2:	68fb      	ldr	r3, [r7, #12]
  400ab4:	3b01      	subs	r3, #1
  400ab6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ab8:	4b13      	ldr	r3, [pc, #76]	; (400b08 <pmc_switch_mck_to_pllack+0x80>)
  400aba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400abc:	f003 0308 	and.w	r3, r3, #8
  400ac0:	2b00      	cmp	r3, #0
  400ac2:	d0f1      	beq.n	400aa8 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ac4:	4a10      	ldr	r2, [pc, #64]	; (400b08 <pmc_switch_mck_to_pllack+0x80>)
  400ac6:	4b10      	ldr	r3, [pc, #64]	; (400b08 <pmc_switch_mck_to_pllack+0x80>)
  400ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400aca:	f023 0303 	bic.w	r3, r3, #3
  400ace:	f043 0302 	orr.w	r3, r3, #2
  400ad2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ad8:	60fb      	str	r3, [r7, #12]
  400ada:	e007      	b.n	400aec <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400adc:	68fb      	ldr	r3, [r7, #12]
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d101      	bne.n	400ae6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400ae2:	2301      	movs	r3, #1
  400ae4:	e009      	b.n	400afa <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400ae6:	68fb      	ldr	r3, [r7, #12]
  400ae8:	3b01      	subs	r3, #1
  400aea:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400aec:	4b06      	ldr	r3, [pc, #24]	; (400b08 <pmc_switch_mck_to_pllack+0x80>)
  400aee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af0:	f003 0308 	and.w	r3, r3, #8
  400af4:	2b00      	cmp	r3, #0
  400af6:	d0f1      	beq.n	400adc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400af8:	2300      	movs	r3, #0
}
  400afa:	4618      	mov	r0, r3
  400afc:	3714      	adds	r7, #20
  400afe:	46bd      	mov	sp, r7
  400b00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b04:	4770      	bx	lr
  400b06:	bf00      	nop
  400b08:	400e0600 	.word	0x400e0600

00400b0c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b0c:	b480      	push	{r7}
  400b0e:	b083      	sub	sp, #12
  400b10:	af00      	add	r7, sp, #0
  400b12:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b14:	687b      	ldr	r3, [r7, #4]
  400b16:	2b01      	cmp	r3, #1
  400b18:	d105      	bne.n	400b26 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b1a:	4907      	ldr	r1, [pc, #28]	; (400b38 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b1c:	4b06      	ldr	r3, [pc, #24]	; (400b38 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b1e:	689a      	ldr	r2, [r3, #8]
  400b20:	4b06      	ldr	r3, [pc, #24]	; (400b3c <pmc_switch_sclk_to_32kxtal+0x30>)
  400b22:	4313      	orrs	r3, r2
  400b24:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b26:	4b04      	ldr	r3, [pc, #16]	; (400b38 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b28:	4a05      	ldr	r2, [pc, #20]	; (400b40 <pmc_switch_sclk_to_32kxtal+0x34>)
  400b2a:	601a      	str	r2, [r3, #0]
}
  400b2c:	bf00      	nop
  400b2e:	370c      	adds	r7, #12
  400b30:	46bd      	mov	sp, r7
  400b32:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b36:	4770      	bx	lr
  400b38:	400e1810 	.word	0x400e1810
  400b3c:	a5100000 	.word	0xa5100000
  400b40:	a5000008 	.word	0xa5000008

00400b44 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b44:	b480      	push	{r7}
  400b46:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b48:	4b09      	ldr	r3, [pc, #36]	; (400b70 <pmc_osc_is_ready_32kxtal+0x2c>)
  400b4a:	695b      	ldr	r3, [r3, #20]
  400b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b50:	2b00      	cmp	r3, #0
  400b52:	d007      	beq.n	400b64 <pmc_osc_is_ready_32kxtal+0x20>
  400b54:	4b07      	ldr	r3, [pc, #28]	; (400b74 <pmc_osc_is_ready_32kxtal+0x30>)
  400b56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b5c:	2b00      	cmp	r3, #0
  400b5e:	d001      	beq.n	400b64 <pmc_osc_is_ready_32kxtal+0x20>
  400b60:	2301      	movs	r3, #1
  400b62:	e000      	b.n	400b66 <pmc_osc_is_ready_32kxtal+0x22>
  400b64:	2300      	movs	r3, #0
}
  400b66:	4618      	mov	r0, r3
  400b68:	46bd      	mov	sp, r7
  400b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6e:	4770      	bx	lr
  400b70:	400e1810 	.word	0x400e1810
  400b74:	400e0600 	.word	0x400e0600

00400b78 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400b78:	b480      	push	{r7}
  400b7a:	b083      	sub	sp, #12
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400b80:	4915      	ldr	r1, [pc, #84]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b82:	4b15      	ldr	r3, [pc, #84]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b84:	6a1a      	ldr	r2, [r3, #32]
  400b86:	4b15      	ldr	r3, [pc, #84]	; (400bdc <pmc_switch_mainck_to_fastrc+0x64>)
  400b88:	4313      	orrs	r3, r2
  400b8a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400b8c:	bf00      	nop
  400b8e:	4b12      	ldr	r3, [pc, #72]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400b96:	2b00      	cmp	r3, #0
  400b98:	d0f9      	beq.n	400b8e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400b9a:	490f      	ldr	r1, [pc, #60]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b9c:	4b0e      	ldr	r3, [pc, #56]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b9e:	6a1a      	ldr	r2, [r3, #32]
  400ba0:	4b0f      	ldr	r3, [pc, #60]	; (400be0 <pmc_switch_mainck_to_fastrc+0x68>)
  400ba2:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ba4:	687a      	ldr	r2, [r7, #4]
  400ba6:	4313      	orrs	r3, r2
  400ba8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bac:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bae:	bf00      	nop
  400bb0:	4b09      	ldr	r3, [pc, #36]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bb8:	2b00      	cmp	r3, #0
  400bba:	d0f9      	beq.n	400bb0 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bbc:	4906      	ldr	r1, [pc, #24]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b06      	ldr	r3, [pc, #24]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b08      	ldr	r3, [pc, #32]	; (400be4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400bc4:	4013      	ands	r3, r2
  400bc6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bca:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400bcc:	bf00      	nop
  400bce:	370c      	adds	r7, #12
  400bd0:	46bd      	mov	sp, r7
  400bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd6:	4770      	bx	lr
  400bd8:	400e0600 	.word	0x400e0600
  400bdc:	00370008 	.word	0x00370008
  400be0:	ffc8ff8f 	.word	0xffc8ff8f
  400be4:	fec8ffff 	.word	0xfec8ffff

00400be8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	6078      	str	r0, [r7, #4]
  400bf0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bf2:	687b      	ldr	r3, [r7, #4]
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d008      	beq.n	400c0a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bf8:	4913      	ldr	r1, [pc, #76]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400bfa:	4b13      	ldr	r3, [pc, #76]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400bfc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bfe:	4a13      	ldr	r2, [pc, #76]	; (400c4c <pmc_switch_mainck_to_xtal+0x64>)
  400c00:	401a      	ands	r2, r3
  400c02:	4b13      	ldr	r3, [pc, #76]	; (400c50 <pmc_switch_mainck_to_xtal+0x68>)
  400c04:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c06:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c08:	e018      	b.n	400c3c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c0a:	490f      	ldr	r1, [pc, #60]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c0c:	4b0e      	ldr	r3, [pc, #56]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c0e:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c10:	4b10      	ldr	r3, [pc, #64]	; (400c54 <pmc_switch_mainck_to_xtal+0x6c>)
  400c12:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c14:	683a      	ldr	r2, [r7, #0]
  400c16:	0212      	lsls	r2, r2, #8
  400c18:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c1a:	431a      	orrs	r2, r3
  400c1c:	4b0e      	ldr	r3, [pc, #56]	; (400c58 <pmc_switch_mainck_to_xtal+0x70>)
  400c1e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c20:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c22:	bf00      	nop
  400c24:	4b08      	ldr	r3, [pc, #32]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c28:	f003 0301 	and.w	r3, r3, #1
  400c2c:	2b00      	cmp	r3, #0
  400c2e:	d0f9      	beq.n	400c24 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c30:	4905      	ldr	r1, [pc, #20]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c32:	4b05      	ldr	r3, [pc, #20]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c34:	6a1a      	ldr	r2, [r3, #32]
  400c36:	4b09      	ldr	r3, [pc, #36]	; (400c5c <pmc_switch_mainck_to_xtal+0x74>)
  400c38:	4313      	orrs	r3, r2
  400c3a:	620b      	str	r3, [r1, #32]
}
  400c3c:	bf00      	nop
  400c3e:	370c      	adds	r7, #12
  400c40:	46bd      	mov	sp, r7
  400c42:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c46:	4770      	bx	lr
  400c48:	400e0600 	.word	0x400e0600
  400c4c:	fec8fffc 	.word	0xfec8fffc
  400c50:	01370002 	.word	0x01370002
  400c54:	ffc8fffc 	.word	0xffc8fffc
  400c58:	00370001 	.word	0x00370001
  400c5c:	01370000 	.word	0x01370000

00400c60 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c60:	b480      	push	{r7}
  400c62:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c64:	4b04      	ldr	r3, [pc, #16]	; (400c78 <pmc_osc_is_ready_mainck+0x18>)
  400c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400c6c:	4618      	mov	r0, r3
  400c6e:	46bd      	mov	sp, r7
  400c70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c74:	4770      	bx	lr
  400c76:	bf00      	nop
  400c78:	400e0600 	.word	0x400e0600

00400c7c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400c7c:	b480      	push	{r7}
  400c7e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c80:	4b04      	ldr	r3, [pc, #16]	; (400c94 <pmc_disable_pllack+0x18>)
  400c82:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c86:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400c88:	bf00      	nop
  400c8a:	46bd      	mov	sp, r7
  400c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop
  400c94:	400e0600 	.word	0x400e0600

00400c98 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400c98:	b480      	push	{r7}
  400c9a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c9c:	4b04      	ldr	r3, [pc, #16]	; (400cb0 <pmc_is_locked_pllack+0x18>)
  400c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca0:	f003 0302 	and.w	r3, r3, #2
}
  400ca4:	4618      	mov	r0, r3
  400ca6:	46bd      	mov	sp, r7
  400ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cac:	4770      	bx	lr
  400cae:	bf00      	nop
  400cb0:	400e0600 	.word	0x400e0600

00400cb4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400cb4:	b480      	push	{r7}
  400cb6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400cb8:	4b04      	ldr	r3, [pc, #16]	; (400ccc <pmc_is_locked_upll+0x18>)
  400cba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cc0:	4618      	mov	r0, r3
  400cc2:	46bd      	mov	sp, r7
  400cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc8:	4770      	bx	lr
  400cca:	bf00      	nop
  400ccc:	400e0600 	.word	0x400e0600

00400cd0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400cd0:	b480      	push	{r7}
  400cd2:	b083      	sub	sp, #12
  400cd4:	af00      	add	r7, sp, #0
  400cd6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400cd8:	687b      	ldr	r3, [r7, #4]
  400cda:	2b3f      	cmp	r3, #63	; 0x3f
  400cdc:	d901      	bls.n	400ce2 <pmc_enable_periph_clk+0x12>
		return 1;
  400cde:	2301      	movs	r3, #1
  400ce0:	e02f      	b.n	400d42 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400ce2:	687b      	ldr	r3, [r7, #4]
  400ce4:	2b1f      	cmp	r3, #31
  400ce6:	d813      	bhi.n	400d10 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400ce8:	4b19      	ldr	r3, [pc, #100]	; (400d50 <pmc_enable_periph_clk+0x80>)
  400cea:	699a      	ldr	r2, [r3, #24]
  400cec:	2101      	movs	r1, #1
  400cee:	687b      	ldr	r3, [r7, #4]
  400cf0:	fa01 f303 	lsl.w	r3, r1, r3
  400cf4:	401a      	ands	r2, r3
  400cf6:	2101      	movs	r1, #1
  400cf8:	687b      	ldr	r3, [r7, #4]
  400cfa:	fa01 f303 	lsl.w	r3, r1, r3
  400cfe:	429a      	cmp	r2, r3
  400d00:	d01e      	beq.n	400d40 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d02:	4a13      	ldr	r2, [pc, #76]	; (400d50 <pmc_enable_periph_clk+0x80>)
  400d04:	2101      	movs	r1, #1
  400d06:	687b      	ldr	r3, [r7, #4]
  400d08:	fa01 f303 	lsl.w	r3, r1, r3
  400d0c:	6113      	str	r3, [r2, #16]
  400d0e:	e017      	b.n	400d40 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d10:	687b      	ldr	r3, [r7, #4]
  400d12:	3b20      	subs	r3, #32
  400d14:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d16:	4b0e      	ldr	r3, [pc, #56]	; (400d50 <pmc_enable_periph_clk+0x80>)
  400d18:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d1c:	2101      	movs	r1, #1
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	fa01 f303 	lsl.w	r3, r1, r3
  400d24:	401a      	ands	r2, r3
  400d26:	2101      	movs	r1, #1
  400d28:	687b      	ldr	r3, [r7, #4]
  400d2a:	fa01 f303 	lsl.w	r3, r1, r3
  400d2e:	429a      	cmp	r2, r3
  400d30:	d006      	beq.n	400d40 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d32:	4a07      	ldr	r2, [pc, #28]	; (400d50 <pmc_enable_periph_clk+0x80>)
  400d34:	2101      	movs	r1, #1
  400d36:	687b      	ldr	r3, [r7, #4]
  400d38:	fa01 f303 	lsl.w	r3, r1, r3
  400d3c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d40:	2300      	movs	r3, #0
}
  400d42:	4618      	mov	r0, r3
  400d44:	370c      	adds	r7, #12
  400d46:	46bd      	mov	sp, r7
  400d48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d4c:	4770      	bx	lr
  400d4e:	bf00      	nop
  400d50:	400e0600 	.word	0x400e0600

00400d54 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400d54:	b480      	push	{r7}
  400d56:	b083      	sub	sp, #12
  400d58:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400d5a:	f3ef 8310 	mrs	r3, PRIMASK
  400d5e:	607b      	str	r3, [r7, #4]
  return(result);
  400d60:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d62:	2b00      	cmp	r3, #0
  400d64:	bf0c      	ite	eq
  400d66:	2301      	moveq	r3, #1
  400d68:	2300      	movne	r3, #0
  400d6a:	b2db      	uxtb	r3, r3
  400d6c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400d6e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400d70:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400d74:	4b04      	ldr	r3, [pc, #16]	; (400d88 <cpu_irq_save+0x34>)
  400d76:	2200      	movs	r2, #0
  400d78:	701a      	strb	r2, [r3, #0]
	return flags;
  400d7a:	683b      	ldr	r3, [r7, #0]
}
  400d7c:	4618      	mov	r0, r3
  400d7e:	370c      	adds	r7, #12
  400d80:	46bd      	mov	sp, r7
  400d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d86:	4770      	bx	lr
  400d88:	2040000a 	.word	0x2040000a

00400d8c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400d8c:	b480      	push	{r7}
  400d8e:	b083      	sub	sp, #12
  400d90:	af00      	add	r7, sp, #0
  400d92:	6078      	str	r0, [r7, #4]
	return (flags);
  400d94:	687b      	ldr	r3, [r7, #4]
  400d96:	2b00      	cmp	r3, #0
  400d98:	bf14      	ite	ne
  400d9a:	2301      	movne	r3, #1
  400d9c:	2300      	moveq	r3, #0
  400d9e:	b2db      	uxtb	r3, r3
}
  400da0:	4618      	mov	r0, r3
  400da2:	370c      	adds	r7, #12
  400da4:	46bd      	mov	sp, r7
  400da6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400daa:	4770      	bx	lr

00400dac <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400dac:	b580      	push	{r7, lr}
  400dae:	b082      	sub	sp, #8
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400db4:	6878      	ldr	r0, [r7, #4]
  400db6:	4b07      	ldr	r3, [pc, #28]	; (400dd4 <cpu_irq_restore+0x28>)
  400db8:	4798      	blx	r3
  400dba:	4603      	mov	r3, r0
  400dbc:	2b00      	cmp	r3, #0
  400dbe:	d005      	beq.n	400dcc <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400dc0:	4b05      	ldr	r3, [pc, #20]	; (400dd8 <cpu_irq_restore+0x2c>)
  400dc2:	2201      	movs	r2, #1
  400dc4:	701a      	strb	r2, [r3, #0]
  400dc6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400dca:	b662      	cpsie	i
}
  400dcc:	bf00      	nop
  400dce:	3708      	adds	r7, #8
  400dd0:	46bd      	mov	sp, r7
  400dd2:	bd80      	pop	{r7, pc}
  400dd4:	00400d8d 	.word	0x00400d8d
  400dd8:	2040000a 	.word	0x2040000a

00400ddc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400ddc:	b580      	push	{r7, lr}
  400dde:	b084      	sub	sp, #16
  400de0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400de2:	4b1e      	ldr	r3, [pc, #120]	; (400e5c <Reset_Handler+0x80>)
  400de4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400de6:	4b1e      	ldr	r3, [pc, #120]	; (400e60 <Reset_Handler+0x84>)
  400de8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400dea:	68fa      	ldr	r2, [r7, #12]
  400dec:	68bb      	ldr	r3, [r7, #8]
  400dee:	429a      	cmp	r2, r3
  400df0:	d00c      	beq.n	400e0c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400df2:	e007      	b.n	400e04 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400df4:	68bb      	ldr	r3, [r7, #8]
  400df6:	1d1a      	adds	r2, r3, #4
  400df8:	60ba      	str	r2, [r7, #8]
  400dfa:	68fa      	ldr	r2, [r7, #12]
  400dfc:	1d11      	adds	r1, r2, #4
  400dfe:	60f9      	str	r1, [r7, #12]
  400e00:	6812      	ldr	r2, [r2, #0]
  400e02:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  400e04:	68bb      	ldr	r3, [r7, #8]
  400e06:	4a17      	ldr	r2, [pc, #92]	; (400e64 <Reset_Handler+0x88>)
  400e08:	4293      	cmp	r3, r2
  400e0a:	d3f3      	bcc.n	400df4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400e0c:	4b16      	ldr	r3, [pc, #88]	; (400e68 <Reset_Handler+0x8c>)
  400e0e:	60bb      	str	r3, [r7, #8]
  400e10:	e004      	b.n	400e1c <Reset_Handler+0x40>
                *pDest++ = 0;
  400e12:	68bb      	ldr	r3, [r7, #8]
  400e14:	1d1a      	adds	r2, r3, #4
  400e16:	60ba      	str	r2, [r7, #8]
  400e18:	2200      	movs	r2, #0
  400e1a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400e1c:	68bb      	ldr	r3, [r7, #8]
  400e1e:	4a13      	ldr	r2, [pc, #76]	; (400e6c <Reset_Handler+0x90>)
  400e20:	4293      	cmp	r3, r2
  400e22:	d3f6      	bcc.n	400e12 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400e24:	4b12      	ldr	r3, [pc, #72]	; (400e70 <Reset_Handler+0x94>)
  400e26:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400e28:	4a12      	ldr	r2, [pc, #72]	; (400e74 <Reset_Handler+0x98>)
  400e2a:	68fb      	ldr	r3, [r7, #12]
  400e2c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400e30:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400e32:	4b11      	ldr	r3, [pc, #68]	; (400e78 <Reset_Handler+0x9c>)
  400e34:	4798      	blx	r3
  400e36:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400e38:	4a10      	ldr	r2, [pc, #64]	; (400e7c <Reset_Handler+0xa0>)
  400e3a:	4b10      	ldr	r3, [pc, #64]	; (400e7c <Reset_Handler+0xa0>)
  400e3c:	681b      	ldr	r3, [r3, #0]
  400e3e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400e42:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400e44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e48:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400e4c:	6878      	ldr	r0, [r7, #4]
  400e4e:	4b0c      	ldr	r3, [pc, #48]	; (400e80 <Reset_Handler+0xa4>)
  400e50:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400e52:	4b0c      	ldr	r3, [pc, #48]	; (400e84 <Reset_Handler+0xa8>)
  400e54:	4798      	blx	r3

        /* Branch to main function */
        main();
  400e56:	4b0c      	ldr	r3, [pc, #48]	; (400e88 <Reset_Handler+0xac>)
  400e58:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400e5a:	e7fe      	b.n	400e5a <Reset_Handler+0x7e>
  400e5c:	00401b54 	.word	0x00401b54
  400e60:	20400000 	.word	0x20400000
  400e64:	20400ec4 	.word	0x20400ec4
  400e68:	20400ec4 	.word	0x20400ec4
  400e6c:	20400f74 	.word	0x20400f74
  400e70:	00400000 	.word	0x00400000
  400e74:	e000ed00 	.word	0xe000ed00
  400e78:	00400d55 	.word	0x00400d55
  400e7c:	e000ed88 	.word	0xe000ed88
  400e80:	00400dad 	.word	0x00400dad
  400e84:	004019b5 	.word	0x004019b5
  400e88:	004015f5 	.word	0x004015f5

00400e8c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400e8c:	b480      	push	{r7}
  400e8e:	af00      	add	r7, sp, #0
        while (1) {
  400e90:	e7fe      	b.n	400e90 <Dummy_Handler+0x4>
	...

00400e94 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  400e94:	b480      	push	{r7}
  400e96:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400e98:	4b52      	ldr	r3, [pc, #328]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e9c:	f003 0303 	and.w	r3, r3, #3
  400ea0:	2b01      	cmp	r3, #1
  400ea2:	d014      	beq.n	400ece <SystemCoreClockUpdate+0x3a>
  400ea4:	2b01      	cmp	r3, #1
  400ea6:	d302      	bcc.n	400eae <SystemCoreClockUpdate+0x1a>
  400ea8:	2b02      	cmp	r3, #2
  400eaa:	d038      	beq.n	400f1e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  400eac:	e07a      	b.n	400fa4 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400eae:	4b4e      	ldr	r3, [pc, #312]	; (400fe8 <SystemCoreClockUpdate+0x154>)
  400eb0:	695b      	ldr	r3, [r3, #20]
  400eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400eb6:	2b00      	cmp	r3, #0
  400eb8:	d004      	beq.n	400ec4 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400eba:	4b4c      	ldr	r3, [pc, #304]	; (400fec <SystemCoreClockUpdate+0x158>)
  400ebc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ec0:	601a      	str	r2, [r3, #0]
    break;
  400ec2:	e06f      	b.n	400fa4 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ec4:	4b49      	ldr	r3, [pc, #292]	; (400fec <SystemCoreClockUpdate+0x158>)
  400ec6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400eca:	601a      	str	r2, [r3, #0]
    break;
  400ecc:	e06a      	b.n	400fa4 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ece:	4b45      	ldr	r3, [pc, #276]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400ed0:	6a1b      	ldr	r3, [r3, #32]
  400ed2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400ed6:	2b00      	cmp	r3, #0
  400ed8:	d003      	beq.n	400ee2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400eda:	4b44      	ldr	r3, [pc, #272]	; (400fec <SystemCoreClockUpdate+0x158>)
  400edc:	4a44      	ldr	r2, [pc, #272]	; (400ff0 <SystemCoreClockUpdate+0x15c>)
  400ede:	601a      	str	r2, [r3, #0]
    break;
  400ee0:	e060      	b.n	400fa4 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ee2:	4b42      	ldr	r3, [pc, #264]	; (400fec <SystemCoreClockUpdate+0x158>)
  400ee4:	4a43      	ldr	r2, [pc, #268]	; (400ff4 <SystemCoreClockUpdate+0x160>)
  400ee6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400ee8:	4b3e      	ldr	r3, [pc, #248]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400eea:	6a1b      	ldr	r3, [r3, #32]
  400eec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ef0:	2b10      	cmp	r3, #16
  400ef2:	d004      	beq.n	400efe <SystemCoreClockUpdate+0x6a>
  400ef4:	2b20      	cmp	r3, #32
  400ef6:	d008      	beq.n	400f0a <SystemCoreClockUpdate+0x76>
  400ef8:	2b00      	cmp	r3, #0
  400efa:	d00e      	beq.n	400f1a <SystemCoreClockUpdate+0x86>
          break;
  400efc:	e00e      	b.n	400f1c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  400efe:	4b3b      	ldr	r3, [pc, #236]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f00:	681b      	ldr	r3, [r3, #0]
  400f02:	005b      	lsls	r3, r3, #1
  400f04:	4a39      	ldr	r2, [pc, #228]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f06:	6013      	str	r3, [r2, #0]
          break;
  400f08:	e008      	b.n	400f1c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  400f0a:	4b38      	ldr	r3, [pc, #224]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f0c:	681a      	ldr	r2, [r3, #0]
  400f0e:	4613      	mov	r3, r2
  400f10:	005b      	lsls	r3, r3, #1
  400f12:	4413      	add	r3, r2
  400f14:	4a35      	ldr	r2, [pc, #212]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f16:	6013      	str	r3, [r2, #0]
          break;
  400f18:	e000      	b.n	400f1c <SystemCoreClockUpdate+0x88>
          break;
  400f1a:	bf00      	nop
    break;
  400f1c:	e042      	b.n	400fa4 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f1e:	4b31      	ldr	r3, [pc, #196]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400f20:	6a1b      	ldr	r3, [r3, #32]
  400f22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400f26:	2b00      	cmp	r3, #0
  400f28:	d003      	beq.n	400f32 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400f2a:	4b30      	ldr	r3, [pc, #192]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f2c:	4a30      	ldr	r2, [pc, #192]	; (400ff0 <SystemCoreClockUpdate+0x15c>)
  400f2e:	601a      	str	r2, [r3, #0]
  400f30:	e01c      	b.n	400f6c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f32:	4b2e      	ldr	r3, [pc, #184]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f34:	4a2f      	ldr	r2, [pc, #188]	; (400ff4 <SystemCoreClockUpdate+0x160>)
  400f36:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f38:	4b2a      	ldr	r3, [pc, #168]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400f3a:	6a1b      	ldr	r3, [r3, #32]
  400f3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f40:	2b10      	cmp	r3, #16
  400f42:	d004      	beq.n	400f4e <SystemCoreClockUpdate+0xba>
  400f44:	2b20      	cmp	r3, #32
  400f46:	d008      	beq.n	400f5a <SystemCoreClockUpdate+0xc6>
  400f48:	2b00      	cmp	r3, #0
  400f4a:	d00e      	beq.n	400f6a <SystemCoreClockUpdate+0xd6>
          break;
  400f4c:	e00e      	b.n	400f6c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  400f4e:	4b27      	ldr	r3, [pc, #156]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f50:	681b      	ldr	r3, [r3, #0]
  400f52:	005b      	lsls	r3, r3, #1
  400f54:	4a25      	ldr	r2, [pc, #148]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f56:	6013      	str	r3, [r2, #0]
          break;
  400f58:	e008      	b.n	400f6c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  400f5a:	4b24      	ldr	r3, [pc, #144]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f5c:	681a      	ldr	r2, [r3, #0]
  400f5e:	4613      	mov	r3, r2
  400f60:	005b      	lsls	r3, r3, #1
  400f62:	4413      	add	r3, r2
  400f64:	4a21      	ldr	r2, [pc, #132]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f66:	6013      	str	r3, [r2, #0]
          break;
  400f68:	e000      	b.n	400f6c <SystemCoreClockUpdate+0xd8>
          break;
  400f6a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400f6c:	4b1d      	ldr	r3, [pc, #116]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f70:	f003 0303 	and.w	r3, r3, #3
  400f74:	2b02      	cmp	r3, #2
  400f76:	d114      	bne.n	400fa2 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f78:	4b1a      	ldr	r3, [pc, #104]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400f7c:	0c1b      	lsrs	r3, r3, #16
  400f7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  400f82:	3301      	adds	r3, #1
  400f84:	4a19      	ldr	r2, [pc, #100]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f86:	6812      	ldr	r2, [r2, #0]
  400f88:	fb02 f303 	mul.w	r3, r2, r3
  400f8c:	4a17      	ldr	r2, [pc, #92]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f8e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f90:	4b14      	ldr	r3, [pc, #80]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400f94:	b2db      	uxtb	r3, r3
  400f96:	4a15      	ldr	r2, [pc, #84]	; (400fec <SystemCoreClockUpdate+0x158>)
  400f98:	6812      	ldr	r2, [r2, #0]
  400f9a:	fbb2 f3f3 	udiv	r3, r2, r3
  400f9e:	4a13      	ldr	r2, [pc, #76]	; (400fec <SystemCoreClockUpdate+0x158>)
  400fa0:	6013      	str	r3, [r2, #0]
    break;
  400fa2:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400fa4:	4b0f      	ldr	r3, [pc, #60]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fa8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fac:	2b70      	cmp	r3, #112	; 0x70
  400fae:	d108      	bne.n	400fc2 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  400fb0:	4b0e      	ldr	r3, [pc, #56]	; (400fec <SystemCoreClockUpdate+0x158>)
  400fb2:	681b      	ldr	r3, [r3, #0]
  400fb4:	4a10      	ldr	r2, [pc, #64]	; (400ff8 <SystemCoreClockUpdate+0x164>)
  400fb6:	fba2 2303 	umull	r2, r3, r2, r3
  400fba:	085b      	lsrs	r3, r3, #1
  400fbc:	4a0b      	ldr	r2, [pc, #44]	; (400fec <SystemCoreClockUpdate+0x158>)
  400fbe:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  400fc0:	e00a      	b.n	400fd8 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400fc2:	4b08      	ldr	r3, [pc, #32]	; (400fe4 <SystemCoreClockUpdate+0x150>)
  400fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fc6:	091b      	lsrs	r3, r3, #4
  400fc8:	f003 0307 	and.w	r3, r3, #7
  400fcc:	4a07      	ldr	r2, [pc, #28]	; (400fec <SystemCoreClockUpdate+0x158>)
  400fce:	6812      	ldr	r2, [r2, #0]
  400fd0:	fa22 f303 	lsr.w	r3, r2, r3
  400fd4:	4a05      	ldr	r2, [pc, #20]	; (400fec <SystemCoreClockUpdate+0x158>)
  400fd6:	6013      	str	r3, [r2, #0]
}
  400fd8:	bf00      	nop
  400fda:	46bd      	mov	sp, r7
  400fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe0:	4770      	bx	lr
  400fe2:	bf00      	nop
  400fe4:	400e0600 	.word	0x400e0600
  400fe8:	400e1810 	.word	0x400e1810
  400fec:	2040000c 	.word	0x2040000c
  400ff0:	00b71b00 	.word	0x00b71b00
  400ff4:	003d0900 	.word	0x003d0900
  400ff8:	aaaaaaab 	.word	0xaaaaaaab

00400ffc <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  400ffc:	b480      	push	{r7}
  400ffe:	b083      	sub	sp, #12
  401000:	af00      	add	r7, sp, #0
  401002:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401004:	687b      	ldr	r3, [r7, #4]
  401006:	4a19      	ldr	r2, [pc, #100]	; (40106c <system_init_flash+0x70>)
  401008:	4293      	cmp	r3, r2
  40100a:	d804      	bhi.n	401016 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40100c:	4b18      	ldr	r3, [pc, #96]	; (401070 <system_init_flash+0x74>)
  40100e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401012:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401014:	e023      	b.n	40105e <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401016:	687b      	ldr	r3, [r7, #4]
  401018:	4a16      	ldr	r2, [pc, #88]	; (401074 <system_init_flash+0x78>)
  40101a:	4293      	cmp	r3, r2
  40101c:	d803      	bhi.n	401026 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40101e:	4b14      	ldr	r3, [pc, #80]	; (401070 <system_init_flash+0x74>)
  401020:	4a15      	ldr	r2, [pc, #84]	; (401078 <system_init_flash+0x7c>)
  401022:	601a      	str	r2, [r3, #0]
}
  401024:	e01b      	b.n	40105e <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401026:	687b      	ldr	r3, [r7, #4]
  401028:	4a14      	ldr	r2, [pc, #80]	; (40107c <system_init_flash+0x80>)
  40102a:	4293      	cmp	r3, r2
  40102c:	d803      	bhi.n	401036 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40102e:	4b10      	ldr	r3, [pc, #64]	; (401070 <system_init_flash+0x74>)
  401030:	4a13      	ldr	r2, [pc, #76]	; (401080 <system_init_flash+0x84>)
  401032:	601a      	str	r2, [r3, #0]
}
  401034:	e013      	b.n	40105e <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401036:	687b      	ldr	r3, [r7, #4]
  401038:	4a12      	ldr	r2, [pc, #72]	; (401084 <system_init_flash+0x88>)
  40103a:	4293      	cmp	r3, r2
  40103c:	d803      	bhi.n	401046 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40103e:	4b0c      	ldr	r3, [pc, #48]	; (401070 <system_init_flash+0x74>)
  401040:	4a11      	ldr	r2, [pc, #68]	; (401088 <system_init_flash+0x8c>)
  401042:	601a      	str	r2, [r3, #0]
}
  401044:	e00b      	b.n	40105e <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	4a10      	ldr	r2, [pc, #64]	; (40108c <system_init_flash+0x90>)
  40104a:	4293      	cmp	r3, r2
  40104c:	d804      	bhi.n	401058 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40104e:	4b08      	ldr	r3, [pc, #32]	; (401070 <system_init_flash+0x74>)
  401050:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401054:	601a      	str	r2, [r3, #0]
}
  401056:	e002      	b.n	40105e <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401058:	4b05      	ldr	r3, [pc, #20]	; (401070 <system_init_flash+0x74>)
  40105a:	4a0d      	ldr	r2, [pc, #52]	; (401090 <system_init_flash+0x94>)
  40105c:	601a      	str	r2, [r3, #0]
}
  40105e:	bf00      	nop
  401060:	370c      	adds	r7, #12
  401062:	46bd      	mov	sp, r7
  401064:	f85d 7b04 	ldr.w	r7, [sp], #4
  401068:	4770      	bx	lr
  40106a:	bf00      	nop
  40106c:	01312cff 	.word	0x01312cff
  401070:	400e0c00 	.word	0x400e0c00
  401074:	026259ff 	.word	0x026259ff
  401078:	04000100 	.word	0x04000100
  40107c:	039386ff 	.word	0x039386ff
  401080:	04000200 	.word	0x04000200
  401084:	04c4b3ff 	.word	0x04c4b3ff
  401088:	04000300 	.word	0x04000300
  40108c:	05f5e0ff 	.word	0x05f5e0ff
  401090:	04000500 	.word	0x04000500

00401094 <osc_get_rate>:
{
  401094:	b480      	push	{r7}
  401096:	b083      	sub	sp, #12
  401098:	af00      	add	r7, sp, #0
  40109a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	2b07      	cmp	r3, #7
  4010a0:	d825      	bhi.n	4010ee <osc_get_rate+0x5a>
  4010a2:	a201      	add	r2, pc, #4	; (adr r2, 4010a8 <osc_get_rate+0x14>)
  4010a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010a8:	004010c9 	.word	0x004010c9
  4010ac:	004010cf 	.word	0x004010cf
  4010b0:	004010d5 	.word	0x004010d5
  4010b4:	004010db 	.word	0x004010db
  4010b8:	004010df 	.word	0x004010df
  4010bc:	004010e3 	.word	0x004010e3
  4010c0:	004010e7 	.word	0x004010e7
  4010c4:	004010eb 	.word	0x004010eb
		return OSC_SLCK_32K_RC_HZ;
  4010c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4010cc:	e010      	b.n	4010f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4010ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010d2:	e00d      	b.n	4010f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4010d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010d8:	e00a      	b.n	4010f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4010da:	4b08      	ldr	r3, [pc, #32]	; (4010fc <osc_get_rate+0x68>)
  4010dc:	e008      	b.n	4010f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4010de:	4b08      	ldr	r3, [pc, #32]	; (401100 <osc_get_rate+0x6c>)
  4010e0:	e006      	b.n	4010f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4010e2:	4b08      	ldr	r3, [pc, #32]	; (401104 <osc_get_rate+0x70>)
  4010e4:	e004      	b.n	4010f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4010e6:	4b07      	ldr	r3, [pc, #28]	; (401104 <osc_get_rate+0x70>)
  4010e8:	e002      	b.n	4010f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4010ea:	4b06      	ldr	r3, [pc, #24]	; (401104 <osc_get_rate+0x70>)
  4010ec:	e000      	b.n	4010f0 <osc_get_rate+0x5c>
	return 0;
  4010ee:	2300      	movs	r3, #0
}
  4010f0:	4618      	mov	r0, r3
  4010f2:	370c      	adds	r7, #12
  4010f4:	46bd      	mov	sp, r7
  4010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010fa:	4770      	bx	lr
  4010fc:	003d0900 	.word	0x003d0900
  401100:	007a1200 	.word	0x007a1200
  401104:	00b71b00 	.word	0x00b71b00

00401108 <sysclk_get_main_hz>:
{
  401108:	b580      	push	{r7, lr}
  40110a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40110c:	2006      	movs	r0, #6
  40110e:	4b05      	ldr	r3, [pc, #20]	; (401124 <sysclk_get_main_hz+0x1c>)
  401110:	4798      	blx	r3
  401112:	4602      	mov	r2, r0
  401114:	4613      	mov	r3, r2
  401116:	009b      	lsls	r3, r3, #2
  401118:	4413      	add	r3, r2
  40111a:	009a      	lsls	r2, r3, #2
  40111c:	4413      	add	r3, r2
}
  40111e:	4618      	mov	r0, r3
  401120:	bd80      	pop	{r7, pc}
  401122:	bf00      	nop
  401124:	00401095 	.word	0x00401095

00401128 <sysclk_get_cpu_hz>:
{
  401128:	b580      	push	{r7, lr}
  40112a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40112c:	4b02      	ldr	r3, [pc, #8]	; (401138 <sysclk_get_cpu_hz+0x10>)
  40112e:	4798      	blx	r3
  401130:	4603      	mov	r3, r0
}
  401132:	4618      	mov	r0, r3
  401134:	bd80      	pop	{r7, pc}
  401136:	bf00      	nop
  401138:	00401109 	.word	0x00401109

0040113c <init>:
);


// Funo de inicializao do uC
void init(void)
{
  40113c:	b590      	push	{r4, r7, lr}
  40113e:	b083      	sub	sp, #12
  401140:	af02      	add	r7, sp, #8

// Initialize the board clock
sysclk_init();
  401142:	4b0f      	ldr	r3, [pc, #60]	; (401180 <init+0x44>)
  401144:	4798      	blx	r3
  
// Desativa WatchDog Timer
WDT->WDT_MR = WDT_MR_WDDIS;
  401146:	4b0f      	ldr	r3, [pc, #60]	; (401184 <init+0x48>)
  401148:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40114c:	605a      	str	r2, [r3, #4]
pmc_enable_periph_clk(BUZ_PIO_ID);
  40114e:	2010      	movs	r0, #16
  401150:	4b0d      	ldr	r3, [pc, #52]	; (401188 <init+0x4c>)
  401152:	4798      	blx	r3
pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  401154:	2300      	movs	r3, #0
  401156:	f44f 7280 	mov.w	r2, #256	; 0x100
  40115a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40115e:	480b      	ldr	r0, [pc, #44]	; (40118c <init+0x50>)
  401160:	4c0b      	ldr	r4, [pc, #44]	; (401190 <init+0x54>)
  401162:	47a0      	blx	r4
pio_set_output(BUZ_PIO, BUZ_PIO_IDX_MASK, 0, 0, 0);
  401164:	2300      	movs	r3, #0
  401166:	9300      	str	r3, [sp, #0]
  401168:	2300      	movs	r3, #0
  40116a:	2200      	movs	r2, #0
  40116c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401170:	4808      	ldr	r0, [pc, #32]	; (401194 <init+0x58>)
  401172:	4c09      	ldr	r4, [pc, #36]	; (401198 <init+0x5c>)
  401174:	47a0      	blx	r4
}
  401176:	bf00      	nop
  401178:	3704      	adds	r7, #4
  40117a:	46bd      	mov	sp, r7
  40117c:	bd90      	pop	{r4, r7, pc}
  40117e:	bf00      	nop
  401180:	004004ad 	.word	0x004004ad
  401184:	400e1850 	.word	0x400e1850
  401188:	00400cd1 	.word	0x00400cd1
  40118c:	400e1200 	.word	0x400e1200
  401190:	004007c9 	.word	0x004007c9
  401194:	400e1400 	.word	0x400e1400
  401198:	00400765 	.word	0x00400765

0040119c <play>:

void play(int duration[], int notes[], int n){ 
  40119c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011a0:	b09d      	sub	sp, #116	; 0x74
  4011a2:	af00      	add	r7, sp, #0
  4011a4:	65f8      	str	r0, [r7, #92]	; 0x5c
  4011a6:	65b9      	str	r1, [r7, #88]	; 0x58
  4011a8:	657a      	str	r2, [r7, #84]	; 0x54
		delay_s(0.5);
  4011aa:	4b6f      	ldr	r3, [pc, #444]	; (401368 <play+0x1cc>)
  4011ac:	4798      	blx	r3
  4011ae:	4603      	mov	r3, r0
  4011b0:	4619      	mov	r1, r3
  4011b2:	f04f 0200 	mov.w	r2, #0
  4011b6:	460b      	mov	r3, r1
  4011b8:	4614      	mov	r4, r2
  4011ba:	0166      	lsls	r6, r4, #5
  4011bc:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  4011c0:	015d      	lsls	r5, r3, #5
  4011c2:	462b      	mov	r3, r5
  4011c4:	4634      	mov	r4, r6
  4011c6:	1a5b      	subs	r3, r3, r1
  4011c8:	eb64 0402 	sbc.w	r4, r4, r2
  4011cc:	ea4f 0984 	mov.w	r9, r4, lsl #2
  4011d0:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  4011d4:	ea4f 0883 	mov.w	r8, r3, lsl #2
  4011d8:	4643      	mov	r3, r8
  4011da:	464c      	mov	r4, r9
  4011dc:	185b      	adds	r3, r3, r1
  4011de:	eb44 0402 	adc.w	r4, r4, r2
  4011e2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  4011e6:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  4011ea:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  4011ee:	4653      	mov	r3, sl
  4011f0:	465c      	mov	r4, fp
  4011f2:	4619      	mov	r1, r3
  4011f4:	4622      	mov	r2, r4
  4011f6:	f241 732b 	movw	r3, #5931	; 0x172b
  4011fa:	f04f 0400 	mov.w	r4, #0
  4011fe:	18cd      	adds	r5, r1, r3
  401200:	eb42 0604 	adc.w	r6, r2, r4
  401204:	4628      	mov	r0, r5
  401206:	4631      	mov	r1, r6
  401208:	4c58      	ldr	r4, [pc, #352]	; (40136c <play+0x1d0>)
  40120a:	f241 722c 	movw	r2, #5932	; 0x172c
  40120e:	f04f 0300 	mov.w	r3, #0
  401212:	47a0      	blx	r4
  401214:	4603      	mov	r3, r0
  401216:	460c      	mov	r4, r1
  401218:	4618      	mov	r0, r3
  40121a:	4b55      	ldr	r3, [pc, #340]	; (401370 <play+0x1d4>)
  40121c:	4798      	blx	r3
		for(int i = 0; i < n; i++){
  40121e:	2300      	movs	r3, #0
  401220:	66fb      	str	r3, [r7, #108]	; 0x6c
  401222:	e1cd      	b.n	4015c0 <play+0x424>
			int delay = 1000000/notes[i];
  401224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  401226:	009a      	lsls	r2, r3, #2
  401228:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40122a:	4413      	add	r3, r2
  40122c:	681a      	ldr	r2, [r3, #0]
  40122e:	4b51      	ldr	r3, [pc, #324]	; (401374 <play+0x1d8>)
  401230:	fb93 f3f2 	sdiv	r3, r3, r2
  401234:	667b      	str	r3, [r7, #100]	; 0x64
			int duratio = duration[i] * 1000;
  401236:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  401238:	009a      	lsls	r2, r3, #2
  40123a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40123c:	4413      	add	r3, r2
  40123e:	681a      	ldr	r2, [r3, #0]
  401240:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401244:	fb03 f302 	mul.w	r3, r3, r2
  401248:	663b      	str	r3, [r7, #96]	; 0x60
			int h;
			h = 0;
  40124a:	2300      	movs	r3, #0
  40124c:	66bb      	str	r3, [r7, #104]	; 0x68
			
				if (pio_get(BUT1_PIO, PIO_INPUT, PIO_PD22) == 0) {
  40124e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401252:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401256:	4848      	ldr	r0, [pc, #288]	; (401378 <play+0x1dc>)
  401258:	4b48      	ldr	r3, [pc, #288]	; (40137c <play+0x1e0>)
  40125a:	4798      	blx	r3
  40125c:	4603      	mov	r3, r0
  40125e:	2b00      	cmp	r3, #0
  401260:	f000 81b4 	beq.w	4015cc <play+0x430>
				break;
			}
			while(h<duratio/delay && pio_get(BUT_PIO, PIO_INPUT, PIO_PD25) == 1){
  401264:	e0b0      	b.n	4013c8 <play+0x22c>
				
				pio_clear(LED_PIO, LED_IDX_MASK);
  401266:	f44f 7180 	mov.w	r1, #256	; 0x100
  40126a:	4845      	ldr	r0, [pc, #276]	; (401380 <play+0x1e4>)
  40126c:	4b45      	ldr	r3, [pc, #276]	; (401384 <play+0x1e8>)
  40126e:	4798      	blx	r3
				pio_set(BUZ_PIO, BUZ_PIO_IDX_MASK);
  401270:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401274:	4840      	ldr	r0, [pc, #256]	; (401378 <play+0x1dc>)
  401276:	4b44      	ldr	r3, [pc, #272]	; (401388 <play+0x1ec>)
  401278:	4798      	blx	r3
				delay_us(delay/2);
  40127a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40127c:	3301      	adds	r3, #1
  40127e:	2b02      	cmp	r3, #2
  401280:	d926      	bls.n	4012d0 <play+0x134>
  401282:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  401284:	2b00      	cmp	r3, #0
  401286:	da00      	bge.n	40128a <play+0xee>
  401288:	3301      	adds	r3, #1
  40128a:	105b      	asrs	r3, r3, #1
  40128c:	461d      	mov	r5, r3
  40128e:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401292:	4b35      	ldr	r3, [pc, #212]	; (401368 <play+0x1cc>)
  401294:	4798      	blx	r3
  401296:	4603      	mov	r3, r0
  401298:	f04f 0400 	mov.w	r4, #0
  40129c:	fb03 f106 	mul.w	r1, r3, r6
  4012a0:	fb05 f204 	mul.w	r2, r5, r4
  4012a4:	440a      	add	r2, r1
  4012a6:	fba5 0103 	umull	r0, r1, r5, r3
  4012aa:	1853      	adds	r3, r2, r1
  4012ac:	4619      	mov	r1, r3
  4012ae:	4b37      	ldr	r3, [pc, #220]	; (40138c <play+0x1f0>)
  4012b0:	f04f 0400 	mov.w	r4, #0
  4012b4:	18c0      	adds	r0, r0, r3
  4012b6:	eb41 0104 	adc.w	r1, r1, r4
  4012ba:	4c2c      	ldr	r4, [pc, #176]	; (40136c <play+0x1d0>)
  4012bc:	4a34      	ldr	r2, [pc, #208]	; (401390 <play+0x1f4>)
  4012be:	f04f 0300 	mov.w	r3, #0
  4012c2:	47a0      	blx	r4
  4012c4:	4603      	mov	r3, r0
  4012c6:	460c      	mov	r4, r1
  4012c8:	4618      	mov	r0, r3
  4012ca:	4b29      	ldr	r3, [pc, #164]	; (401370 <play+0x1d4>)
  4012cc:	4798      	blx	r3
  4012ce:	e016      	b.n	4012fe <play+0x162>
  4012d0:	4b25      	ldr	r3, [pc, #148]	; (401368 <play+0x1cc>)
  4012d2:	4798      	blx	r3
  4012d4:	4603      	mov	r3, r0
  4012d6:	f04f 0400 	mov.w	r4, #0
  4012da:	492c      	ldr	r1, [pc, #176]	; (40138c <play+0x1f0>)
  4012dc:	f04f 0200 	mov.w	r2, #0
  4012e0:	185d      	adds	r5, r3, r1
  4012e2:	eb44 0602 	adc.w	r6, r4, r2
  4012e6:	4628      	mov	r0, r5
  4012e8:	4631      	mov	r1, r6
  4012ea:	4c20      	ldr	r4, [pc, #128]	; (40136c <play+0x1d0>)
  4012ec:	4a28      	ldr	r2, [pc, #160]	; (401390 <play+0x1f4>)
  4012ee:	f04f 0300 	mov.w	r3, #0
  4012f2:	47a0      	blx	r4
  4012f4:	4603      	mov	r3, r0
  4012f6:	460c      	mov	r4, r1
  4012f8:	4618      	mov	r0, r3
  4012fa:	4b1d      	ldr	r3, [pc, #116]	; (401370 <play+0x1d4>)
  4012fc:	4798      	blx	r3
				
				pio_clear(BUZ_PIO, BUZ_PIO_IDX_MASK);
  4012fe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401302:	481d      	ldr	r0, [pc, #116]	; (401378 <play+0x1dc>)
  401304:	4b1f      	ldr	r3, [pc, #124]	; (401384 <play+0x1e8>)
  401306:	4798      	blx	r3
				pio_set(LED_PIO, LED_IDX_MASK);
  401308:	f44f 7180 	mov.w	r1, #256	; 0x100
  40130c:	481c      	ldr	r0, [pc, #112]	; (401380 <play+0x1e4>)
  40130e:	4b1e      	ldr	r3, [pc, #120]	; (401388 <play+0x1ec>)
  401310:	4798      	blx	r3
				delay_us(delay/2);
  401312:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  401314:	3301      	adds	r3, #1
  401316:	2b02      	cmp	r3, #2
  401318:	d93c      	bls.n	401394 <play+0x1f8>
  40131a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40131c:	2b00      	cmp	r3, #0
  40131e:	da00      	bge.n	401322 <play+0x186>
  401320:	3301      	adds	r3, #1
  401322:	105b      	asrs	r3, r3, #1
  401324:	461d      	mov	r5, r3
  401326:	ea4f 76e5 	mov.w	r6, r5, asr #31
  40132a:	4b0f      	ldr	r3, [pc, #60]	; (401368 <play+0x1cc>)
  40132c:	4798      	blx	r3
  40132e:	4603      	mov	r3, r0
  401330:	f04f 0400 	mov.w	r4, #0
  401334:	fb03 f106 	mul.w	r1, r3, r6
  401338:	fb05 f204 	mul.w	r2, r5, r4
  40133c:	440a      	add	r2, r1
  40133e:	fba5 0103 	umull	r0, r1, r5, r3
  401342:	1853      	adds	r3, r2, r1
  401344:	4619      	mov	r1, r3
  401346:	4b11      	ldr	r3, [pc, #68]	; (40138c <play+0x1f0>)
  401348:	f04f 0400 	mov.w	r4, #0
  40134c:	18c0      	adds	r0, r0, r3
  40134e:	eb41 0104 	adc.w	r1, r1, r4
  401352:	4c06      	ldr	r4, [pc, #24]	; (40136c <play+0x1d0>)
  401354:	4a0e      	ldr	r2, [pc, #56]	; (401390 <play+0x1f4>)
  401356:	f04f 0300 	mov.w	r3, #0
  40135a:	47a0      	blx	r4
  40135c:	4603      	mov	r3, r0
  40135e:	460c      	mov	r4, r1
  401360:	4618      	mov	r0, r3
  401362:	4b03      	ldr	r3, [pc, #12]	; (401370 <play+0x1d4>)
  401364:	4798      	blx	r3
  401366:	e02c      	b.n	4013c2 <play+0x226>
  401368:	00401129 	.word	0x00401129
  40136c:	004016a5 	.word	0x004016a5
  401370:	20400001 	.word	0x20400001
  401374:	000f4240 	.word	0x000f4240
  401378:	400e1400 	.word	0x400e1400
  40137c:	0040058d 	.word	0x0040058d
  401380:	400e1200 	.word	0x400e1200
  401384:	00400571 	.word	0x00400571
  401388:	00400555 	.word	0x00400555
  40138c:	005a83df 	.word	0x005a83df
  401390:	005a83e0 	.word	0x005a83e0
  401394:	4b90      	ldr	r3, [pc, #576]	; (4015d8 <play+0x43c>)
  401396:	4798      	blx	r3
  401398:	4603      	mov	r3, r0
  40139a:	f04f 0400 	mov.w	r4, #0
  40139e:	498f      	ldr	r1, [pc, #572]	; (4015dc <play+0x440>)
  4013a0:	f04f 0200 	mov.w	r2, #0
  4013a4:	185d      	adds	r5, r3, r1
  4013a6:	eb44 0602 	adc.w	r6, r4, r2
  4013aa:	4628      	mov	r0, r5
  4013ac:	4631      	mov	r1, r6
  4013ae:	4c8c      	ldr	r4, [pc, #560]	; (4015e0 <play+0x444>)
  4013b0:	4a8c      	ldr	r2, [pc, #560]	; (4015e4 <play+0x448>)
  4013b2:	f04f 0300 	mov.w	r3, #0
  4013b6:	47a0      	blx	r4
  4013b8:	4603      	mov	r3, r0
  4013ba:	460c      	mov	r4, r1
  4013bc:	4618      	mov	r0, r3
  4013be:	4b8a      	ldr	r3, [pc, #552]	; (4015e8 <play+0x44c>)
  4013c0:	4798      	blx	r3
				
				h++;
  4013c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  4013c4:	3301      	adds	r3, #1
  4013c6:	66bb      	str	r3, [r7, #104]	; 0x68
			while(h<duratio/delay && pio_get(BUT_PIO, PIO_INPUT, PIO_PD25) == 1){
  4013c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
  4013ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4013cc:	fb92 f2f3 	sdiv	r2, r2, r3
  4013d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  4013d2:	429a      	cmp	r2, r3
  4013d4:	dd0a      	ble.n	4013ec <play+0x250>
  4013d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4013da:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4013de:	4883      	ldr	r0, [pc, #524]	; (4015ec <play+0x450>)
  4013e0:	4b83      	ldr	r3, [pc, #524]	; (4015f0 <play+0x454>)
  4013e2:	4798      	blx	r3
  4013e4:	4603      	mov	r3, r0
  4013e6:	2b01      	cmp	r3, #1
  4013e8:	f43f af3d 	beq.w	401266 <play+0xca>
		
			}
			if (pio_get(BUT_PIO, PIO_INPUT, PIO_PD25) == 0){
  4013ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4013f0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4013f4:	487d      	ldr	r0, [pc, #500]	; (4015ec <play+0x450>)
  4013f6:	4b7e      	ldr	r3, [pc, #504]	; (4015f0 <play+0x454>)
  4013f8:	4798      	blx	r3
  4013fa:	4603      	mov	r3, r0
  4013fc:	2b00      	cmp	r3, #0
  4013fe:	f040 808f 	bne.w	401520 <play+0x384>
				delay_s(0.5);
  401402:	4b75      	ldr	r3, [pc, #468]	; (4015d8 <play+0x43c>)
  401404:	4798      	blx	r3
  401406:	4603      	mov	r3, r0
  401408:	4619      	mov	r1, r3
  40140a:	f04f 0200 	mov.w	r2, #0
  40140e:	460b      	mov	r3, r1
  401410:	4614      	mov	r4, r2
  401412:	0160      	lsls	r0, r4, #5
  401414:	64f8      	str	r0, [r7, #76]	; 0x4c
  401416:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
  401418:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  40141c:	64f8      	str	r0, [r7, #76]	; 0x4c
  40141e:	015b      	lsls	r3, r3, #5
  401420:	64bb      	str	r3, [r7, #72]	; 0x48
  401422:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
  401426:	1a5b      	subs	r3, r3, r1
  401428:	eb64 0402 	sbc.w	r4, r4, r2
  40142c:	00a0      	lsls	r0, r4, #2
  40142e:	6478      	str	r0, [r7, #68]	; 0x44
  401430:	6c78      	ldr	r0, [r7, #68]	; 0x44
  401432:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401436:	6478      	str	r0, [r7, #68]	; 0x44
  401438:	009b      	lsls	r3, r3, #2
  40143a:	643b      	str	r3, [r7, #64]	; 0x40
  40143c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
  401440:	185b      	adds	r3, r3, r1
  401442:	eb44 0402 	adc.w	r4, r4, r2
  401446:	00a2      	lsls	r2, r4, #2
  401448:	63fa      	str	r2, [r7, #60]	; 0x3c
  40144a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  40144c:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  401450:	63fa      	str	r2, [r7, #60]	; 0x3c
  401452:	009b      	lsls	r3, r3, #2
  401454:	63bb      	str	r3, [r7, #56]	; 0x38
  401456:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
  40145a:	4619      	mov	r1, r3
  40145c:	4622      	mov	r2, r4
  40145e:	f241 732b 	movw	r3, #5931	; 0x172b
  401462:	f04f 0400 	mov.w	r4, #0
  401466:	18cd      	adds	r5, r1, r3
  401468:	eb42 0604 	adc.w	r6, r2, r4
  40146c:	4628      	mov	r0, r5
  40146e:	4631      	mov	r1, r6
  401470:	4c5b      	ldr	r4, [pc, #364]	; (4015e0 <play+0x444>)
  401472:	f241 722c 	movw	r2, #5932	; 0x172c
  401476:	f04f 0300 	mov.w	r3, #0
  40147a:	47a0      	blx	r4
  40147c:	4603      	mov	r3, r0
  40147e:	460c      	mov	r4, r1
  401480:	4618      	mov	r0, r3
  401482:	4b59      	ldr	r3, [pc, #356]	; (4015e8 <play+0x44c>)
  401484:	4798      	blx	r3
				while(pio_get(BUT_PIO, PIO_INPUT, PIO_PD25) == 1){
  401486:	bf00      	nop
  401488:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40148c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401490:	4856      	ldr	r0, [pc, #344]	; (4015ec <play+0x450>)
  401492:	4b57      	ldr	r3, [pc, #348]	; (4015f0 <play+0x454>)
  401494:	4798      	blx	r3
  401496:	4603      	mov	r3, r0
  401498:	2b01      	cmp	r3, #1
  40149a:	d0f5      	beq.n	401488 <play+0x2ec>
				}
				delay_s(0.5);
  40149c:	4b4e      	ldr	r3, [pc, #312]	; (4015d8 <play+0x43c>)
  40149e:	4798      	blx	r3
  4014a0:	4603      	mov	r3, r0
  4014a2:	4619      	mov	r1, r3
  4014a4:	f04f 0200 	mov.w	r2, #0
  4014a8:	460b      	mov	r3, r1
  4014aa:	4614      	mov	r4, r2
  4014ac:	0160      	lsls	r0, r4, #5
  4014ae:	6378      	str	r0, [r7, #52]	; 0x34
  4014b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
  4014b2:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  4014b6:	6378      	str	r0, [r7, #52]	; 0x34
  4014b8:	015b      	lsls	r3, r3, #5
  4014ba:	633b      	str	r3, [r7, #48]	; 0x30
  4014bc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
  4014c0:	1a5b      	subs	r3, r3, r1
  4014c2:	eb64 0402 	sbc.w	r4, r4, r2
  4014c6:	00a0      	lsls	r0, r4, #2
  4014c8:	62f8      	str	r0, [r7, #44]	; 0x2c
  4014ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4014cc:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4014d0:	62f8      	str	r0, [r7, #44]	; 0x2c
  4014d2:	009b      	lsls	r3, r3, #2
  4014d4:	62bb      	str	r3, [r7, #40]	; 0x28
  4014d6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  4014da:	185b      	adds	r3, r3, r1
  4014dc:	eb44 0402 	adc.w	r4, r4, r2
  4014e0:	00a2      	lsls	r2, r4, #2
  4014e2:	627a      	str	r2, [r7, #36]	; 0x24
  4014e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4014e6:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  4014ea:	627a      	str	r2, [r7, #36]	; 0x24
  4014ec:	009b      	lsls	r3, r3, #2
  4014ee:	623b      	str	r3, [r7, #32]
  4014f0:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
  4014f4:	4619      	mov	r1, r3
  4014f6:	4622      	mov	r2, r4
  4014f8:	f241 732b 	movw	r3, #5931	; 0x172b
  4014fc:	f04f 0400 	mov.w	r4, #0
  401500:	18cd      	adds	r5, r1, r3
  401502:	eb42 0604 	adc.w	r6, r2, r4
  401506:	4628      	mov	r0, r5
  401508:	4631      	mov	r1, r6
  40150a:	4c35      	ldr	r4, [pc, #212]	; (4015e0 <play+0x444>)
  40150c:	f241 722c 	movw	r2, #5932	; 0x172c
  401510:	f04f 0300 	mov.w	r3, #0
  401514:	47a0      	blx	r4
  401516:	4603      	mov	r3, r0
  401518:	460c      	mov	r4, r1
  40151a:	4618      	mov	r0, r3
  40151c:	4b32      	ldr	r3, [pc, #200]	; (4015e8 <play+0x44c>)
  40151e:	4798      	blx	r3
			}	
			delay_us(65000);	
  401520:	4b2d      	ldr	r3, [pc, #180]	; (4015d8 <play+0x43c>)
  401522:	4798      	blx	r3
  401524:	4603      	mov	r3, r0
  401526:	4619      	mov	r1, r3
  401528:	f04f 0200 	mov.w	r2, #0
  40152c:	460b      	mov	r3, r1
  40152e:	4614      	mov	r4, r2
  401530:	01e0      	lsls	r0, r4, #7
  401532:	61f8      	str	r0, [r7, #28]
  401534:	69f8      	ldr	r0, [r7, #28]
  401536:	ea40 6053 	orr.w	r0, r0, r3, lsr #25
  40153a:	61f8      	str	r0, [r7, #28]
  40153c:	01db      	lsls	r3, r3, #7
  40153e:	61bb      	str	r3, [r7, #24]
  401540:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  401544:	1a5b      	subs	r3, r3, r1
  401546:	eb64 0402 	sbc.w	r4, r4, r2
  40154a:	0120      	lsls	r0, r4, #4
  40154c:	6178      	str	r0, [r7, #20]
  40154e:	6978      	ldr	r0, [r7, #20]
  401550:	ea40 7013 	orr.w	r0, r0, r3, lsr #28
  401554:	6178      	str	r0, [r7, #20]
  401556:	011b      	lsls	r3, r3, #4
  401558:	613b      	str	r3, [r7, #16]
  40155a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  40155e:	1a5b      	subs	r3, r3, r1
  401560:	eb64 0402 	sbc.w	r4, r4, r2
  401564:	00a0      	lsls	r0, r4, #2
  401566:	60f8      	str	r0, [r7, #12]
  401568:	68f8      	ldr	r0, [r7, #12]
  40156a:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  40156e:	60f8      	str	r0, [r7, #12]
  401570:	009b      	lsls	r3, r3, #2
  401572:	60bb      	str	r3, [r7, #8]
  401574:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  401578:	185b      	adds	r3, r3, r1
  40157a:	eb44 0402 	adc.w	r4, r4, r2
  40157e:	00e2      	lsls	r2, r4, #3
  401580:	607a      	str	r2, [r7, #4]
  401582:	687a      	ldr	r2, [r7, #4]
  401584:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401588:	607a      	str	r2, [r7, #4]
  40158a:	00db      	lsls	r3, r3, #3
  40158c:	603b      	str	r3, [r7, #0]
  40158e:	e9d7 3400 	ldrd	r3, r4, [r7]
  401592:	4619      	mov	r1, r3
  401594:	4622      	mov	r2, r4
  401596:	4b11      	ldr	r3, [pc, #68]	; (4015dc <play+0x440>)
  401598:	f04f 0400 	mov.w	r4, #0
  40159c:	18cd      	adds	r5, r1, r3
  40159e:	eb42 0604 	adc.w	r6, r2, r4
  4015a2:	4628      	mov	r0, r5
  4015a4:	4631      	mov	r1, r6
  4015a6:	4c0e      	ldr	r4, [pc, #56]	; (4015e0 <play+0x444>)
  4015a8:	4a0e      	ldr	r2, [pc, #56]	; (4015e4 <play+0x448>)
  4015aa:	f04f 0300 	mov.w	r3, #0
  4015ae:	47a0      	blx	r4
  4015b0:	4603      	mov	r3, r0
  4015b2:	460c      	mov	r4, r1
  4015b4:	4618      	mov	r0, r3
  4015b6:	4b0c      	ldr	r3, [pc, #48]	; (4015e8 <play+0x44c>)
  4015b8:	4798      	blx	r3
		for(int i = 0; i < n; i++){
  4015ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  4015bc:	3301      	adds	r3, #1
  4015be:	66fb      	str	r3, [r7, #108]	; 0x6c
  4015c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
  4015c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4015c4:	429a      	cmp	r2, r3
  4015c6:	f6ff ae2d 	blt.w	401224 <play+0x88>
		}
	return;
  4015ca:	e000      	b.n	4015ce <play+0x432>
				break;
  4015cc:	bf00      	nop
	return;
  4015ce:	bf00      	nop
}
  4015d0:	3774      	adds	r7, #116	; 0x74
  4015d2:	46bd      	mov	sp, r7
  4015d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015d8:	00401129 	.word	0x00401129
  4015dc:	005a83df 	.word	0x005a83df
  4015e0:	004016a5 	.word	0x004016a5
  4015e4:	005a83e0 	.word	0x005a83e0
  4015e8:	20400001 	.word	0x20400001
  4015ec:	400e1400 	.word	0x400e1400
  4015f0:	0040058d 	.word	0x0040058d

004015f4 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  4015f4:	b580      	push	{r7, lr}
  4015f6:	b084      	sub	sp, #16
  4015f8:	af00      	add	r7, sp, #0
  init();
  4015fa:	4b20      	ldr	r3, [pc, #128]	; (40167c <main+0x88>)
  4015fc:	4798      	blx	r3
  // super loop
  // aplicacoes embarcadas no devem sair do while(1).
  while (1)
  {
	
	if(pio_get(BUT_PIO, PIO_INPUT, PIO_PD25) == 0 || pio_get(BUT1_PIO, PIO_INPUT, PIO_PD22) == 0){
  4015fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401602:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401606:	481e      	ldr	r0, [pc, #120]	; (401680 <main+0x8c>)
  401608:	4b1e      	ldr	r3, [pc, #120]	; (401684 <main+0x90>)
  40160a:	4798      	blx	r3
  40160c:	4603      	mov	r3, r0
  40160e:	2b00      	cmp	r3, #0
  401610:	d009      	beq.n	401626 <main+0x32>
  401612:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401616:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40161a:	4819      	ldr	r0, [pc, #100]	; (401680 <main+0x8c>)
  40161c:	4b19      	ldr	r3, [pc, #100]	; (401684 <main+0x90>)
  40161e:	4798      	blx	r3
  401620:	4603      	mov	r3, r0
  401622:	2b00      	cmp	r3, #0
  401624:	d106      	bne.n	401634 <main+0x40>
		int num = sizeof(notes) / sizeof(notes[0]);
  401626:	23cb      	movs	r3, #203	; 0xcb
  401628:	60fb      	str	r3, [r7, #12]
		play(duration, notes, num);
  40162a:	68fa      	ldr	r2, [r7, #12]
  40162c:	4916      	ldr	r1, [pc, #88]	; (401688 <main+0x94>)
  40162e:	4817      	ldr	r0, [pc, #92]	; (40168c <main+0x98>)
  401630:	4b17      	ldr	r3, [pc, #92]	; (401690 <main+0x9c>)
  401632:	4798      	blx	r3
		}
	
	if(pio_get(BUT1_PIO, PIO_INPUT, PIO_PD22) == 0){	
  401634:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401638:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40163c:	4810      	ldr	r0, [pc, #64]	; (401680 <main+0x8c>)
  40163e:	4b11      	ldr	r3, [pc, #68]	; (401684 <main+0x90>)
  401640:	4798      	blx	r3
  401642:	4603      	mov	r3, r0
  401644:	2b00      	cmp	r3, #0
  401646:	d106      	bne.n	401656 <main+0x62>
		int num = sizeof(melody) / sizeof(melody[0]);
  401648:	234e      	movs	r3, #78	; 0x4e
  40164a:	60bb      	str	r3, [r7, #8]
		play(tempo, melody, num);
  40164c:	68ba      	ldr	r2, [r7, #8]
  40164e:	4911      	ldr	r1, [pc, #68]	; (401694 <main+0xa0>)
  401650:	4811      	ldr	r0, [pc, #68]	; (401698 <main+0xa4>)
  401652:	4b0f      	ldr	r3, [pc, #60]	; (401690 <main+0x9c>)
  401654:	4798      	blx	r3
	}
	
	if(pio_get(BUT1_PIO, PIO_INPUT, PIO_PD22) == 0){
  401656:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40165a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40165e:	4808      	ldr	r0, [pc, #32]	; (401680 <main+0x8c>)
  401660:	4b08      	ldr	r3, [pc, #32]	; (401684 <main+0x90>)
  401662:	4798      	blx	r3
  401664:	4603      	mov	r3, r0
  401666:	2b00      	cmp	r3, #0
  401668:	d1c9      	bne.n	4015fe <main+0xa>
		int num = sizeof(underworld_melody) / sizeof(underworld_melody[0]);
  40166a:	2338      	movs	r3, #56	; 0x38
  40166c:	607b      	str	r3, [r7, #4]
		play(underworld_tempo, underworld_melody, num);
  40166e:	687a      	ldr	r2, [r7, #4]
  401670:	490a      	ldr	r1, [pc, #40]	; (40169c <main+0xa8>)
  401672:	480b      	ldr	r0, [pc, #44]	; (4016a0 <main+0xac>)
  401674:	4b06      	ldr	r3, [pc, #24]	; (401690 <main+0x9c>)
  401676:	4798      	blx	r3
	if(pio_get(BUT_PIO, PIO_INPUT, PIO_PD25) == 0 || pio_get(BUT1_PIO, PIO_INPUT, PIO_PD22) == 0){
  401678:	e7c1      	b.n	4015fe <main+0xa>
  40167a:	bf00      	nop
  40167c:	0040113d 	.word	0x0040113d
  401680:	400e1400 	.word	0x400e1400
  401684:	0040058d 	.word	0x0040058d
  401688:	20400010 	.word	0x20400010
  40168c:	2040033c 	.word	0x2040033c
  401690:	0040119d 	.word	0x0040119d
  401694:	20400668 	.word	0x20400668
  401698:	204007a0 	.word	0x204007a0
  40169c:	204008d8 	.word	0x204008d8
  4016a0:	204009b8 	.word	0x204009b8

004016a4 <__aeabi_uldivmod>:
  4016a4:	b953      	cbnz	r3, 4016bc <__aeabi_uldivmod+0x18>
  4016a6:	b94a      	cbnz	r2, 4016bc <__aeabi_uldivmod+0x18>
  4016a8:	2900      	cmp	r1, #0
  4016aa:	bf08      	it	eq
  4016ac:	2800      	cmpeq	r0, #0
  4016ae:	bf1c      	itt	ne
  4016b0:	f04f 31ff 	movne.w	r1, #4294967295
  4016b4:	f04f 30ff 	movne.w	r0, #4294967295
  4016b8:	f000 b97a 	b.w	4019b0 <__aeabi_idiv0>
  4016bc:	f1ad 0c08 	sub.w	ip, sp, #8
  4016c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4016c4:	f000 f806 	bl	4016d4 <__udivmoddi4>
  4016c8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4016cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4016d0:	b004      	add	sp, #16
  4016d2:	4770      	bx	lr

004016d4 <__udivmoddi4>:
  4016d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4016d8:	468c      	mov	ip, r1
  4016da:	460d      	mov	r5, r1
  4016dc:	4604      	mov	r4, r0
  4016de:	9e08      	ldr	r6, [sp, #32]
  4016e0:	2b00      	cmp	r3, #0
  4016e2:	d151      	bne.n	401788 <__udivmoddi4+0xb4>
  4016e4:	428a      	cmp	r2, r1
  4016e6:	4617      	mov	r7, r2
  4016e8:	d96d      	bls.n	4017c6 <__udivmoddi4+0xf2>
  4016ea:	fab2 fe82 	clz	lr, r2
  4016ee:	f1be 0f00 	cmp.w	lr, #0
  4016f2:	d00b      	beq.n	40170c <__udivmoddi4+0x38>
  4016f4:	f1ce 0c20 	rsb	ip, lr, #32
  4016f8:	fa01 f50e 	lsl.w	r5, r1, lr
  4016fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  401700:	fa02 f70e 	lsl.w	r7, r2, lr
  401704:	ea4c 0c05 	orr.w	ip, ip, r5
  401708:	fa00 f40e 	lsl.w	r4, r0, lr
  40170c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401710:	0c25      	lsrs	r5, r4, #16
  401712:	fbbc f8fa 	udiv	r8, ip, sl
  401716:	fa1f f987 	uxth.w	r9, r7
  40171a:	fb0a cc18 	mls	ip, sl, r8, ip
  40171e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401722:	fb08 f309 	mul.w	r3, r8, r9
  401726:	42ab      	cmp	r3, r5
  401728:	d90a      	bls.n	401740 <__udivmoddi4+0x6c>
  40172a:	19ed      	adds	r5, r5, r7
  40172c:	f108 32ff 	add.w	r2, r8, #4294967295
  401730:	f080 8123 	bcs.w	40197a <__udivmoddi4+0x2a6>
  401734:	42ab      	cmp	r3, r5
  401736:	f240 8120 	bls.w	40197a <__udivmoddi4+0x2a6>
  40173a:	f1a8 0802 	sub.w	r8, r8, #2
  40173e:	443d      	add	r5, r7
  401740:	1aed      	subs	r5, r5, r3
  401742:	b2a4      	uxth	r4, r4
  401744:	fbb5 f0fa 	udiv	r0, r5, sl
  401748:	fb0a 5510 	mls	r5, sl, r0, r5
  40174c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401750:	fb00 f909 	mul.w	r9, r0, r9
  401754:	45a1      	cmp	r9, r4
  401756:	d909      	bls.n	40176c <__udivmoddi4+0x98>
  401758:	19e4      	adds	r4, r4, r7
  40175a:	f100 33ff 	add.w	r3, r0, #4294967295
  40175e:	f080 810a 	bcs.w	401976 <__udivmoddi4+0x2a2>
  401762:	45a1      	cmp	r9, r4
  401764:	f240 8107 	bls.w	401976 <__udivmoddi4+0x2a2>
  401768:	3802      	subs	r0, #2
  40176a:	443c      	add	r4, r7
  40176c:	eba4 0409 	sub.w	r4, r4, r9
  401770:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401774:	2100      	movs	r1, #0
  401776:	2e00      	cmp	r6, #0
  401778:	d061      	beq.n	40183e <__udivmoddi4+0x16a>
  40177a:	fa24 f40e 	lsr.w	r4, r4, lr
  40177e:	2300      	movs	r3, #0
  401780:	6034      	str	r4, [r6, #0]
  401782:	6073      	str	r3, [r6, #4]
  401784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401788:	428b      	cmp	r3, r1
  40178a:	d907      	bls.n	40179c <__udivmoddi4+0xc8>
  40178c:	2e00      	cmp	r6, #0
  40178e:	d054      	beq.n	40183a <__udivmoddi4+0x166>
  401790:	2100      	movs	r1, #0
  401792:	e886 0021 	stmia.w	r6, {r0, r5}
  401796:	4608      	mov	r0, r1
  401798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40179c:	fab3 f183 	clz	r1, r3
  4017a0:	2900      	cmp	r1, #0
  4017a2:	f040 808e 	bne.w	4018c2 <__udivmoddi4+0x1ee>
  4017a6:	42ab      	cmp	r3, r5
  4017a8:	d302      	bcc.n	4017b0 <__udivmoddi4+0xdc>
  4017aa:	4282      	cmp	r2, r0
  4017ac:	f200 80fa 	bhi.w	4019a4 <__udivmoddi4+0x2d0>
  4017b0:	1a84      	subs	r4, r0, r2
  4017b2:	eb65 0503 	sbc.w	r5, r5, r3
  4017b6:	2001      	movs	r0, #1
  4017b8:	46ac      	mov	ip, r5
  4017ba:	2e00      	cmp	r6, #0
  4017bc:	d03f      	beq.n	40183e <__udivmoddi4+0x16a>
  4017be:	e886 1010 	stmia.w	r6, {r4, ip}
  4017c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4017c6:	b912      	cbnz	r2, 4017ce <__udivmoddi4+0xfa>
  4017c8:	2701      	movs	r7, #1
  4017ca:	fbb7 f7f2 	udiv	r7, r7, r2
  4017ce:	fab7 fe87 	clz	lr, r7
  4017d2:	f1be 0f00 	cmp.w	lr, #0
  4017d6:	d134      	bne.n	401842 <__udivmoddi4+0x16e>
  4017d8:	1beb      	subs	r3, r5, r7
  4017da:	0c3a      	lsrs	r2, r7, #16
  4017dc:	fa1f fc87 	uxth.w	ip, r7
  4017e0:	2101      	movs	r1, #1
  4017e2:	fbb3 f8f2 	udiv	r8, r3, r2
  4017e6:	0c25      	lsrs	r5, r4, #16
  4017e8:	fb02 3318 	mls	r3, r2, r8, r3
  4017ec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4017f0:	fb0c f308 	mul.w	r3, ip, r8
  4017f4:	42ab      	cmp	r3, r5
  4017f6:	d907      	bls.n	401808 <__udivmoddi4+0x134>
  4017f8:	19ed      	adds	r5, r5, r7
  4017fa:	f108 30ff 	add.w	r0, r8, #4294967295
  4017fe:	d202      	bcs.n	401806 <__udivmoddi4+0x132>
  401800:	42ab      	cmp	r3, r5
  401802:	f200 80d1 	bhi.w	4019a8 <__udivmoddi4+0x2d4>
  401806:	4680      	mov	r8, r0
  401808:	1aed      	subs	r5, r5, r3
  40180a:	b2a3      	uxth	r3, r4
  40180c:	fbb5 f0f2 	udiv	r0, r5, r2
  401810:	fb02 5510 	mls	r5, r2, r0, r5
  401814:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401818:	fb0c fc00 	mul.w	ip, ip, r0
  40181c:	45a4      	cmp	ip, r4
  40181e:	d907      	bls.n	401830 <__udivmoddi4+0x15c>
  401820:	19e4      	adds	r4, r4, r7
  401822:	f100 33ff 	add.w	r3, r0, #4294967295
  401826:	d202      	bcs.n	40182e <__udivmoddi4+0x15a>
  401828:	45a4      	cmp	ip, r4
  40182a:	f200 80b8 	bhi.w	40199e <__udivmoddi4+0x2ca>
  40182e:	4618      	mov	r0, r3
  401830:	eba4 040c 	sub.w	r4, r4, ip
  401834:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401838:	e79d      	b.n	401776 <__udivmoddi4+0xa2>
  40183a:	4631      	mov	r1, r6
  40183c:	4630      	mov	r0, r6
  40183e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401842:	f1ce 0420 	rsb	r4, lr, #32
  401846:	fa05 f30e 	lsl.w	r3, r5, lr
  40184a:	fa07 f70e 	lsl.w	r7, r7, lr
  40184e:	fa20 f804 	lsr.w	r8, r0, r4
  401852:	0c3a      	lsrs	r2, r7, #16
  401854:	fa25 f404 	lsr.w	r4, r5, r4
  401858:	ea48 0803 	orr.w	r8, r8, r3
  40185c:	fbb4 f1f2 	udiv	r1, r4, r2
  401860:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401864:	fb02 4411 	mls	r4, r2, r1, r4
  401868:	fa1f fc87 	uxth.w	ip, r7
  40186c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401870:	fb01 f30c 	mul.w	r3, r1, ip
  401874:	42ab      	cmp	r3, r5
  401876:	fa00 f40e 	lsl.w	r4, r0, lr
  40187a:	d909      	bls.n	401890 <__udivmoddi4+0x1bc>
  40187c:	19ed      	adds	r5, r5, r7
  40187e:	f101 30ff 	add.w	r0, r1, #4294967295
  401882:	f080 808a 	bcs.w	40199a <__udivmoddi4+0x2c6>
  401886:	42ab      	cmp	r3, r5
  401888:	f240 8087 	bls.w	40199a <__udivmoddi4+0x2c6>
  40188c:	3902      	subs	r1, #2
  40188e:	443d      	add	r5, r7
  401890:	1aeb      	subs	r3, r5, r3
  401892:	fa1f f588 	uxth.w	r5, r8
  401896:	fbb3 f0f2 	udiv	r0, r3, r2
  40189a:	fb02 3310 	mls	r3, r2, r0, r3
  40189e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4018a2:	fb00 f30c 	mul.w	r3, r0, ip
  4018a6:	42ab      	cmp	r3, r5
  4018a8:	d907      	bls.n	4018ba <__udivmoddi4+0x1e6>
  4018aa:	19ed      	adds	r5, r5, r7
  4018ac:	f100 38ff 	add.w	r8, r0, #4294967295
  4018b0:	d26f      	bcs.n	401992 <__udivmoddi4+0x2be>
  4018b2:	42ab      	cmp	r3, r5
  4018b4:	d96d      	bls.n	401992 <__udivmoddi4+0x2be>
  4018b6:	3802      	subs	r0, #2
  4018b8:	443d      	add	r5, r7
  4018ba:	1aeb      	subs	r3, r5, r3
  4018bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4018c0:	e78f      	b.n	4017e2 <__udivmoddi4+0x10e>
  4018c2:	f1c1 0720 	rsb	r7, r1, #32
  4018c6:	fa22 f807 	lsr.w	r8, r2, r7
  4018ca:	408b      	lsls	r3, r1
  4018cc:	fa05 f401 	lsl.w	r4, r5, r1
  4018d0:	ea48 0303 	orr.w	r3, r8, r3
  4018d4:	fa20 fe07 	lsr.w	lr, r0, r7
  4018d8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4018dc:	40fd      	lsrs	r5, r7
  4018de:	ea4e 0e04 	orr.w	lr, lr, r4
  4018e2:	fbb5 f9fc 	udiv	r9, r5, ip
  4018e6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4018ea:	fb0c 5519 	mls	r5, ip, r9, r5
  4018ee:	fa1f f883 	uxth.w	r8, r3
  4018f2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4018f6:	fb09 f408 	mul.w	r4, r9, r8
  4018fa:	42ac      	cmp	r4, r5
  4018fc:	fa02 f201 	lsl.w	r2, r2, r1
  401900:	fa00 fa01 	lsl.w	sl, r0, r1
  401904:	d908      	bls.n	401918 <__udivmoddi4+0x244>
  401906:	18ed      	adds	r5, r5, r3
  401908:	f109 30ff 	add.w	r0, r9, #4294967295
  40190c:	d243      	bcs.n	401996 <__udivmoddi4+0x2c2>
  40190e:	42ac      	cmp	r4, r5
  401910:	d941      	bls.n	401996 <__udivmoddi4+0x2c2>
  401912:	f1a9 0902 	sub.w	r9, r9, #2
  401916:	441d      	add	r5, r3
  401918:	1b2d      	subs	r5, r5, r4
  40191a:	fa1f fe8e 	uxth.w	lr, lr
  40191e:	fbb5 f0fc 	udiv	r0, r5, ip
  401922:	fb0c 5510 	mls	r5, ip, r0, r5
  401926:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40192a:	fb00 f808 	mul.w	r8, r0, r8
  40192e:	45a0      	cmp	r8, r4
  401930:	d907      	bls.n	401942 <__udivmoddi4+0x26e>
  401932:	18e4      	adds	r4, r4, r3
  401934:	f100 35ff 	add.w	r5, r0, #4294967295
  401938:	d229      	bcs.n	40198e <__udivmoddi4+0x2ba>
  40193a:	45a0      	cmp	r8, r4
  40193c:	d927      	bls.n	40198e <__udivmoddi4+0x2ba>
  40193e:	3802      	subs	r0, #2
  401940:	441c      	add	r4, r3
  401942:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401946:	eba4 0408 	sub.w	r4, r4, r8
  40194a:	fba0 8902 	umull	r8, r9, r0, r2
  40194e:	454c      	cmp	r4, r9
  401950:	46c6      	mov	lr, r8
  401952:	464d      	mov	r5, r9
  401954:	d315      	bcc.n	401982 <__udivmoddi4+0x2ae>
  401956:	d012      	beq.n	40197e <__udivmoddi4+0x2aa>
  401958:	b156      	cbz	r6, 401970 <__udivmoddi4+0x29c>
  40195a:	ebba 030e 	subs.w	r3, sl, lr
  40195e:	eb64 0405 	sbc.w	r4, r4, r5
  401962:	fa04 f707 	lsl.w	r7, r4, r7
  401966:	40cb      	lsrs	r3, r1
  401968:	431f      	orrs	r7, r3
  40196a:	40cc      	lsrs	r4, r1
  40196c:	6037      	str	r7, [r6, #0]
  40196e:	6074      	str	r4, [r6, #4]
  401970:	2100      	movs	r1, #0
  401972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401976:	4618      	mov	r0, r3
  401978:	e6f8      	b.n	40176c <__udivmoddi4+0x98>
  40197a:	4690      	mov	r8, r2
  40197c:	e6e0      	b.n	401740 <__udivmoddi4+0x6c>
  40197e:	45c2      	cmp	sl, r8
  401980:	d2ea      	bcs.n	401958 <__udivmoddi4+0x284>
  401982:	ebb8 0e02 	subs.w	lr, r8, r2
  401986:	eb69 0503 	sbc.w	r5, r9, r3
  40198a:	3801      	subs	r0, #1
  40198c:	e7e4      	b.n	401958 <__udivmoddi4+0x284>
  40198e:	4628      	mov	r0, r5
  401990:	e7d7      	b.n	401942 <__udivmoddi4+0x26e>
  401992:	4640      	mov	r0, r8
  401994:	e791      	b.n	4018ba <__udivmoddi4+0x1e6>
  401996:	4681      	mov	r9, r0
  401998:	e7be      	b.n	401918 <__udivmoddi4+0x244>
  40199a:	4601      	mov	r1, r0
  40199c:	e778      	b.n	401890 <__udivmoddi4+0x1bc>
  40199e:	3802      	subs	r0, #2
  4019a0:	443c      	add	r4, r7
  4019a2:	e745      	b.n	401830 <__udivmoddi4+0x15c>
  4019a4:	4608      	mov	r0, r1
  4019a6:	e708      	b.n	4017ba <__udivmoddi4+0xe6>
  4019a8:	f1a8 0802 	sub.w	r8, r8, #2
  4019ac:	443d      	add	r5, r7
  4019ae:	e72b      	b.n	401808 <__udivmoddi4+0x134>

004019b0 <__aeabi_idiv0>:
  4019b0:	4770      	bx	lr
  4019b2:	bf00      	nop

004019b4 <__libc_init_array>:
  4019b4:	b570      	push	{r4, r5, r6, lr}
  4019b6:	4e0f      	ldr	r6, [pc, #60]	; (4019f4 <__libc_init_array+0x40>)
  4019b8:	4d0f      	ldr	r5, [pc, #60]	; (4019f8 <__libc_init_array+0x44>)
  4019ba:	1b76      	subs	r6, r6, r5
  4019bc:	10b6      	asrs	r6, r6, #2
  4019be:	bf18      	it	ne
  4019c0:	2400      	movne	r4, #0
  4019c2:	d005      	beq.n	4019d0 <__libc_init_array+0x1c>
  4019c4:	3401      	adds	r4, #1
  4019c6:	f855 3b04 	ldr.w	r3, [r5], #4
  4019ca:	4798      	blx	r3
  4019cc:	42a6      	cmp	r6, r4
  4019ce:	d1f9      	bne.n	4019c4 <__libc_init_array+0x10>
  4019d0:	4e0a      	ldr	r6, [pc, #40]	; (4019fc <__libc_init_array+0x48>)
  4019d2:	4d0b      	ldr	r5, [pc, #44]	; (401a00 <__libc_init_array+0x4c>)
  4019d4:	1b76      	subs	r6, r6, r5
  4019d6:	f000 f8a7 	bl	401b28 <_init>
  4019da:	10b6      	asrs	r6, r6, #2
  4019dc:	bf18      	it	ne
  4019de:	2400      	movne	r4, #0
  4019e0:	d006      	beq.n	4019f0 <__libc_init_array+0x3c>
  4019e2:	3401      	adds	r4, #1
  4019e4:	f855 3b04 	ldr.w	r3, [r5], #4
  4019e8:	4798      	blx	r3
  4019ea:	42a6      	cmp	r6, r4
  4019ec:	d1f9      	bne.n	4019e2 <__libc_init_array+0x2e>
  4019ee:	bd70      	pop	{r4, r5, r6, pc}
  4019f0:	bd70      	pop	{r4, r5, r6, pc}
  4019f2:	bf00      	nop
  4019f4:	00401b34 	.word	0x00401b34
  4019f8:	00401b34 	.word	0x00401b34
  4019fc:	00401b3c 	.word	0x00401b3c
  401a00:	00401b34 	.word	0x00401b34

00401a04 <register_fini>:
  401a04:	4b02      	ldr	r3, [pc, #8]	; (401a10 <register_fini+0xc>)
  401a06:	b113      	cbz	r3, 401a0e <register_fini+0xa>
  401a08:	4802      	ldr	r0, [pc, #8]	; (401a14 <register_fini+0x10>)
  401a0a:	f000 b805 	b.w	401a18 <atexit>
  401a0e:	4770      	bx	lr
  401a10:	00000000 	.word	0x00000000
  401a14:	00401a25 	.word	0x00401a25

00401a18 <atexit>:
  401a18:	2300      	movs	r3, #0
  401a1a:	4601      	mov	r1, r0
  401a1c:	461a      	mov	r2, r3
  401a1e:	4618      	mov	r0, r3
  401a20:	f000 b81e 	b.w	401a60 <__register_exitproc>

00401a24 <__libc_fini_array>:
  401a24:	b538      	push	{r3, r4, r5, lr}
  401a26:	4c0a      	ldr	r4, [pc, #40]	; (401a50 <__libc_fini_array+0x2c>)
  401a28:	4d0a      	ldr	r5, [pc, #40]	; (401a54 <__libc_fini_array+0x30>)
  401a2a:	1b64      	subs	r4, r4, r5
  401a2c:	10a4      	asrs	r4, r4, #2
  401a2e:	d00a      	beq.n	401a46 <__libc_fini_array+0x22>
  401a30:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401a34:	3b01      	subs	r3, #1
  401a36:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401a3a:	3c01      	subs	r4, #1
  401a3c:	f855 3904 	ldr.w	r3, [r5], #-4
  401a40:	4798      	blx	r3
  401a42:	2c00      	cmp	r4, #0
  401a44:	d1f9      	bne.n	401a3a <__libc_fini_array+0x16>
  401a46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401a4a:	f000 b877 	b.w	401b3c <_fini>
  401a4e:	bf00      	nop
  401a50:	00401b4c 	.word	0x00401b4c
  401a54:	00401b48 	.word	0x00401b48

00401a58 <__retarget_lock_acquire_recursive>:
  401a58:	4770      	bx	lr
  401a5a:	bf00      	nop

00401a5c <__retarget_lock_release_recursive>:
  401a5c:	4770      	bx	lr
  401a5e:	bf00      	nop

00401a60 <__register_exitproc>:
  401a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401a64:	4d2c      	ldr	r5, [pc, #176]	; (401b18 <__register_exitproc+0xb8>)
  401a66:	4606      	mov	r6, r0
  401a68:	6828      	ldr	r0, [r5, #0]
  401a6a:	4698      	mov	r8, r3
  401a6c:	460f      	mov	r7, r1
  401a6e:	4691      	mov	r9, r2
  401a70:	f7ff fff2 	bl	401a58 <__retarget_lock_acquire_recursive>
  401a74:	4b29      	ldr	r3, [pc, #164]	; (401b1c <__register_exitproc+0xbc>)
  401a76:	681c      	ldr	r4, [r3, #0]
  401a78:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401a7c:	2b00      	cmp	r3, #0
  401a7e:	d03e      	beq.n	401afe <__register_exitproc+0x9e>
  401a80:	685a      	ldr	r2, [r3, #4]
  401a82:	2a1f      	cmp	r2, #31
  401a84:	dc1c      	bgt.n	401ac0 <__register_exitproc+0x60>
  401a86:	f102 0e01 	add.w	lr, r2, #1
  401a8a:	b176      	cbz	r6, 401aaa <__register_exitproc+0x4a>
  401a8c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401a90:	2401      	movs	r4, #1
  401a92:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401a96:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401a9a:	4094      	lsls	r4, r2
  401a9c:	4320      	orrs	r0, r4
  401a9e:	2e02      	cmp	r6, #2
  401aa0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401aa4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401aa8:	d023      	beq.n	401af2 <__register_exitproc+0x92>
  401aaa:	3202      	adds	r2, #2
  401aac:	f8c3 e004 	str.w	lr, [r3, #4]
  401ab0:	6828      	ldr	r0, [r5, #0]
  401ab2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401ab6:	f7ff ffd1 	bl	401a5c <__retarget_lock_release_recursive>
  401aba:	2000      	movs	r0, #0
  401abc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ac0:	4b17      	ldr	r3, [pc, #92]	; (401b20 <__register_exitproc+0xc0>)
  401ac2:	b30b      	cbz	r3, 401b08 <__register_exitproc+0xa8>
  401ac4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401ac8:	f3af 8000 	nop.w
  401acc:	4603      	mov	r3, r0
  401ace:	b1d8      	cbz	r0, 401b08 <__register_exitproc+0xa8>
  401ad0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401ad4:	6002      	str	r2, [r0, #0]
  401ad6:	2100      	movs	r1, #0
  401ad8:	6041      	str	r1, [r0, #4]
  401ada:	460a      	mov	r2, r1
  401adc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401ae0:	f04f 0e01 	mov.w	lr, #1
  401ae4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401ae8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401aec:	2e00      	cmp	r6, #0
  401aee:	d0dc      	beq.n	401aaa <__register_exitproc+0x4a>
  401af0:	e7cc      	b.n	401a8c <__register_exitproc+0x2c>
  401af2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401af6:	430c      	orrs	r4, r1
  401af8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401afc:	e7d5      	b.n	401aaa <__register_exitproc+0x4a>
  401afe:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401b02:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401b06:	e7bb      	b.n	401a80 <__register_exitproc+0x20>
  401b08:	6828      	ldr	r0, [r5, #0]
  401b0a:	f7ff ffa7 	bl	401a5c <__retarget_lock_release_recursive>
  401b0e:	f04f 30ff 	mov.w	r0, #4294967295
  401b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b16:	bf00      	nop
  401b18:	20400ec0 	.word	0x20400ec0
  401b1c:	00401b24 	.word	0x00401b24
  401b20:	00000000 	.word	0x00000000

00401b24 <_global_impure_ptr>:
  401b24:	20400a98                                ..@ 

00401b28 <_init>:
  401b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401b2a:	bf00      	nop
  401b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401b2e:	bc08      	pop	{r3}
  401b30:	469e      	mov	lr, r3
  401b32:	4770      	bx	lr

00401b34 <__init_array_start>:
  401b34:	00401a05 	.word	0x00401a05

00401b38 <__frame_dummy_init_array_entry>:
  401b38:	00400165                                e.@.

00401b3c <_fini>:
  401b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401b3e:	bf00      	nop
  401b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401b42:	bc08      	pop	{r3}
  401b44:	469e      	mov	lr, r3
  401b46:	4770      	bx	lr

00401b48 <__fini_array_start>:
  401b48:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <notes>:
20400010:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400020:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400030:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
20400040:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
20400050:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
20400060:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
20400070:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400080:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
20400090:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204000a0:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204000b0:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204000c0:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
204000d0:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
204000e0:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
204000f0:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400100:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
20400110:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400120:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
20400130:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
20400140:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
20400150:	020b 0000 020b 0000 0000 0000 020b 0000     ................
20400160:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
20400170:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400180:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400190:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204001a0:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204001b0:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204001c0:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204001d0:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204001e0:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
204001f0:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400200:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400210:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400220:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400230:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400240:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
20400250:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
20400260:	0000 0000 0293 0000 0000 0000 0000 0000     ................
20400270:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400280:	0293 0000 0000 0000 0310 0000 0000 0000     ................
20400290:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204002a0:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204002b8:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204002c8:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
204002d8:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
204002e8:	0293 0000 0293 0000 0000 0000 0310 0000     ................
204002f8:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400308:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400318:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400328:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400338:	01b8 0000                                   ....

2040033c <duration>:
2040033c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040034c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040035c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040036c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040037c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040038c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040039c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204003ac:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204003bc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204003cc:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204003dc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204003ec:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204003fc:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040040c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040041c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040042c:	00fa 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
2040043c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040044c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040045c:	007d 0000 007d 0000 0177 0000 0177 0000     }...}...w...w...
2040046c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040047c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040048c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040049c:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
204004ac:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204004bc:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204004cc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204004dc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204004ec:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204004fc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040050c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040051c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040052c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040053c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040054c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040055c:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
2040056c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040057c:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
2040058c:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
2040059c:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
204005ac:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005bc:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204005cc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
204005dc:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204005ec:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......
204005fc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
2040060c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040061c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040062c:	007d 0000 007d 0000 0177 0000 00fa 0000     }...}...w.......
2040063c:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
2040064c:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
2040065c:	007d 0000 007d 0000 01f4 0000               }...}.......

20400668 <melody>:
20400668:	0a4d 0000 0a4d 0000 0000 0000 0a4d 0000     M...M.......M...
20400678:	0000 0000 082d 0000 0a4d 0000 0000 0000     ....-...M.......
20400688:	0c40 0000 0000 0000 0000 0000 0000 0000     @...............
20400698:	0620 0000 0000 0000 0000 0000 0000 0000      ...............
204006a8:	082d 0000 0000 0000 0000 0000 0620 0000     -........... ...
	...
204006c0:	0527 0000 0000 0000 0000 0000 06e0 0000     '...............
204006d0:	0000 0000 07b8 0000 0000 0000 0749 0000     ............I...
204006e0:	06e0 0000 0000 0000 0620 0000 0a4d 0000     ........ ...M...
204006f0:	0c40 0000 0dc0 0000 0000 0000 0aea 0000     @...............
20400700:	0c40 0000 0000 0000 0a4d 0000 0000 0000     @.......M.......
20400710:	082d 0000 092d 0000 07b8 0000 0000 0000     -...-...........
20400720:	0000 0000 082d 0000 0000 0000 0000 0000     ....-...........
20400730:	0620 0000 0000 0000 0000 0000 0527 0000      ...........'...
	...
20400748:	06e0 0000 0000 0000 07b8 0000 0000 0000     ................
20400758:	0749 0000 06e0 0000 0000 0000 0620 0000     I........... ...
20400768:	0a4d 0000 0c40 0000 0dc0 0000 0000 0000     M...@...........
20400778:	0aea 0000 0c40 0000 0000 0000 0a4d 0000     ....@.......M...
20400788:	0000 0000 082d 0000 092d 0000 07b8 0000     ....-...-.......
	...

204007a0 <tempo>:
204007a0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204007b0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204007c0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204007d0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204007e0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204007f0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400800:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400810:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400820:	005a 0000 005a 0000 005a 0000 0078 0000     Z...Z...Z...x...
20400830:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400840:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400850:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400860:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400870:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400880:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400890:	0078 0000 0078 0000 0078 0000 005a 0000     x...x...x...Z...
204008a0:	005a 0000 005a 0000 0078 0000 0078 0000     Z...Z...x...x...
204008b0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204008c0:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204008d0:	0078 0000 0078 0000                         x...x...

204008d8 <underworld_melody>:
204008d8:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
204008e8:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
204008f8:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400908:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400918:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400928:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400938:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400948:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400958:	0137 0000 0115 0000 0126 0000 0115 0000     7.......&.......
20400968:	0137 0000 0137 0000 00d0 0000 00c4 0000     7...7...........
20400978:	0115 0000 0106 0000 0172 0000 015d 0000     ........r...]...
20400988:	00a5 0000 01d2 0000 01b8 0000 019f 0000     ................
20400998:	0137 0000 00f7 0000 00e9 0000 00dc 0000     7...............
204009a8:	00d0 0000 0000 0000 0000 0000 0000 0000     ................

204009b8 <underworld_tempo>:
204009b8:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204009c8:	0078 0000 0078 0000 003c 0000 001e 0000     x...x...<.......
204009d8:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
204009e8:	0078 0000 0078 0000 003c 0000 001e 0000     x...x...<.......
204009f8:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400a08:	0078 0000 0078 0000 003c 0000 001e 0000     x...x...<.......
20400a18:	0078 0000 0078 0000 0078 0000 0078 0000     x...x...x...x...
20400a28:	0078 0000 0078 0000 003c 0000 003c 0000     x...x...<...<...
20400a38:	00b4 0000 00b4 0000 00b4 0000 003c 0000     ............<...
20400a48:	003c 0000 003c 0000 003c 0000 003c 0000     <...<...<...<...
20400a58:	003c 0000 00b4 0000 00b4 0000 00b4 0000     <...............
20400a68:	00b4 0000 00b4 0000 00b4 0000 0064 0000     ............d...
20400a78:	0064 0000 0064 0000 0064 0000 0064 0000     d...d...d...d...
20400a88:	0064 0000 001e 0000 001e 0000 001e 0000     d...............

20400a98 <impure_data>:
20400a98:	0000 0000 0d84 2040 0dec 2040 0e54 2040     ......@ ..@ T.@ 
	...
20400b40:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400b50:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400ec0 <__atexit_recursive_mutex>:
20400ec0:	0f50 2040                                   P.@ 
