{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740064474863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740064474863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 10:14:34 2025 " "Processing started: Thu Feb 20 10:14:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740064474863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064474863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tagamotchi -c Tagamotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tagamotchi -c Tagamotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064474863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740064475207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740064475207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064482469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064482469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fms_matriz8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fms_matriz8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fms_matriz8x8 " "Found entity 1: fms_matriz8x8" {  } { { "src/fms_matriz8x8.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/fms_matriz8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064482471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064482471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fms_matriz8x8 " "Elaborating entity \"fms_matriz8x8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740064482498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fms_matriz8x8.v(119) " "Verilog HDL assignment warning at fms_matriz8x8.v(119): truncated value with size 32 to match size of target (8)" {  } { { "src/fms_matriz8x8.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/fms_matriz8x8.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740064482511 "|fms_matriz8x8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend.data_a 0 fms_matriz8x8.v(36) " "Net \"memory4CommandSend.data_a\" at fms_matriz8x8.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "src/fms_matriz8x8.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/fms_matriz8x8.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740064482513 "|fms_matriz8x8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend.waddr_a 0 fms_matriz8x8.v(36) " "Net \"memory4CommandSend.waddr_a\" at fms_matriz8x8.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "src/fms_matriz8x8.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/fms_matriz8x8.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740064482513 "|fms_matriz8x8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend.we_a 0 fms_matriz8x8.v(36) " "Net \"memory4CommandSend.we_a\" at fms_matriz8x8.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "src/fms_matriz8x8.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/fms_matriz8x8.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740064482513 "|fms_matriz8x8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi\"" {  } { { "src/fms_matriz8x8.v" "spi" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/fms_matriz8x8.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064482523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master.v(42) " "Verilog HDL assignment warning at spi_master.v(42): truncated value with size 32 to match size of target (16)" {  } { { "src/spi_master.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/spi_master.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740064482525 "|fms_matriz8x8|spi_master:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(51) " "Verilog HDL assignment warning at spi_master.v(51): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/spi_master.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740064482525 "|fms_matriz8x8|spi_master:spi"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory4CommandSend_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory4CommandSend_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 144 " "Parameter NUMWORDS_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif " "Parameter INIT_FILE set to db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740064482731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740064482731 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1740064482731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:memory4CommandSend_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:memory4CommandSend_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064482949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:memory4CommandSend_rtl_0 " "Instantiated megafunction \"altsyncram:memory4CommandSend_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 144 " "Parameter \"NUMWORDS_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064482949 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740064482949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m81 " "Found entity 1: altsyncram_4m81" {  } { { "db/altsyncram_4m81.tdf" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/db/altsyncram_4m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064483036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064483036 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1740064483045 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/db/Tagamotchi.ram0_fms_matriz8x8_ac9f71ba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1740064483046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740064483200 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi_master.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/src/spi_master.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1740064483207 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1740064483207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740064483288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740064483557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740064483681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064483681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740064483721 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740064483721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740064483721 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1740064483721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740064483721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740064483749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 10:14:43 2025 " "Processing ended: Thu Feb 20 10:14:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740064483749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740064483749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740064483749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064483749 ""}
