module mod8_counter(
    input clk,
    input rst,
    output reg [2:0] q
);
always @(posedge clk or posedge rst) begin
    if (rst)
        q <= 3'b000;
    else
        q <= q + 1'b1;
end
endmodule
