$date
	Sun Sep 12 15:28:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_add1bit $end
$var wire 2 ! sum [1:0] $end
$var wire 1 " c_out $end
$var reg 2 # a [1:0] $end
$var reg 2 $ b [1:0] $end
$var reg 1 % c_in $end
$scope module test_add2bit $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var wire 1 % c_in $end
$var wire 2 ( sum [1:0] $end
$var wire 1 " c_out $end
$var wire 1 ) c_b $end
$scope module fa1_0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c_in $end
$var wire 1 ) c_out $end
$var wire 1 - sum $end
$upscope $end
$scope module fa1_1 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 ) c_in $end
$var wire 1 " c_out $end
$var wire 1 0 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b1 !
b1 (
1-
1+
b1 $
b1 '
#20
0-
b10 !
b10 (
10
0+
1/
b10 $
b10 '
#30
b11 !
b11 (
1-
1+
b11 $
b11 '
#40
b1 !
b1 (
00
1*
0+
0/
b1 #
b1 &
b0 $
b0 '
#50
10
b10 !
b10 (
0-
1)
1+
b1 $
b1 '
#60
0"
1-
0)
b11 !
b11 (
10
0+
1/
b10 $
b10 '
#70
1"
00
b0 !
b0 (
0-
1)
1+
b11 $
b11 '
#80
0"
b10 !
b10 (
10
0)
0*
1.
0+
0/
b10 #
b10 &
b0 $
b0 '
#90
b11 !
b11 (
1-
1+
b1 $
b1 '
#100
0-
b0 !
b0 (
00
1"
0+
1/
b10 $
b10 '
#110
b1 !
b1 (
1-
1+
b11 $
b11 '
#120
10
b10 !
b10 (
0-
1)
1*
b11 #
b11 &
#130
