From: Heiko =?ISO-8859-1?Q?St=FCbner?= <heiko@sntech.de>
Subject: Re: [RFC PATCH v1 2/6] clk: rockchip: rk3399: add SCLK_DDRCLK ID for ddrc
Date: Fri, 03 Jun 2016 14:36:53 +0200
Message-ID: <20637963.iQzVZfJq9f@diego>
References: <1464947719-6245-1-git-send-email-hl@rock-chips.com> <1464947719-6245-3-git-send-email-hl@rock-chips.com> <9d392979-0a20-ca74-9699-2440d07dddd3@rock-chips.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7Bit
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <9d392979-0a20-ca74-9699-2440d07dddd3@rock-chips.com>
Sender: linux-kernel-owner@vger.kernel.org
To: Shawn Lin <shawn.lin@rock-chips.com>
Cc: Lin Huang <hl@rock-chips.com>, mark.yao@rock-chips.com, myungjoo.ham@samsung.com, huangtao@rock-chips.com, typ@rock-chips.com, airlied@linux.ie, mturquette@baylibre.com, dbasehore@chromium.org, sboyd@codeaurora.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, dianders@chromium.org, linux-rockchip@lists.infradead.org, kyungmin.park@samsung.com, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org
List-Id: linux-rockchip.vger.kernel.org

Hi Shawn,

Am Freitag, 3. Juni 2016, 20:34:52 schrieb Shawn Lin:
> How about merge it into your patch#3.

see comments from Doug and me on previous version.

clock-ids should always be separate patches, as we will need them in both 
clock and devicetree branches, so they must be in a separate branch shared 
between clock and dts branches.


Heiko

> On 2016/6/3 17:55, Lin Huang wrote:
> > Signed-off-by: Lin Huang <hl@rock-chips.com>
> > ---
> > Changes in v1:
> > - None
> > 
> >  include/dt-bindings/clock/rk3399-cru.h | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/include/dt-bindings/clock/rk3399-cru.h
> > b/include/dt-bindings/clock/rk3399-cru.h index 50a44cf..8a0f0442 100644
> > --- a/include/dt-bindings/clock/rk3399-cru.h
> > +++ b/include/dt-bindings/clock/rk3399-cru.h
> > @@ -131,6 +131,7 @@
> > 
> >  #define SCLK_DPHY_RX0_CFG		165
> >  #define SCLK_RMII_SRC			166
> >  #define SCLK_PCIEPHY_REF100M		167
> > 
> > +#define SCLK_DDRCLK			168
> > 
> >  #define DCLK_VOP0			180
> >  #define DCLK_VOP1			181
