// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.314483,HLS_SYN_LAT=339980,HLS_SYN_TPT=none,HLS_SYN_MEM=39,HLS_SYN_DSP=26,HLS_SYN_FF=4838,HLS_SYN_LUT=14472,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cnn_input_address0,
        cnn_input_ce0,
        cnn_input_q0,
        prediction_output_address0,
        prediction_output_ce0,
        prediction_output_we0,
        prediction_output_d0
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] cnn_input_address0;
output   cnn_input_ce0;
input  [31:0] cnn_input_q0;
output  [3:0] prediction_output_address0;
output   prediction_output_ce0;
output   prediction_output_we0;
output  [31:0] prediction_output_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cnn_input_ce0;
reg prediction_output_ce0;
reg prediction_output_we0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] add_ln23_fu_699_p2;
reg   [10:0] add_ln23_reg_1483;
wire    ap_CS_fsm_state2;
wire   [4:0] i_1_fu_711_p2;
reg   [4:0] i_1_reg_1491;
wire   [9:0] ix_in_fu_717_p2;
reg   [9:0] ix_in_reg_1496;
wire   [0:0] icmp_ln23_fu_705_p2;
wire   [2:0] trunc_ln203_fu_723_p1;
reg   [2:0] trunc_ln203_reg_1501;
wire   [7:0] add_ln203_fu_765_p2;
reg   [7:0] add_ln203_reg_1505;
wire   [7:0] add_ln203_9_fu_771_p2;
reg   [7:0] add_ln203_9_reg_1510;
wire   [4:0] j_fu_783_p2;
reg   [4:0] j_reg_1518;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln25_fu_777_p2;
wire   [10:0] add_ln203_12_fu_794_p2;
reg   [10:0] add_ln203_12_reg_1528;
wire   [7:0] add_ln203_10_fu_814_p2;
reg   [7:0] add_ln203_10_reg_1533;
wire   [7:0] add_ln203_11_fu_819_p2;
reg   [7:0] add_ln203_11_reg_1538;
wire   [4:0] select_ln23_fu_836_p3;
reg   [31:0] cnn_input_load_reg_1548;
wire    ap_CS_fsm_state4;
reg   [0:0] p_Result_31_reg_1554;
wire    ap_CS_fsm_state5;
wire   [51:0] trunc_ln565_fu_874_p1;
reg   [51:0] trunc_ln565_reg_1559;
wire   [0:0] icmp_ln571_fu_878_p2;
reg   [0:0] icmp_ln571_reg_1564;
wire   [11:0] F2_fu_884_p2;
reg   [11:0] F2_reg_1570;
wire   [4:0] select_ln28_fu_1141_p3;
wire    ap_CS_fsm_state6;
wire   [9:0] add_ln28_fu_1149_p2;
wire   [3:0] i_fu_1161_p2;
reg   [3:0] i_reg_1594;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln70_fu_1167_p1;
reg   [63:0] zext_ln70_reg_1599;
wire   [0:0] icmp_ln69_fu_1155_p2;
wire   [0:0] icmp_ln935_fu_1172_p2;
reg   [0:0] icmp_ln935_reg_1609;
wire    ap_CS_fsm_state24;
wire   [0:0] p_Result_33_fu_1178_p3;
reg   [0:0] p_Result_33_reg_1614;
wire   [13:0] tmp_V_9_fu_1192_p3;
reg   [13:0] tmp_V_9_reg_1619;
wire   [31:0] sub_ln944_fu_1226_p2;
reg   [31:0] sub_ln944_reg_1624;
wire   [31:0] or_ln_fu_1336_p3;
reg   [31:0] or_ln_reg_1630;
wire   [0:0] icmp_ln958_fu_1344_p2;
reg   [0:0] icmp_ln958_reg_1635;
wire   [7:0] trunc_ln943_fu_1350_p1;
reg   [7:0] trunc_ln943_reg_1640;
reg   [6:0] conv_1_input_0_0_V_address0;
reg    conv_1_input_0_0_V_ce0;
reg    conv_1_input_0_0_V_we0;
wire   [13:0] conv_1_input_0_0_V_q0;
reg   [6:0] conv_1_input_0_1_V_address0;
reg    conv_1_input_0_1_V_ce0;
reg    conv_1_input_0_1_V_we0;
wire   [13:0] conv_1_input_0_1_V_q0;
reg   [6:0] conv_1_input_0_2_V_address0;
reg    conv_1_input_0_2_V_ce0;
reg    conv_1_input_0_2_V_we0;
wire   [13:0] conv_1_input_0_2_V_q0;
reg   [6:0] conv_1_input_1_0_V_address0;
reg    conv_1_input_1_0_V_ce0;
reg    conv_1_input_1_0_V_we0;
wire   [13:0] conv_1_input_1_0_V_q0;
reg   [6:0] conv_1_input_1_1_V_address0;
reg    conv_1_input_1_1_V_ce0;
reg    conv_1_input_1_1_V_we0;
wire   [13:0] conv_1_input_1_1_V_q0;
reg   [6:0] conv_1_input_1_2_V_address0;
reg    conv_1_input_1_2_V_ce0;
reg    conv_1_input_1_2_V_we0;
wire   [13:0] conv_1_input_1_2_V_q0;
reg   [6:0] conv_1_input_2_0_V_address0;
reg    conv_1_input_2_0_V_ce0;
reg    conv_1_input_2_0_V_we0;
wire   [13:0] conv_1_input_2_0_V_q0;
reg   [6:0] conv_1_input_2_1_V_address0;
reg    conv_1_input_2_1_V_ce0;
reg    conv_1_input_2_1_V_we0;
wire   [13:0] conv_1_input_2_1_V_q0;
reg   [6:0] conv_1_input_2_2_V_address0;
reg    conv_1_input_2_2_V_ce0;
reg    conv_1_input_2_2_V_we0;
wire   [13:0] conv_1_input_2_2_V_q0;
reg   [11:0] conv_1_out_V_address0;
reg    conv_1_out_V_ce0;
reg    conv_1_out_V_we0;
reg   [13:0] conv_1_out_V_d0;
wire   [13:0] conv_1_out_V_q0;
reg   [9:0] max_pool_1_out_V_address0;
reg    max_pool_1_out_V_ce0;
reg    max_pool_1_out_V_we0;
reg   [13:0] max_pool_1_out_V_d0;
wire   [13:0] max_pool_1_out_V_q0;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [13:0] conv_2_out_V_d0;
wire   [13:0] conv_2_out_V_q0;
reg   [8:0] max_pool_2_out_V_address0;
reg    max_pool_2_out_V_ce0;
reg    max_pool_2_out_V_we0;
reg   [13:0] max_pool_2_out_V_d0;
wire   [13:0] max_pool_2_out_V_q0;
reg   [8:0] flat_array_V_address0;
reg    flat_array_V_ce0;
reg    flat_array_V_we0;
reg   [13:0] flat_array_V_d0;
wire   [13:0] flat_array_V_q0;
reg   [5:0] dense_1_out_V_address0;
reg    dense_1_out_V_ce0;
reg    dense_1_out_V_we0;
reg   [12:0] dense_1_out_V_d0;
wire   [12:0] dense_1_out_V_q0;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [12:0] dense_2_out_V_d0;
wire   [12:0] dense_2_out_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [13:0] prediction_V_d0;
wire   [13:0] prediction_V_q0;
wire    grp_conv_1_fu_613_ap_start;
wire    grp_conv_1_fu_613_ap_done;
wire    grp_conv_1_fu_613_ap_idle;
wire    grp_conv_1_fu_613_ap_ready;
wire   [6:0] grp_conv_1_fu_613_input_0_0_V_address0;
wire    grp_conv_1_fu_613_input_0_0_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_0_1_V_address0;
wire    grp_conv_1_fu_613_input_0_1_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_0_2_V_address0;
wire    grp_conv_1_fu_613_input_0_2_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_1_0_V_address0;
wire    grp_conv_1_fu_613_input_1_0_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_1_1_V_address0;
wire    grp_conv_1_fu_613_input_1_1_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_1_2_V_address0;
wire    grp_conv_1_fu_613_input_1_2_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_2_0_V_address0;
wire    grp_conv_1_fu_613_input_2_0_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_2_1_V_address0;
wire    grp_conv_1_fu_613_input_2_1_V_ce0;
wire   [6:0] grp_conv_1_fu_613_input_2_2_V_address0;
wire    grp_conv_1_fu_613_input_2_2_V_ce0;
wire   [11:0] grp_conv_1_fu_613_conv_out_V_address0;
wire    grp_conv_1_fu_613_conv_out_V_ce0;
wire    grp_conv_1_fu_613_conv_out_V_we0;
wire   [13:0] grp_conv_1_fu_613_conv_out_V_d0;
wire    grp_conv_2_fu_631_ap_start;
wire    grp_conv_2_fu_631_ap_done;
wire    grp_conv_2_fu_631_ap_idle;
wire    grp_conv_2_fu_631_ap_ready;
wire   [9:0] grp_conv_2_fu_631_input_V_address0;
wire    grp_conv_2_fu_631_input_V_ce0;
wire   [10:0] grp_conv_2_fu_631_conv_out_V_address0;
wire    grp_conv_2_fu_631_conv_out_V_ce0;
wire    grp_conv_2_fu_631_conv_out_V_we0;
wire   [13:0] grp_conv_2_fu_631_conv_out_V_d0;
wire    grp_dense_out_fu_641_ap_start;
wire    grp_dense_out_fu_641_ap_done;
wire    grp_dense_out_fu_641_ap_idle;
wire    grp_dense_out_fu_641_ap_ready;
wire   [4:0] grp_dense_out_fu_641_dense_2_out_V_address0;
wire    grp_dense_out_fu_641_dense_2_out_V_ce0;
wire   [3:0] grp_dense_out_fu_641_prediction_V_address0;
wire    grp_dense_out_fu_641_prediction_V_ce0;
wire    grp_dense_out_fu_641_prediction_V_we0;
wire   [13:0] grp_dense_out_fu_641_prediction_V_d0;
wire    grp_max_pool_1_fu_657_ap_start;
wire    grp_max_pool_1_fu_657_ap_done;
wire    grp_max_pool_1_fu_657_ap_idle;
wire    grp_max_pool_1_fu_657_ap_ready;
wire   [11:0] grp_max_pool_1_fu_657_conv_out_V_address0;
wire    grp_max_pool_1_fu_657_conv_out_V_ce0;
wire   [9:0] grp_max_pool_1_fu_657_max_pool_out_V_address0;
wire    grp_max_pool_1_fu_657_max_pool_out_V_ce0;
wire    grp_max_pool_1_fu_657_max_pool_out_V_we0;
wire   [13:0] grp_max_pool_1_fu_657_max_pool_out_V_d0;
wire    grp_max_pool_2_fu_663_ap_start;
wire    grp_max_pool_2_fu_663_ap_done;
wire    grp_max_pool_2_fu_663_ap_idle;
wire    grp_max_pool_2_fu_663_ap_ready;
wire   [10:0] grp_max_pool_2_fu_663_conv_out_V_address0;
wire    grp_max_pool_2_fu_663_conv_out_V_ce0;
wire   [8:0] grp_max_pool_2_fu_663_max_pool_out_V_address0;
wire    grp_max_pool_2_fu_663_max_pool_out_V_ce0;
wire    grp_max_pool_2_fu_663_max_pool_out_V_we0;
wire   [13:0] grp_max_pool_2_fu_663_max_pool_out_V_d0;
wire    grp_dense_1_fu_669_ap_start;
wire    grp_dense_1_fu_669_ap_done;
wire    grp_dense_1_fu_669_ap_idle;
wire    grp_dense_1_fu_669_ap_ready;
wire   [8:0] grp_dense_1_fu_669_flat_array_V_address0;
wire    grp_dense_1_fu_669_flat_array_V_ce0;
wire   [5:0] grp_dense_1_fu_669_dense_1_out_V_address0;
wire    grp_dense_1_fu_669_dense_1_out_V_ce0;
wire    grp_dense_1_fu_669_dense_1_out_V_we0;
wire   [12:0] grp_dense_1_fu_669_dense_1_out_V_d0;
wire    grp_dense_2_fu_679_ap_start;
wire    grp_dense_2_fu_679_ap_done;
wire    grp_dense_2_fu_679_ap_idle;
wire    grp_dense_2_fu_679_ap_ready;
wire   [5:0] grp_dense_2_fu_679_dense_1_out_V_address0;
wire    grp_dense_2_fu_679_dense_1_out_V_ce0;
wire   [4:0] grp_dense_2_fu_679_dense_2_out_V_address0;
wire    grp_dense_2_fu_679_dense_2_out_V_ce0;
wire    grp_dense_2_fu_679_dense_2_out_V_we0;
wire   [12:0] grp_dense_2_fu_679_dense_2_out_V_d0;
wire    grp_flat_fu_689_ap_start;
wire    grp_flat_fu_689_ap_done;
wire    grp_flat_fu_689_ap_idle;
wire    grp_flat_fu_689_ap_ready;
wire   [8:0] grp_flat_fu_689_max_pool_out_V_address0;
wire    grp_flat_fu_689_max_pool_out_V_ce0;
wire   [8:0] grp_flat_fu_689_flat_array_V_address0;
wire    grp_flat_fu_689_flat_array_V_ce0;
wire    grp_flat_fu_689_flat_array_V_we0;
wire   [13:0] grp_flat_fu_689_flat_array_V_d0;
reg   [9:0] ix_in_0_reg_511;
reg   [4:0] i_0_reg_523;
reg   [10:0] phi_mul5_reg_534;
reg   [4:0] phi_urem7_reg_545;
reg   [9:0] ix_in_1_reg_557;
reg   [4:0] j_0_reg_568;
reg   [10:0] phi_mul_reg_579;
reg   [4:0] phi_urem_reg_590;
reg   [3:0] i24_0_reg_602;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state25;
reg    grp_conv_1_fu_613_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_conv_2_fu_631_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_dense_out_fu_641_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_max_pool_1_fu_657_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_max_pool_2_fu_663_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_dense_1_fu_669_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_dense_2_fu_679_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_flat_fu_689_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln27_fu_789_p1;
wire   [63:0] zext_ln203_19_fu_1114_p1;
wire   [63:0] zext_ln203_20_fu_1120_p1;
wire   [2:0] trunc_ln203_1_fu_1110_p1;
wire   [13:0] select_ln603_fu_1093_p3;
wire   [3:0] tmp_40_fu_727_p4;
wire   [6:0] tmp_41_fu_741_p3;
wire   [4:0] tmp_42_fu_753_p3;
wire   [7:0] zext_ln203_17_fu_761_p1;
wire   [7:0] zext_ln203_16_fu_749_p1;
wire   [7:0] zext_ln203_fu_737_p1;
wire   [3:0] tmp_49_fu_800_p4;
wire   [7:0] zext_ln203_18_fu_810_p1;
wire   [4:0] add_ln23_8_fu_824_p2;
wire   [0:0] icmp_ln23_1_fu_830_p2;
wire   [63:0] grp_fu_695_p1;
wire   [63:0] ireg_V_fu_844_p1;
wire   [10:0] exp_tmp_V_fu_860_p4;
wire   [62:0] trunc_ln556_fu_848_p1;
wire   [11:0] zext_ln461_fu_870_p1;
wire   [52:0] tmp_fu_890_p3;
wire   [53:0] p_Result_32_fu_897_p1;
wire   [53:0] man_V_1_fu_901_p2;
wire   [0:0] icmp_ln581_fu_914_p2;
wire   [11:0] add_ln581_fu_919_p2;
wire   [11:0] sub_ln581_fu_924_p2;
wire  signed [11:0] sh_amt_fu_929_p3;
wire   [53:0] man_V_2_fu_907_p3;
wire  signed [31:0] sext_ln581_fu_937_p1;
wire   [53:0] zext_ln586_fu_962_p1;
wire   [53:0] ashr_ln586_fu_966_p2;
wire   [31:0] bitcast_ln696_fu_976_p1;
wire   [0:0] tmp_48_fu_979_p3;
wire   [13:0] trunc_ln583_fu_946_p1;
wire   [13:0] sext_ln581cast_fu_995_p1;
wire   [0:0] icmp_ln582_fu_941_p2;
wire   [0:0] xor_ln571_fu_1005_p2;
wire   [0:0] and_ln582_fu_1010_p2;
wire   [0:0] or_ln582_fu_1024_p2;
wire   [0:0] xor_ln582_fu_1029_p2;
wire   [0:0] icmp_ln585_fu_950_p2;
wire   [0:0] and_ln581_fu_1035_p2;
wire   [0:0] xor_ln585_fu_1041_p2;
wire   [0:0] and_ln585_fu_1047_p2;
wire   [13:0] select_ln588_fu_987_p3;
wire   [13:0] select_ln582_fu_1016_p3;
wire   [0:0] and_ln585_1_fu_1061_p2;
wire   [13:0] trunc_ln586_fu_972_p1;
wire   [13:0] select_ln585_fu_1053_p3;
wire   [0:0] or_ln581_fu_1075_p2;
wire   [0:0] icmp_ln603_fu_956_p2;
wire   [0:0] xor_ln581_fu_1081_p2;
wire   [0:0] and_ln603_fu_1087_p2;
wire   [13:0] shl_ln604_fu_999_p2;
wire   [13:0] select_ln585_1_fu_1067_p3;
wire   [4:0] add_ln28_2_fu_1129_p2;
wire   [0:0] icmp_ln28_fu_1135_p2;
wire   [13:0] tmp_V_fu_1186_p2;
reg   [13:0] p_Result_13_fu_1200_p4;
wire   [31:0] p_Result_34_fu_1210_p3;
reg   [31:0] l_fu_1218_p3;
wire   [31:0] lsb_index_fu_1236_p2;
wire   [30:0] tmp_44_fu_1242_p4;
wire   [3:0] trunc_ln947_fu_1258_p1;
wire   [3:0] sub_ln947_fu_1262_p2;
wire   [13:0] zext_ln947_fu_1268_p1;
wire   [13:0] lshr_ln947_fu_1272_p2;
wire   [13:0] p_Result_s_fu_1278_p2;
wire   [0:0] icmp_ln947_fu_1252_p2;
wire   [0:0] icmp_ln947_1_fu_1284_p2;
wire   [0:0] tmp_45_fu_1296_p3;
wire   [13:0] trunc_ln944_fu_1232_p1;
wire   [13:0] add_ln949_fu_1310_p2;
wire   [0:0] p_Result_27_fu_1316_p3;
wire   [0:0] xor_ln949_fu_1304_p2;
wire   [0:0] and_ln949_fu_1324_p2;
wire   [0:0] a_fu_1290_p2;
wire   [0:0] or_ln949_fu_1330_p2;
wire   [31:0] m_fu_1354_p1;
wire   [31:0] add_ln958_fu_1357_p2;
wire   [31:0] sub_ln958_fu_1368_p2;
wire   [31:0] lshr_ln958_fu_1362_p2;
wire   [31:0] shl_ln958_fu_1373_p2;
wire   [31:0] m_7_fu_1379_p3;
wire   [31:0] m_8_fu_1386_p2;
wire   [30:0] m_s_fu_1391_p4;
wire   [0:0] tmp_46_fu_1405_p3;
wire   [7:0] select_ln964_fu_1413_p3;
wire   [7:0] sub_ln964_fu_1421_p2;
wire   [7:0] add_ln964_fu_1426_p2;
wire   [31:0] m_11_fu_1401_p1;
wire   [8:0] tmp_s_fu_1432_p3;
wire   [31:0] p_Result_35_fu_1439_p5;
wire   [31:0] bitcast_ln739_fu_1451_p1;
reg   [24:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_conv_1_fu_613_ap_start_reg = 1'b0;
#0 grp_conv_2_fu_631_ap_start_reg = 1'b0;
#0 grp_dense_out_fu_641_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_657_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_663_ap_start_reg = 1'b0;
#0 grp_dense_1_fu_669_ap_start_reg = 1'b0;
#0 grp_dense_2_fu_679_ap_start_reg = 1'b0;
#0 grp_flat_fu_689_ap_start_reg = 1'b0;
end

cnn_conv_1_input_zec #(
    .DataWidth( 14 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv_1_input_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_0_V_address0),
    .ce0(conv_1_input_0_0_V_ce0),
    .we0(conv_1_input_0_0_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_0_0_V_q0)
);

cnn_conv_1_input_Aem #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_1_V_address0),
    .ce0(conv_1_input_0_1_V_ce0),
    .we0(conv_1_input_0_1_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_0_1_V_q0)
);

cnn_conv_1_input_Aem #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_2_V_address0),
    .ce0(conv_1_input_0_2_V_ce0),
    .we0(conv_1_input_0_2_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_0_2_V_q0)
);

cnn_conv_1_input_Aem #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_0_V_address0),
    .ce0(conv_1_input_1_0_V_ce0),
    .we0(conv_1_input_1_0_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_1_0_V_q0)
);

cnn_conv_1_input_DeQ #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_1_V_address0),
    .ce0(conv_1_input_1_1_V_ce0),
    .we0(conv_1_input_1_1_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_1_1_V_q0)
);

cnn_conv_1_input_DeQ #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_2_V_address0),
    .ce0(conv_1_input_1_2_V_ce0),
    .we0(conv_1_input_1_2_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_1_2_V_q0)
);

cnn_conv_1_input_Aem #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_0_V_address0),
    .ce0(conv_1_input_2_0_V_ce0),
    .we0(conv_1_input_2_0_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_2_0_V_q0)
);

cnn_conv_1_input_DeQ #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_1_V_address0),
    .ce0(conv_1_input_2_1_V_ce0),
    .we0(conv_1_input_2_1_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_2_1_V_q0)
);

cnn_conv_1_input_DeQ #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_2_V_address0),
    .ce0(conv_1_input_2_2_V_ce0),
    .we0(conv_1_input_2_2_V_we0),
    .d0(select_ln603_fu_1093_p3),
    .q0(conv_1_input_2_2_V_q0)
);

cnn_conv_1_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_V_address0),
    .ce0(conv_1_out_V_ce0),
    .we0(conv_1_out_V_we0),
    .d0(conv_1_out_V_d0),
    .q0(conv_1_out_V_q0)
);

cnn_max_pool_1_ouIfE #(
    .DataWidth( 14 ),
    .AddressRange( 1014 ),
    .AddressWidth( 10 ))
max_pool_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_V_address0),
    .ce0(max_pool_1_out_V_ce0),
    .we0(max_pool_1_out_V_we0),
    .d0(max_pool_1_out_V_d0),
    .q0(max_pool_1_out_V_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0)
);

cnn_max_pool_2_ouJfO #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_V_address0),
    .ce0(max_pool_2_out_V_ce0),
    .we0(max_pool_2_out_V_we0),
    .d0(max_pool_2_out_V_d0),
    .q0(max_pool_2_out_V_q0)
);

cnn_max_pool_2_ouJfO #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
flat_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_V_address0),
    .ce0(flat_array_V_ce0),
    .we0(flat_array_V_we0),
    .d0(flat_array_V_d0),
    .q0(flat_array_V_q0)
);

cnn_dense_1_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_out_V_address0),
    .ce0(dense_1_out_V_ce0),
    .we0(dense_1_out_V_we0),
    .d0(dense_1_out_V_d0),
    .q0(dense_1_out_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

dense_out_dense_axdS #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_1 grp_conv_1_fu_613(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1_fu_613_ap_start),
    .ap_done(grp_conv_1_fu_613_ap_done),
    .ap_idle(grp_conv_1_fu_613_ap_idle),
    .ap_ready(grp_conv_1_fu_613_ap_ready),
    .input_0_0_V_address0(grp_conv_1_fu_613_input_0_0_V_address0),
    .input_0_0_V_ce0(grp_conv_1_fu_613_input_0_0_V_ce0),
    .input_0_0_V_q0(conv_1_input_0_0_V_q0),
    .input_0_1_V_address0(grp_conv_1_fu_613_input_0_1_V_address0),
    .input_0_1_V_ce0(grp_conv_1_fu_613_input_0_1_V_ce0),
    .input_0_1_V_q0(conv_1_input_0_1_V_q0),
    .input_0_2_V_address0(grp_conv_1_fu_613_input_0_2_V_address0),
    .input_0_2_V_ce0(grp_conv_1_fu_613_input_0_2_V_ce0),
    .input_0_2_V_q0(conv_1_input_0_2_V_q0),
    .input_1_0_V_address0(grp_conv_1_fu_613_input_1_0_V_address0),
    .input_1_0_V_ce0(grp_conv_1_fu_613_input_1_0_V_ce0),
    .input_1_0_V_q0(conv_1_input_1_0_V_q0),
    .input_1_1_V_address0(grp_conv_1_fu_613_input_1_1_V_address0),
    .input_1_1_V_ce0(grp_conv_1_fu_613_input_1_1_V_ce0),
    .input_1_1_V_q0(conv_1_input_1_1_V_q0),
    .input_1_2_V_address0(grp_conv_1_fu_613_input_1_2_V_address0),
    .input_1_2_V_ce0(grp_conv_1_fu_613_input_1_2_V_ce0),
    .input_1_2_V_q0(conv_1_input_1_2_V_q0),
    .input_2_0_V_address0(grp_conv_1_fu_613_input_2_0_V_address0),
    .input_2_0_V_ce0(grp_conv_1_fu_613_input_2_0_V_ce0),
    .input_2_0_V_q0(conv_1_input_2_0_V_q0),
    .input_2_1_V_address0(grp_conv_1_fu_613_input_2_1_V_address0),
    .input_2_1_V_ce0(grp_conv_1_fu_613_input_2_1_V_ce0),
    .input_2_1_V_q0(conv_1_input_2_1_V_q0),
    .input_2_2_V_address0(grp_conv_1_fu_613_input_2_2_V_address0),
    .input_2_2_V_ce0(grp_conv_1_fu_613_input_2_2_V_ce0),
    .input_2_2_V_q0(conv_1_input_2_2_V_q0),
    .conv_out_V_address0(grp_conv_1_fu_613_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_1_fu_613_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_1_fu_613_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_1_fu_613_conv_out_V_d0)
);

conv_2 grp_conv_2_fu_631(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_2_fu_631_ap_start),
    .ap_done(grp_conv_2_fu_631_ap_done),
    .ap_idle(grp_conv_2_fu_631_ap_idle),
    .ap_ready(grp_conv_2_fu_631_ap_ready),
    .input_V_address0(grp_conv_2_fu_631_input_V_address0),
    .input_V_ce0(grp_conv_2_fu_631_input_V_ce0),
    .input_V_q0(max_pool_1_out_V_q0),
    .conv_out_V_address0(grp_conv_2_fu_631_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_631_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_631_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_631_conv_out_V_d0)
);

dense_out grp_dense_out_fu_641(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_out_fu_641_ap_start),
    .ap_done(grp_dense_out_fu_641_ap_done),
    .ap_idle(grp_dense_out_fu_641_ap_idle),
    .ap_ready(grp_dense_out_fu_641_ap_ready),
    .dense_2_out_V_address0(grp_dense_out_fu_641_dense_2_out_V_address0),
    .dense_2_out_V_ce0(grp_dense_out_fu_641_dense_2_out_V_ce0),
    .dense_2_out_V_q0(dense_2_out_V_q0),
    .prediction_V_address0(grp_dense_out_fu_641_prediction_V_address0),
    .prediction_V_ce0(grp_dense_out_fu_641_prediction_V_ce0),
    .prediction_V_we0(grp_dense_out_fu_641_prediction_V_we0),
    .prediction_V_d0(grp_dense_out_fu_641_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_657(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_1_fu_657_ap_start),
    .ap_done(grp_max_pool_1_fu_657_ap_done),
    .ap_idle(grp_max_pool_1_fu_657_ap_idle),
    .ap_ready(grp_max_pool_1_fu_657_ap_ready),
    .conv_out_V_address0(grp_max_pool_1_fu_657_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_1_fu_657_conv_out_V_ce0),
    .conv_out_V_q0(conv_1_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_1_fu_657_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_1_fu_657_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_1_fu_657_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_1_fu_657_max_pool_out_V_d0)
);

max_pool_2 grp_max_pool_2_fu_663(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_2_fu_663_ap_start),
    .ap_done(grp_max_pool_2_fu_663_ap_done),
    .ap_idle(grp_max_pool_2_fu_663_ap_idle),
    .ap_ready(grp_max_pool_2_fu_663_ap_ready),
    .conv_out_V_address0(grp_max_pool_2_fu_663_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_2_fu_663_conv_out_V_ce0),
    .conv_out_V_q0(conv_2_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_2_fu_663_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_2_fu_663_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_2_fu_663_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_2_fu_663_max_pool_out_V_d0)
);

dense_1 grp_dense_1_fu_669(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_1_fu_669_ap_start),
    .ap_done(grp_dense_1_fu_669_ap_done),
    .ap_idle(grp_dense_1_fu_669_ap_idle),
    .ap_ready(grp_dense_1_fu_669_ap_ready),
    .flat_array_V_address0(grp_dense_1_fu_669_flat_array_V_address0),
    .flat_array_V_ce0(grp_dense_1_fu_669_flat_array_V_ce0),
    .flat_array_V_q0(flat_array_V_q0),
    .dense_1_out_V_address0(grp_dense_1_fu_669_dense_1_out_V_address0),
    .dense_1_out_V_ce0(grp_dense_1_fu_669_dense_1_out_V_ce0),
    .dense_1_out_V_we0(grp_dense_1_fu_669_dense_1_out_V_we0),
    .dense_1_out_V_d0(grp_dense_1_fu_669_dense_1_out_V_d0)
);

dense_2 grp_dense_2_fu_679(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_2_fu_679_ap_start),
    .ap_done(grp_dense_2_fu_679_ap_done),
    .ap_idle(grp_dense_2_fu_679_ap_idle),
    .ap_ready(grp_dense_2_fu_679_ap_ready),
    .dense_1_out_V_address0(grp_dense_2_fu_679_dense_1_out_V_address0),
    .dense_1_out_V_ce0(grp_dense_2_fu_679_dense_1_out_V_ce0),
    .dense_1_out_V_q0(dense_1_out_V_q0),
    .dense_2_out_V_address0(grp_dense_2_fu_679_dense_2_out_V_address0),
    .dense_2_out_V_ce0(grp_dense_2_fu_679_dense_2_out_V_ce0),
    .dense_2_out_V_we0(grp_dense_2_fu_679_dense_2_out_V_we0),
    .dense_2_out_V_d0(grp_dense_2_fu_679_dense_2_out_V_d0)
);

flat grp_flat_fu_689(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_flat_fu_689_ap_start),
    .ap_done(grp_flat_fu_689_ap_done),
    .ap_idle(grp_flat_fu_689_ap_idle),
    .ap_ready(grp_flat_fu_689_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_689_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_689_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_V_q0),
    .flat_array_V_address0(grp_flat_fu_689_flat_array_V_address0),
    .flat_array_V_ce0(grp_flat_fu_689_flat_array_V_ce0),
    .flat_array_V_we0(grp_flat_fu_689_flat_array_V_we0),
    .flat_array_V_d0(grp_flat_fu_689_flat_array_V_d0)
);

cnn_fpext_32ns_64KfY #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64KfY_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cnn_input_q0),
    .ce(1'b1),
    .dout(grp_fu_695_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1_fu_613_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv_1_fu_613_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_613_ap_ready == 1'b1)) begin
            grp_conv_1_fu_613_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_2_fu_631_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_conv_2_fu_631_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_631_ap_ready == 1'b1)) begin
            grp_conv_2_fu_631_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_1_fu_669_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_dense_1_fu_669_ap_start_reg <= 1'b1;
        end else if ((grp_dense_1_fu_669_ap_ready == 1'b1)) begin
            grp_dense_1_fu_669_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_2_fu_679_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_dense_2_fu_679_ap_start_reg <= 1'b1;
        end else if ((grp_dense_2_fu_679_ap_ready == 1'b1)) begin
            grp_dense_2_fu_679_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_out_fu_641_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_dense_out_fu_641_ap_start_reg <= 1'b1;
        end else if ((grp_dense_out_fu_641_ap_ready == 1'b1)) begin
            grp_dense_out_fu_641_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_flat_fu_689_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_flat_fu_689_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_689_ap_ready == 1'b1)) begin
            grp_flat_fu_689_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_1_fu_657_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_max_pool_1_fu_657_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_657_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_657_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_2_fu_663_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_max_pool_2_fu_663_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_663_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_663_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i24_0_reg_602 <= i_reg_1594;
    end else if (((grp_dense_out_fu_641_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        i24_0_reg_602 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_777_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_523 <= i_1_reg_1491;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_523 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_777_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ix_in_0_reg_511 <= ix_in_reg_1496;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_511 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ix_in_1_reg_557 <= add_ln28_fu_1149_p2;
    end else if (((icmp_ln23_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix_in_1_reg_557 <= ix_in_0_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_reg_568 <= j_reg_1518;
    end else if (((icmp_ln23_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_568 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_777_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul5_reg_534 <= add_ln23_reg_1483;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul5_reg_534 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        phi_mul_reg_579 <= add_ln203_12_reg_1528;
    end else if (((icmp_ln23_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_579 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_777_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_urem7_reg_545 <= select_ln23_fu_836_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_urem7_reg_545 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        phi_urem_reg_590 <= select_ln28_fu_1141_p3;
    end else if (((icmp_ln23_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_urem_reg_590 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        F2_reg_1570 <= F2_fu_884_p2;
        icmp_ln571_reg_1564 <= icmp_ln571_fu_878_p2;
        p_Result_31_reg_1554 <= ireg_V_fu_844_p1[32'd63];
        trunc_ln565_reg_1559 <= trunc_ln565_fu_874_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_777_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln203_10_reg_1533 <= add_ln203_10_fu_814_p2;
        add_ln203_11_reg_1538 <= add_ln203_11_fu_819_p2;
        add_ln203_12_reg_1528 <= add_ln203_12_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln203_9_reg_1510 <= add_ln203_9_fu_771_p2;
        add_ln203_reg_1505[7 : 1] <= add_ln203_fu_765_p2[7 : 1];
        ix_in_reg_1496 <= ix_in_fu_717_p2;
        trunc_ln203_reg_1501 <= trunc_ln203_fu_723_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln23_reg_1483 <= add_ln23_fu_699_p2;
        i_1_reg_1491 <= i_1_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cnn_input_load_reg_1548 <= cnn_input_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_reg_1594 <= i_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        icmp_ln935_reg_1609 <= icmp_ln935_fu_1172_p2;
        icmp_ln958_reg_1635 <= icmp_ln958_fu_1344_p2;
        or_ln_reg_1630[0] <= or_ln_fu_1336_p3[0];
        p_Result_33_reg_1614 <= prediction_V_q0[32'd13];
        sub_ln944_reg_1624 <= sub_ln944_fu_1226_p2;
        tmp_V_9_reg_1619 <= tmp_V_9_fu_1192_p3;
        trunc_ln943_reg_1640 <= trunc_ln943_fu_1350_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_1518 <= j_fu_783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln69_fu_1155_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        zext_ln70_reg_1599[3 : 0] <= zext_ln70_fu_1167_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln69_fu_1155_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln69_fu_1155_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_ce0 = 1'b1;
    end else begin
        cnn_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_0_V_address0 = zext_ln203_19_fu_1114_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_0_0_V_address0 = grp_conv_1_fu_613_input_0_0_V_address0;
    end else begin
        conv_1_input_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_0_0_V_ce0 = grp_conv_1_fu_613_input_0_0_V_ce0;
    end else begin
        conv_1_input_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_1501 == 3'd0) & (trunc_ln203_1_fu_1110_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_0_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_1_V_address0 = zext_ln203_20_fu_1120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_0_1_V_address0 = grp_conv_1_fu_613_input_0_1_V_address0;
    end else begin
        conv_1_input_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_0_1_V_ce0 = grp_conv_1_fu_613_input_0_1_V_ce0;
    end else begin
        conv_1_input_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_1501 == 3'd0) & (trunc_ln203_1_fu_1110_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_0_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_2_V_address0 = zext_ln203_20_fu_1120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_0_2_V_address0 = grp_conv_1_fu_613_input_0_2_V_address0;
    end else begin
        conv_1_input_0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_0_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_0_2_V_ce0 = grp_conv_1_fu_613_input_0_2_V_ce0;
    end else begin
        conv_1_input_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1110_p1 == 3'd0) & ~(trunc_ln203_1_fu_1110_p1 == 3'd1) & (trunc_ln203_reg_1501 == 3'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_0_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_0_V_address0 = zext_ln203_19_fu_1114_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_1_0_V_address0 = grp_conv_1_fu_613_input_1_0_V_address0;
    end else begin
        conv_1_input_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_1_0_V_ce0 = grp_conv_1_fu_613_input_1_0_V_ce0;
    end else begin
        conv_1_input_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_1501 == 3'd1) & (trunc_ln203_1_fu_1110_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_1_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_1_V_address0 = zext_ln203_20_fu_1120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_1_1_V_address0 = grp_conv_1_fu_613_input_1_1_V_address0;
    end else begin
        conv_1_input_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_1_1_V_ce0 = grp_conv_1_fu_613_input_1_1_V_ce0;
    end else begin
        conv_1_input_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_1501 == 3'd1) & (trunc_ln203_1_fu_1110_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_1_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_2_V_address0 = zext_ln203_20_fu_1120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_1_2_V_address0 = grp_conv_1_fu_613_input_1_2_V_address0;
    end else begin
        conv_1_input_1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_1_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_1_2_V_ce0 = grp_conv_1_fu_613_input_1_2_V_ce0;
    end else begin
        conv_1_input_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1110_p1 == 3'd0) & ~(trunc_ln203_1_fu_1110_p1 == 3'd1) & (trunc_ln203_reg_1501 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_1_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_0_V_address0 = zext_ln203_19_fu_1114_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_2_0_V_address0 = grp_conv_1_fu_613_input_2_0_V_address0;
    end else begin
        conv_1_input_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_2_0_V_ce0 = grp_conv_1_fu_613_input_2_0_V_ce0;
    end else begin
        conv_1_input_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1501 == 3'd0) & ~(trunc_ln203_reg_1501 == 3'd1) & (trunc_ln203_1_fu_1110_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_2_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_1_V_address0 = zext_ln203_20_fu_1120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_2_1_V_address0 = grp_conv_1_fu_613_input_2_1_V_address0;
    end else begin
        conv_1_input_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_2_1_V_ce0 = grp_conv_1_fu_613_input_2_1_V_ce0;
    end else begin
        conv_1_input_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1501 == 3'd0) & ~(trunc_ln203_reg_1501 == 3'd1) & (trunc_ln203_1_fu_1110_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_2_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_2_V_address0 = zext_ln203_20_fu_1120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_2_2_V_address0 = grp_conv_1_fu_613_input_2_2_V_address0;
    end else begin
        conv_1_input_2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_2_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_2_2_V_ce0 = grp_conv_1_fu_613_input_2_2_V_ce0;
    end else begin
        conv_1_input_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1501 == 3'd0) & ~(trunc_ln203_1_fu_1110_p1 == 3'd0) & ~(trunc_ln203_1_fu_1110_p1 == 3'd1) & ~(trunc_ln203_reg_1501 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv_1_input_2_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_1_out_V_address0 = grp_max_pool_1_fu_657_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_address0 = grp_conv_1_fu_613_conv_out_V_address0;
    end else begin
        conv_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_1_out_V_ce0 = grp_max_pool_1_fu_657_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_ce0 = grp_conv_1_fu_613_conv_out_V_ce0;
    end else begin
        conv_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_d0 = grp_conv_1_fu_613_conv_out_V_d0;
    end else begin
        conv_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        conv_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_we0 = grp_conv_1_fu_613_conv_out_V_we0;
    end else begin
        conv_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_2_out_V_address0 = grp_max_pool_2_fu_663_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_631_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_2_out_V_ce0 = grp_max_pool_2_fu_663_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_631_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_631_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_631_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_out_V_address0 = grp_dense_2_fu_679_dense_1_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_out_V_address0 = grp_dense_1_fu_669_dense_1_out_V_address0;
    end else begin
        dense_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_flat_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_out_V_ce0 = grp_dense_2_fu_679_dense_1_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_out_V_ce0 = grp_dense_1_fu_669_dense_1_out_V_ce0;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_out_V_d0 = 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_out_V_d0 = grp_dense_1_fu_669_dense_1_out_V_d0;
    end else begin
        dense_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_flat_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        dense_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_out_V_we0 = grp_dense_1_fu_669_dense_1_out_V_we0;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_2_out_V_address0 = grp_dense_2_fu_679_dense_2_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_2_out_V_address0 = grp_dense_out_fu_641_dense_2_out_V_address0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_dense_1_fu_669_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_2_out_V_ce0 = grp_dense_2_fu_679_dense_2_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_2_out_V_ce0 = grp_dense_out_fu_641_dense_2_out_V_ce0;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_2_out_V_d0 = 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_2_out_V_d0 = grp_dense_2_fu_679_dense_2_out_V_d0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_dense_1_fu_669_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        dense_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_2_out_V_we0 = grp_dense_2_fu_679_dense_2_out_V_we0;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_address0 = grp_flat_fu_689_flat_array_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        flat_array_V_address0 = grp_dense_1_fu_669_flat_array_V_address0;
    end else begin
        flat_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_663_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        flat_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_ce0 = grp_flat_fu_689_flat_array_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        flat_array_V_ce0 = grp_dense_1_fu_669_flat_array_V_ce0;
    end else begin
        flat_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_d0 = grp_flat_fu_689_flat_array_V_d0;
    end else begin
        flat_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_663_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        flat_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_we0 = grp_flat_fu_689_flat_array_V_we0;
    end else begin
        flat_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_address0 = grp_max_pool_1_fu_657_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_1_out_V_address0 = grp_conv_2_fu_631_input_V_address0;
    end else begin
        max_pool_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_ce0 = grp_max_pool_1_fu_657_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_1_out_V_ce0 = grp_conv_2_fu_631_input_V_ce0;
    end else begin
        max_pool_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_d0 = grp_max_pool_1_fu_657_max_pool_out_V_d0;
    end else begin
        max_pool_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        max_pool_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_we0 = grp_max_pool_1_fu_657_max_pool_out_V_we0;
    end else begin
        max_pool_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        max_pool_2_out_V_address0 = grp_flat_fu_689_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_address0 = grp_max_pool_2_fu_663_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        max_pool_2_out_V_ce0 = grp_flat_fu_689_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_ce0 = grp_max_pool_2_fu_663_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_d0 = grp_max_pool_2_fu_663_max_pool_out_V_d0;
    end else begin
        max_pool_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        max_pool_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_we0 = grp_max_pool_2_fu_663_max_pool_out_V_we0;
    end else begin
        max_pool_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        prediction_V_address0 = zext_ln70_fu_1167_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        prediction_V_address0 = grp_dense_out_fu_641_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((grp_dense_2_fu_679_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        prediction_V_ce0 = grp_dense_out_fu_641_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        prediction_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        prediction_V_d0 = grp_dense_out_fu_641_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_dense_2_fu_679_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        prediction_V_we0 = grp_dense_out_fu_641_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        prediction_output_ce0 = 1'b1;
    end else begin
        prediction_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        prediction_output_we0 = 1'b1;
    end else begin
        prediction_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln23_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln25_fu_777_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_conv_1_fu_613_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_max_pool_1_fu_657_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv_2_fu_631_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_max_pool_2_fu_663_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_flat_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_dense_1_fu_669_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_dense_2_fu_679_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_dense_out_fu_641_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln69_fu_1155_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_884_p2 = (12'd1075 - zext_ln461_fu_870_p1);

assign a_fu_1290_p2 = (icmp_ln947_fu_1252_p2 & icmp_ln947_1_fu_1284_p2);

assign add_ln203_10_fu_814_p2 = (add_ln203_reg_1505 + zext_ln203_18_fu_810_p1);

assign add_ln203_11_fu_819_p2 = (add_ln203_9_reg_1510 + zext_ln203_18_fu_810_p1);

assign add_ln203_12_fu_794_p2 = (11'd43 + phi_mul_reg_579);

assign add_ln203_9_fu_771_p2 = (zext_ln203_fu_737_p1 + zext_ln203_16_fu_749_p1);

assign add_ln203_fu_765_p2 = (zext_ln203_17_fu_761_p1 + zext_ln203_16_fu_749_p1);

assign add_ln23_8_fu_824_p2 = (phi_urem7_reg_545 + 5'd1);

assign add_ln23_fu_699_p2 = (phi_mul5_reg_534 + 11'd43);

assign add_ln28_2_fu_1129_p2 = (phi_urem_reg_590 + 5'd1);

assign add_ln28_fu_1149_p2 = (ix_in_1_reg_557 + 10'd1);

assign add_ln581_fu_919_p2 = ($signed(12'd4088) + $signed(F2_reg_1570));

assign add_ln949_fu_1310_p2 = ($signed(14'd16360) + $signed(trunc_ln944_fu_1232_p1));

assign add_ln958_fu_1357_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_1624));

assign add_ln964_fu_1426_p2 = (select_ln964_fu_1413_p3 + sub_ln964_fu_1421_p2);

assign and_ln581_fu_1035_p2 = (xor_ln582_fu_1029_p2 & icmp_ln581_fu_914_p2);

assign and_ln582_fu_1010_p2 = (xor_ln571_fu_1005_p2 & icmp_ln582_fu_941_p2);

assign and_ln585_1_fu_1061_p2 = (icmp_ln585_fu_950_p2 & and_ln581_fu_1035_p2);

assign and_ln585_fu_1047_p2 = (xor_ln585_fu_1041_p2 & and_ln581_fu_1035_p2);

assign and_ln603_fu_1087_p2 = (xor_ln581_fu_1081_p2 & icmp_ln603_fu_956_p2);

assign and_ln949_fu_1324_p2 = (xor_ln949_fu_1304_p2 & p_Result_27_fu_1316_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln586_fu_966_p2 = $signed(man_V_2_fu_907_p3) >>> zext_ln586_fu_962_p1;

assign bitcast_ln696_fu_976_p1 = cnn_input_load_reg_1548;

assign bitcast_ln739_fu_1451_p1 = p_Result_35_fu_1439_p5;

assign cnn_input_address0 = zext_ln27_fu_789_p1;

assign exp_tmp_V_fu_860_p4 = {{ireg_V_fu_844_p1[62:52]}};

assign grp_conv_1_fu_613_ap_start = grp_conv_1_fu_613_ap_start_reg;

assign grp_conv_2_fu_631_ap_start = grp_conv_2_fu_631_ap_start_reg;

assign grp_dense_1_fu_669_ap_start = grp_dense_1_fu_669_ap_start_reg;

assign grp_dense_2_fu_679_ap_start = grp_dense_2_fu_679_ap_start_reg;

assign grp_dense_out_fu_641_ap_start = grp_dense_out_fu_641_ap_start_reg;

assign grp_flat_fu_689_ap_start = grp_flat_fu_689_ap_start_reg;

assign grp_max_pool_1_fu_657_ap_start = grp_max_pool_1_fu_657_ap_start_reg;

assign grp_max_pool_2_fu_663_ap_start = grp_max_pool_2_fu_663_ap_start_reg;

assign i_1_fu_711_p2 = (i_0_reg_523 + 5'd1);

assign i_fu_1161_p2 = (i24_0_reg_602 + 4'd1);

assign icmp_ln23_1_fu_830_p2 = ((add_ln23_8_fu_824_p2 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_705_p2 = ((i_0_reg_523 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_777_p2 = ((j_0_reg_568 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1135_p2 = ((add_ln28_2_fu_1129_p2 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_878_p2 = ((trunc_ln556_fu_848_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_914_p2 = (($signed(F2_reg_1570) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_941_p2 = ((F2_reg_1570 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_950_p2 = ((sh_amt_fu_929_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_956_p2 = ((sh_amt_fu_929_p3 < 12'd14) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1155_p2 = ((i24_0_reg_602 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_1172_p2 = ((prediction_V_q0 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_1284_p2 = ((p_Result_s_fu_1278_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_1252_p2 = (($signed(tmp_44_fu_1242_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_1344_p2 = (($signed(lsb_index_fu_1236_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign ireg_V_fu_844_p1 = grp_fu_695_p1;

assign ix_in_fu_717_p2 = (10'd28 + ix_in_0_reg_511);

assign j_fu_783_p2 = (j_0_reg_568 + 5'd1);


always @ (p_Result_34_fu_1210_p3) begin
    if (p_Result_34_fu_1210_p3[0] == 1'b1) begin
        l_fu_1218_p3 = 32'd0;
    end else if (p_Result_34_fu_1210_p3[1] == 1'b1) begin
        l_fu_1218_p3 = 32'd1;
    end else if (p_Result_34_fu_1210_p3[2] == 1'b1) begin
        l_fu_1218_p3 = 32'd2;
    end else if (p_Result_34_fu_1210_p3[3] == 1'b1) begin
        l_fu_1218_p3 = 32'd3;
    end else if (p_Result_34_fu_1210_p3[4] == 1'b1) begin
        l_fu_1218_p3 = 32'd4;
    end else if (p_Result_34_fu_1210_p3[5] == 1'b1) begin
        l_fu_1218_p3 = 32'd5;
    end else if (p_Result_34_fu_1210_p3[6] == 1'b1) begin
        l_fu_1218_p3 = 32'd6;
    end else if (p_Result_34_fu_1210_p3[7] == 1'b1) begin
        l_fu_1218_p3 = 32'd7;
    end else if (p_Result_34_fu_1210_p3[8] == 1'b1) begin
        l_fu_1218_p3 = 32'd8;
    end else if (p_Result_34_fu_1210_p3[9] == 1'b1) begin
        l_fu_1218_p3 = 32'd9;
    end else if (p_Result_34_fu_1210_p3[10] == 1'b1) begin
        l_fu_1218_p3 = 32'd10;
    end else if (p_Result_34_fu_1210_p3[11] == 1'b1) begin
        l_fu_1218_p3 = 32'd11;
    end else if (p_Result_34_fu_1210_p3[12] == 1'b1) begin
        l_fu_1218_p3 = 32'd12;
    end else if (p_Result_34_fu_1210_p3[13] == 1'b1) begin
        l_fu_1218_p3 = 32'd13;
    end else if (p_Result_34_fu_1210_p3[14] == 1'b1) begin
        l_fu_1218_p3 = 32'd14;
    end else if (p_Result_34_fu_1210_p3[15] == 1'b1) begin
        l_fu_1218_p3 = 32'd15;
    end else if (p_Result_34_fu_1210_p3[16] == 1'b1) begin
        l_fu_1218_p3 = 32'd16;
    end else if (p_Result_34_fu_1210_p3[17] == 1'b1) begin
        l_fu_1218_p3 = 32'd17;
    end else if (p_Result_34_fu_1210_p3[18] == 1'b1) begin
        l_fu_1218_p3 = 32'd18;
    end else if (p_Result_34_fu_1210_p3[19] == 1'b1) begin
        l_fu_1218_p3 = 32'd19;
    end else if (p_Result_34_fu_1210_p3[20] == 1'b1) begin
        l_fu_1218_p3 = 32'd20;
    end else if (p_Result_34_fu_1210_p3[21] == 1'b1) begin
        l_fu_1218_p3 = 32'd21;
    end else if (p_Result_34_fu_1210_p3[22] == 1'b1) begin
        l_fu_1218_p3 = 32'd22;
    end else if (p_Result_34_fu_1210_p3[23] == 1'b1) begin
        l_fu_1218_p3 = 32'd23;
    end else if (p_Result_34_fu_1210_p3[24] == 1'b1) begin
        l_fu_1218_p3 = 32'd24;
    end else if (p_Result_34_fu_1210_p3[25] == 1'b1) begin
        l_fu_1218_p3 = 32'd25;
    end else if (p_Result_34_fu_1210_p3[26] == 1'b1) begin
        l_fu_1218_p3 = 32'd26;
    end else if (p_Result_34_fu_1210_p3[27] == 1'b1) begin
        l_fu_1218_p3 = 32'd27;
    end else if (p_Result_34_fu_1210_p3[28] == 1'b1) begin
        l_fu_1218_p3 = 32'd28;
    end else if (p_Result_34_fu_1210_p3[29] == 1'b1) begin
        l_fu_1218_p3 = 32'd29;
    end else if (p_Result_34_fu_1210_p3[30] == 1'b1) begin
        l_fu_1218_p3 = 32'd30;
    end else if (p_Result_34_fu_1210_p3[31] == 1'b1) begin
        l_fu_1218_p3 = 32'd31;
    end else begin
        l_fu_1218_p3 = 32'd32;
    end
end

assign lsb_index_fu_1236_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_1226_p2));

assign lshr_ln947_fu_1272_p2 = 14'd16383 >> zext_ln947_fu_1268_p1;

assign lshr_ln958_fu_1362_p2 = m_fu_1354_p1 >> add_ln958_fu_1357_p2;

assign m_11_fu_1401_p1 = m_s_fu_1391_p4;

assign m_7_fu_1379_p3 = ((icmp_ln958_reg_1635[0:0] === 1'b1) ? lshr_ln958_fu_1362_p2 : shl_ln958_fu_1373_p2);

assign m_8_fu_1386_p2 = (m_7_fu_1379_p3 + or_ln_reg_1630);

assign m_fu_1354_p1 = tmp_V_9_reg_1619;

assign m_s_fu_1391_p4 = {{m_8_fu_1386_p2[31:1]}};

assign man_V_1_fu_901_p2 = (54'd0 - p_Result_32_fu_897_p1);

assign man_V_2_fu_907_p3 = ((p_Result_31_reg_1554[0:0] === 1'b1) ? man_V_1_fu_901_p2 : p_Result_32_fu_897_p1);

assign or_ln581_fu_1075_p2 = (or_ln582_fu_1024_p2 | icmp_ln581_fu_914_p2);

assign or_ln582_fu_1024_p2 = (icmp_ln582_fu_941_p2 | icmp_ln571_reg_1564);

assign or_ln949_fu_1330_p2 = (and_ln949_fu_1324_p2 | a_fu_1290_p2);

assign or_ln_fu_1336_p3 = {{31'd0}, {or_ln949_fu_1330_p2}};

integer ap_tvar_int_0;

always @ (tmp_V_9_fu_1192_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_13_fu_1200_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_13_fu_1200_p4[ap_tvar_int_0] = tmp_V_9_fu_1192_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_Result_27_fu_1316_p3 = tmp_V_9_fu_1192_p3[add_ln949_fu_1310_p2];

assign p_Result_32_fu_897_p1 = tmp_fu_890_p3;

assign p_Result_33_fu_1178_p3 = prediction_V_q0[32'd13];

assign p_Result_34_fu_1210_p3 = {{18'd262143}, {p_Result_13_fu_1200_p4}};

assign p_Result_35_fu_1439_p5 = {{tmp_s_fu_1432_p3}, {m_11_fu_1401_p1[22:0]}};

assign p_Result_s_fu_1278_p2 = (tmp_V_9_fu_1192_p3 & lshr_ln947_fu_1272_p2);

assign prediction_output_address0 = zext_ln70_reg_1599;

assign prediction_output_d0 = ((icmp_ln935_reg_1609[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_1451_p1);

assign select_ln23_fu_836_p3 = ((icmp_ln23_1_fu_830_p2[0:0] === 1'b1) ? add_ln23_8_fu_824_p2 : 5'd0);

assign select_ln28_fu_1141_p3 = ((icmp_ln28_fu_1135_p2[0:0] === 1'b1) ? add_ln28_2_fu_1129_p2 : 5'd0);

assign select_ln582_fu_1016_p3 = ((and_ln582_fu_1010_p2[0:0] === 1'b1) ? trunc_ln583_fu_946_p1 : 14'd0);

assign select_ln585_1_fu_1067_p3 = ((and_ln585_1_fu_1061_p2[0:0] === 1'b1) ? trunc_ln586_fu_972_p1 : select_ln585_fu_1053_p3);

assign select_ln585_fu_1053_p3 = ((and_ln585_fu_1047_p2[0:0] === 1'b1) ? select_ln588_fu_987_p3 : select_ln582_fu_1016_p3);

assign select_ln588_fu_987_p3 = ((tmp_48_fu_979_p3[0:0] === 1'b1) ? 14'd16383 : 14'd0);

assign select_ln603_fu_1093_p3 = ((and_ln603_fu_1087_p2[0:0] === 1'b1) ? shl_ln604_fu_999_p2 : select_ln585_1_fu_1067_p3);

assign select_ln964_fu_1413_p3 = ((tmp_46_fu_1405_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln581_fu_937_p1 = sh_amt_fu_929_p3;

assign sext_ln581cast_fu_995_p1 = sext_ln581_fu_937_p1[13:0];

assign sh_amt_fu_929_p3 = ((icmp_ln581_fu_914_p2[0:0] === 1'b1) ? add_ln581_fu_919_p2 : sub_ln581_fu_924_p2);

assign shl_ln604_fu_999_p2 = trunc_ln583_fu_946_p1 << sext_ln581cast_fu_995_p1;

assign shl_ln958_fu_1373_p2 = m_fu_1354_p1 << sub_ln958_fu_1368_p2;

assign sub_ln581_fu_924_p2 = (12'd8 - F2_reg_1570);

assign sub_ln944_fu_1226_p2 = (32'd14 - l_fu_1218_p3);

assign sub_ln947_fu_1262_p2 = (4'd7 - trunc_ln947_fu_1258_p1);

assign sub_ln958_fu_1368_p2 = (32'd25 - sub_ln944_reg_1624);

assign sub_ln964_fu_1421_p2 = (8'd6 - trunc_ln943_reg_1640);

assign tmp_40_fu_727_p4 = {{phi_mul5_reg_534[10:7]}};

assign tmp_41_fu_741_p3 = {{tmp_40_fu_727_p4}, {3'd0}};

assign tmp_42_fu_753_p3 = {{tmp_40_fu_727_p4}, {1'd0}};

assign tmp_44_fu_1242_p4 = {{lsb_index_fu_1236_p2[31:1]}};

assign tmp_45_fu_1296_p3 = lsb_index_fu_1236_p2[32'd31];

assign tmp_46_fu_1405_p3 = m_8_fu_1386_p2[32'd25];

assign tmp_48_fu_979_p3 = bitcast_ln696_fu_976_p1[32'd31];

assign tmp_49_fu_800_p4 = {{phi_mul_reg_579[10:7]}};

assign tmp_V_9_fu_1192_p3 = ((p_Result_33_fu_1178_p3[0:0] === 1'b1) ? tmp_V_fu_1186_p2 : prediction_V_q0);

assign tmp_V_fu_1186_p2 = (14'd0 - prediction_V_q0);

assign tmp_fu_890_p3 = {{1'd1}, {trunc_ln565_reg_1559}};

assign tmp_s_fu_1432_p3 = {{p_Result_33_reg_1614}, {add_ln964_fu_1426_p2}};

assign trunc_ln203_1_fu_1110_p1 = phi_urem_reg_590[2:0];

assign trunc_ln203_fu_723_p1 = phi_urem7_reg_545[2:0];

assign trunc_ln556_fu_848_p1 = ireg_V_fu_844_p1[62:0];

assign trunc_ln565_fu_874_p1 = ireg_V_fu_844_p1[51:0];

assign trunc_ln583_fu_946_p1 = man_V_2_fu_907_p3[13:0];

assign trunc_ln586_fu_972_p1 = ashr_ln586_fu_966_p2[13:0];

assign trunc_ln943_fu_1350_p1 = l_fu_1218_p3[7:0];

assign trunc_ln944_fu_1232_p1 = sub_ln944_fu_1226_p2[13:0];

assign trunc_ln947_fu_1258_p1 = sub_ln944_fu_1226_p2[3:0];

assign xor_ln571_fu_1005_p2 = (icmp_ln571_reg_1564 ^ 1'd1);

assign xor_ln581_fu_1081_p2 = (or_ln581_fu_1075_p2 ^ 1'd1);

assign xor_ln582_fu_1029_p2 = (or_ln582_fu_1024_p2 ^ 1'd1);

assign xor_ln585_fu_1041_p2 = (icmp_ln585_fu_950_p2 ^ 1'd1);

assign xor_ln949_fu_1304_p2 = (tmp_45_fu_1296_p3 ^ 1'd1);

assign zext_ln203_16_fu_749_p1 = tmp_41_fu_741_p3;

assign zext_ln203_17_fu_761_p1 = tmp_42_fu_753_p3;

assign zext_ln203_18_fu_810_p1 = tmp_49_fu_800_p4;

assign zext_ln203_19_fu_1114_p1 = add_ln203_10_reg_1533;

assign zext_ln203_20_fu_1120_p1 = add_ln203_11_reg_1538;

assign zext_ln203_fu_737_p1 = tmp_40_fu_727_p4;

assign zext_ln27_fu_789_p1 = ix_in_1_reg_557;

assign zext_ln461_fu_870_p1 = exp_tmp_V_fu_860_p4;

assign zext_ln586_fu_962_p1 = $unsigned(sext_ln581_fu_937_p1);

assign zext_ln70_fu_1167_p1 = i24_0_reg_602;

assign zext_ln947_fu_1268_p1 = sub_ln947_fu_1262_p2;

always @ (posedge ap_clk) begin
    add_ln203_reg_1505[0] <= 1'b0;
    zext_ln70_reg_1599[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    or_ln_reg_1630[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //cnn
