"C:/Efinity/2023.2/bin/efx_map" --project "UART" --write-efx-verilog "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART/outflow/UART.map.v" --write-premap-module "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART/outflow/UART.elab.vdb" --binary-db "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART/outflow/UART.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART/work_syn" --output-dir "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART/outflow" --project-xml "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART/UART.xml" --I "C:/Users/kaush/Desktop/Vicharak/Onboarding/UART"