// Seed: 2059991206
module module_0 ();
  always id_1 <= 1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    inout tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri id_8,
    output tri id_9,
    input supply0 id_10,
    output wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    input wire id_15,
    output wire id_16,
    output uwire id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20
);
  pmos (1, id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
