Protel Design System Design Rule Check
PCB File : D:\GitHub\HUST_Design_Project_20212\HARDWARE\DesignProject.PcbDoc
Date     : 28-May-22
Time     : 01:37:46

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L01_P038 On Top Layer
   Polygon named: GND_L01_P032 On Top Layer
   Polygon named: GND_L01_P030 On Top Layer
   Polygon named: GND_L04_P028 On Top Layer
   Polygon named: 3V3_L04_P010 On Top Layer
   Polygon named: GND_L02_P026 On Top Layer

Processing Rule : Clearance Constraint (Gap=0.508mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.12mm) (InNamedPolygon('GND_L01_P030')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (3V3_L04_P010) on Bottom Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P030) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P032) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P038) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L02_P026) on MID 1 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L04_P028) on Bottom Layer 
Rule Violations :6

Processing Rule : Width Constraint (Min=0.305mm) (Max=1.016mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (177.165mm,113.284mm) on Top Overlay And Pad C31-1(177.927mm,114.097mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (177.165mm,118.11mm) on Bottom Overlay And Pad C26-1(177.927mm,117.297mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (177.444mm,92.608mm) on Bottom Overlay And Pad BT1-2(177.444mm,83.998mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.259mm < 0.254mm) Between Arc (178.689mm,113.284mm) on Top Overlay And Pad C31-1(177.927mm,114.097mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Arc (183.491mm,117.745mm) on Bottom Overlay And Pad C33-1(182.931mm,118.491mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Arc (190.013mm,115.824mm) on Top Overlay And Pad SW4-1(192.532mm,115.824mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Arc (190.013mm,115.824mm) on Top Overlay And Pad SW4-2(187.452mm,115.824mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Arc (200.512mm,87.503mm) on Top Overlay And Pad SW1-1(197.993mm,87.503mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (208.407mm,77.872mm) on Top Overlay And Pad SW3-1(208.407mm,80.391mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (208.407mm,77.872mm) on Top Overlay And Pad SW3-2(208.407mm,75.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (214.757mm,85.492mm) on Top Overlay And Pad SW2-1(214.757mm,88.011mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (214.757mm,85.492mm) on Top Overlay And Pad SW2-2(214.757mm,82.931mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (220.688mm,102.692mm) on Bottom Overlay And Pad U6-9(219.453mm,103.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (223.869mm,102.642mm) on Bottom Overlay And Pad U6-8(225.053mm,103.124mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Arc (235.839mm,104.318mm) on Top Overlay And Pad J2-2(235.839mm,106.299mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad BT1-1(177.444mm,101.625mm) on Bottom Layer And Track (172.542mm,99.441mm)(181.94mm,99.441mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C1-1(190.327mm,88.011mm) on Top Layer And Track (189.692mm,87.427mm)(189.692mm,88.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(190.327mm,88.011mm) on Top Layer And Track (189.692mm,87.427mm)(192.842mm,87.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(190.327mm,88.011mm) on Top Layer And Track (189.692mm,88.595mm)(192.842mm,88.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-1(233.172mm,72.314mm) on Top Layer And Track (232.588mm,69.799mm)(232.588mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C11-1(233.172mm,72.314mm) on Top Layer And Track (232.588mm,72.949mm)(233.756mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-1(233.172mm,72.314mm) on Top Layer And Track (233.756mm,69.799mm)(233.756mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-2(233.172mm,70.434mm) on Top Layer And Track (232.588mm,69.799mm)(232.588mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C11-2(233.172mm,70.434mm) on Top Layer And Track (232.588mm,69.799mm)(233.756mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-2(233.172mm,70.434mm) on Top Layer And Track (233.756mm,69.799mm)(233.756mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C12-2(228.94mm,70.434mm) on Top Layer And Track (228.356mm,69.799mm)(228.356mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C12-2(228.94mm,70.434mm) on Top Layer And Track (228.356mm,69.799mm)(229.524mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C12-2(228.94mm,70.434mm) on Top Layer And Track (229.524mm,69.799mm)(229.524mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C13-2(230.351mm,70.434mm) on Top Layer And Track (229.766mm,69.799mm)(229.766mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C13-2(230.351mm,70.434mm) on Top Layer And Track (229.766mm,69.799mm)(230.935mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C13-2(230.351mm,70.434mm) on Top Layer And Track (230.935mm,69.799mm)(230.935mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-1(231.761mm,72.314mm) on Top Layer And Track (231.177mm,69.799mm)(231.177mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C14-1(231.761mm,72.314mm) on Top Layer And Track (231.177mm,72.949mm)(232.346mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-1(231.761mm,72.314mm) on Top Layer And Track (232.346mm,69.799mm)(232.346mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(231.761mm,70.434mm) on Top Layer And Track (231.177mm,69.799mm)(231.177mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C14-2(231.761mm,70.434mm) on Top Layer And Track (231.177mm,69.799mm)(232.346mm,69.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(231.761mm,70.434mm) on Top Layer And Track (232.346mm,69.799mm)(232.346mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C17-1(207.803mm,87.376mm) on Top Layer And Track (207.168mm,86.792mm)(207.168mm,87.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C17-1(207.803mm,87.376mm) on Top Layer And Track (207.168mm,86.792mm)(210.317mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C17-1(207.803mm,87.376mm) on Top Layer And Track (207.168mm,87.96mm)(210.317mm,87.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C17-2(209.682mm,87.376mm) on Top Layer And Track (207.168mm,86.792mm)(210.317mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C17-2(209.682mm,87.376mm) on Top Layer And Track (207.168mm,87.96mm)(210.317mm,87.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C17-2(209.682mm,87.376mm) on Top Layer And Track (210.317mm,86.792mm)(210.317mm,87.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-1(204.47mm,77.577mm) on Top Layer And Track (203.886mm,76.942mm)(203.886mm,80.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C18-1(204.47mm,77.577mm) on Top Layer And Track (203.886mm,76.942mm)(205.054mm,76.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-1(204.47mm,77.577mm) on Top Layer And Track (205.054mm,76.942mm)(205.054mm,80.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C18-1(204.47mm,77.577mm) on Top Layer And Track (205.232mm,74.676mm)(205.232mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-2(204.47mm,79.457mm) on Top Layer And Track (203.886mm,76.942mm)(203.886mm,80.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C18-2(204.47mm,79.457mm) on Top Layer And Track (203.886mm,80.092mm)(205.054mm,80.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-2(204.47mm,79.457mm) on Top Layer And Track (205.054mm,76.942mm)(205.054mm,80.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C18-2(204.47mm,79.457mm) on Top Layer And Track (205.232mm,74.676mm)(205.232mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-1(200.838mm,75.311mm) on Top Layer And Track (198.323mm,74.727mm)(201.473mm,74.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-1(200.838mm,75.311mm) on Top Layer And Track (198.323mm,75.895mm)(201.473mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C19-1(200.838mm,75.311mm) on Top Layer And Track (201.473mm,74.727mm)(201.473mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C19-2(198.958mm,75.311mm) on Top Layer And Track (198.323mm,74.727mm)(198.323mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-2(198.958mm,75.311mm) on Top Layer And Track (198.323mm,74.727mm)(201.473mm,74.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-2(198.958mm,75.311mm) on Top Layer And Track (198.323mm,75.895mm)(201.473mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-1(208.026mm,97.587mm) on Top Layer And Track (207.442mm,95.072mm)(207.442mm,98.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C20-1(208.026mm,97.587mm) on Top Layer And Track (207.442mm,98.222mm)(208.61mm,98.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-1(208.026mm,97.587mm) on Top Layer And Track (208.61mm,95.072mm)(208.61mm,98.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-2(208.026mm,95.707mm) on Top Layer And Track (207.442mm,95.072mm)(207.442mm,98.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C20-2(208.026mm,95.707mm) on Top Layer And Track (207.442mm,95.072mm)(208.61mm,95.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-2(208.026mm,95.707mm) on Top Layer And Track (208.61mm,95.072mm)(208.61mm,98.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C22-1(173.355mm,99.162mm) on Top Layer And Track (172.771mm,96.647mm)(172.771mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C22-1(173.355mm,99.162mm) on Top Layer And Track (172.771mm,99.797mm)(173.939mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C22-1(173.355mm,99.162mm) on Top Layer And Track (173.939mm,96.647mm)(173.939mm,99.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C23-1(205.435mm,110.744mm) on Top Layer And Track (204.8mm,110.16mm)(204.8mm,111.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-1(205.435mm,110.744mm) on Top Layer And Track (204.8mm,110.16mm)(207.95mm,110.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-1(205.435mm,110.744mm) on Top Layer And Track (204.8mm,111.328mm)(207.95mm,111.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-2(207.315mm,110.744mm) on Top Layer And Track (204.8mm,110.16mm)(207.95mm,110.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-2(207.315mm,110.744mm) on Top Layer And Track (204.8mm,111.328mm)(207.95mm,111.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C23-2(207.315mm,110.744mm) on Top Layer And Track (207.95mm,110.16mm)(207.95mm,111.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C25-1(203.733mm,109.22mm) on Top Layer And Track (203.098mm,108.636mm)(203.098mm,109.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-1(203.733mm,109.22mm) on Top Layer And Track (203.098mm,108.636mm)(206.248mm,108.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-1(203.733mm,109.22mm) on Top Layer And Track (203.098mm,109.804mm)(206.248mm,109.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-2(205.613mm,109.22mm) on Top Layer And Track (203.098mm,108.636mm)(206.248mm,108.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-2(205.613mm,109.22mm) on Top Layer And Track (203.098mm,109.804mm)(206.248mm,109.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C25-2(205.613mm,109.22mm) on Top Layer And Track (206.248mm,108.636mm)(206.248mm,109.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C26-1(177.927mm,117.297mm) on Bottom Layer And Track (176.911mm,113.284mm)(176.911mm,118.11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C26-1(177.927mm,117.297mm) on Bottom Layer And Track (178.943mm,113.284mm)(178.943mm,118.11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C27-1(175.641mm,116.637mm) on Bottom Layer And Track (175.057mm,114.122mm)(175.057mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C27-1(175.641mm,116.637mm) on Bottom Layer And Track (175.057mm,117.272mm)(176.225mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C27-1(175.641mm,116.637mm) on Bottom Layer And Track (176.225mm,114.122mm)(176.225mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C27-2(175.641mm,114.757mm) on Bottom Layer And Track (175.057mm,114.122mm)(175.057mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C27-2(175.641mm,114.757mm) on Bottom Layer And Track (175.057mm,114.122mm)(176.225mm,114.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C27-2(175.641mm,114.757mm) on Bottom Layer And Track (176.225mm,114.122mm)(176.225mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C28-1(182.931mm,112.903mm) on Top Layer And Track (180.416mm,112.319mm)(183.566mm,112.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C28-1(182.931mm,112.903mm) on Top Layer And Track (180.416mm,113.487mm)(183.566mm,113.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C28-1(182.931mm,112.903mm) on Top Layer And Track (183.566mm,112.319mm)(183.566mm,113.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C28-2(181.051mm,112.903mm) on Top Layer And Track (180.416mm,112.319mm)(180.416mm,113.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C28-2(181.051mm,112.903mm) on Top Layer And Track (180.416mm,112.319mm)(183.566mm,112.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C28-2(181.051mm,112.903mm) on Top Layer And Track (180.416mm,113.487mm)(183.566mm,113.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C29-1(205.816mm,117.856mm) on Top Layer And Text "C29" (206.096mm,118.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C29-1(205.816mm,117.856mm) on Top Layer And Track (205.181mm,117.272mm)(205.181mm,118.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C29-1(205.816mm,117.856mm) on Top Layer And Track (205.181mm,117.272mm)(208.331mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C29-1(205.816mm,117.856mm) on Top Layer And Track (205.181mm,118.44mm)(208.331mm,118.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C29-2(207.696mm,117.856mm) on Top Layer And Text "C29" (206.096mm,118.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C29-2(207.696mm,117.856mm) on Top Layer And Track (205.181mm,117.272mm)(208.331mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C29-2(207.696mm,117.856mm) on Top Layer And Track (205.181mm,118.44mm)(208.331mm,118.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C29-2(207.696mm,117.856mm) on Top Layer And Track (208.331mm,117.272mm)(208.331mm,118.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(203.048mm,91.694mm) on Top Layer And Track (200.533mm,91.11mm)(203.683mm,91.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(203.048mm,91.694mm) on Top Layer And Track (200.533mm,92.278mm)(203.683mm,92.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C3-1(203.048mm,91.694mm) on Top Layer And Track (203.683mm,91.11mm)(203.683mm,92.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C31-1(177.927mm,114.097mm) on Top Layer And Track (176.911mm,113.284mm)(176.911mm,118.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C31-1(177.927mm,114.097mm) on Top Layer And Track (177.165mm,113.03mm)(178.689mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C31-1(177.927mm,114.097mm) on Top Layer And Track (178.943mm,113.284mm)(178.943mm,118.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad C31-2(177.927mm,117.297mm) on Top Layer And Track (176.911mm,113.284mm)(176.911mm,118.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad C31-2(177.927mm,117.297mm) on Top Layer And Track (177.165mm,118.364mm)(178.689mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C31-2(177.927mm,117.297mm) on Top Layer And Track (178.943mm,113.284mm)(178.943mm,118.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C3-2(201.168mm,91.694mm) on Top Layer And Track (200.533mm,91.11mm)(200.533mm,92.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(201.168mm,91.694mm) on Top Layer And Track (200.533mm,91.11mm)(203.683mm,91.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(201.168mm,91.694mm) on Top Layer And Track (200.533mm,92.278mm)(203.683mm,92.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C32-1(175.641mm,114.757mm) on Top Layer And Track (175.057mm,114.122mm)(175.057mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C32-1(175.641mm,114.757mm) on Top Layer And Track (175.057mm,114.122mm)(176.225mm,114.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C32-1(175.641mm,114.757mm) on Top Layer And Track (176.225mm,114.122mm)(176.225mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C32-2(175.641mm,116.637mm) on Top Layer And Track (175.057mm,114.122mm)(175.057mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C32-2(175.641mm,116.637mm) on Top Layer And Track (175.057mm,117.272mm)(176.225mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C32-2(175.641mm,116.637mm) on Top Layer And Track (176.225mm,114.122mm)(176.225mm,117.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C33-1(182.931mm,118.491mm) on Bottom Layer And Track (180.416mm,117.907mm)(183.566mm,117.907mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C33-1(182.931mm,118.491mm) on Bottom Layer And Track (180.416mm,119.075mm)(183.566mm,119.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C33-1(182.931mm,118.491mm) on Bottom Layer And Track (183.566mm,117.907mm)(183.566mm,119.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C33-2(181.051mm,118.491mm) on Bottom Layer And Track (180.416mm,117.907mm)(180.416mm,119.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C33-2(181.051mm,118.491mm) on Bottom Layer And Track (180.416mm,117.907mm)(183.566mm,117.907mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C33-2(181.051mm,118.491mm) on Bottom Layer And Track (180.416mm,119.075mm)(183.566mm,119.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C36-2(186.563mm,93.243mm) on Top Layer And Track (185.979mm,92.608mm)(185.979mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C36-2(186.563mm,93.243mm) on Top Layer And Track (185.979mm,92.608mm)(187.147mm,92.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C36-2(186.563mm,93.243mm) on Top Layer And Track (187.147mm,92.608mm)(187.147mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C5-2(196.596mm,97.79mm) on Bottom Layer And Track (194.081mm,97.206mm)(197.231mm,97.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C5-2(196.596mm,97.79mm) on Bottom Layer And Track (194.081mm,98.374mm)(197.231mm,98.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C5-2(196.596mm,97.79mm) on Bottom Layer And Track (197.231mm,97.206mm)(197.231mm,98.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-1(185.293mm,98.857mm) on Bottom Layer And Track (184.709mm,96.342mm)(184.709mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C6-1(185.293mm,98.857mm) on Bottom Layer And Track (184.709mm,99.492mm)(185.877mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-1(185.293mm,98.857mm) on Bottom Layer And Track (185.877mm,96.342mm)(185.877mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-2(185.293mm,96.977mm) on Bottom Layer And Track (184.709mm,96.342mm)(184.709mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C6-2(185.293mm,96.977mm) on Bottom Layer And Track (184.709mm,96.342mm)(185.877mm,96.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-2(185.293mm,96.977mm) on Bottom Layer And Track (185.877mm,96.342mm)(185.877mm,99.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C7-1(193.497mm,108.458mm) on Bottom Layer And Track (192.862mm,107.874mm)(192.862mm,109.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(193.497mm,108.458mm) on Bottom Layer And Track (192.862mm,107.874mm)(196.012mm,107.874mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(193.497mm,108.458mm) on Bottom Layer And Track (192.862mm,109.042mm)(196.012mm,109.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(195.377mm,108.458mm) on Bottom Layer And Track (192.862mm,107.874mm)(196.012mm,107.874mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(195.377mm,108.458mm) on Bottom Layer And Track (192.862mm,109.042mm)(196.012mm,109.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C7-2(195.377mm,108.458mm) on Bottom Layer And Track (196.012mm,107.874mm)(196.012mm,109.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-1(208.026mm,95.733mm) on Bottom Layer And Track (207.442mm,95.098mm)(207.442mm,98.247mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C8-1(208.026mm,95.733mm) on Bottom Layer And Track (207.442mm,95.098mm)(208.61mm,95.098mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-1(208.026mm,95.733mm) on Bottom Layer And Track (208.61mm,95.098mm)(208.61mm,98.247mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-1(202.692mm,103.708mm) on Bottom Layer And Track (202.108mm,103.073mm)(202.108mm,106.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C9-1(202.692mm,103.708mm) on Bottom Layer And Track (202.108mm,103.073mm)(203.276mm,103.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-1(202.692mm,103.708mm) on Bottom Layer And Track (203.276mm,103.073mm)(203.276mm,106.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-2(202.692mm,105.588mm) on Bottom Layer And Track (202.108mm,103.073mm)(202.108mm,106.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad C9-2(202.692mm,105.588mm) on Bottom Layer And Track (202.108mm,106.223mm)(203.276mm,106.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-2(202.692mm,105.588mm) on Bottom Layer And Track (203.276mm,103.073mm)(203.276mm,106.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad D1-2(183.596mm,102.819mm) on Top Layer And Track (182.397mm,100.99mm)(182.397mm,104.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D1-2(183.596mm,102.819mm) on Top Layer And Track (184.785mm,100.984mm)(184.785mm,104.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB1-1(243.878mm,88.389mm) on Top Layer And Track (241.592mm,87.754mm)(244.386mm,87.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB1-1(243.878mm,88.389mm) on Top Layer And Track (242.1mm,89.024mm)(244.386mm,89.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad FB1-1(243.878mm,88.389mm) on Top Layer And Track (242.608mm,87.881mm)(243.37mm,87.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad FB1-1(243.878mm,88.389mm) on Top Layer And Track (242.608mm,88.897mm)(243.37mm,88.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad FB1-1(243.878mm,88.389mm) on Top Layer And Track (244.386mm,87.754mm)(244.386mm,89.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad FB1-2(242.062mm,88.389mm) on Top Layer And Track (241.592mm,87.754mm)(241.592mm,89.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB1-2(242.062mm,88.389mm) on Top Layer And Track (241.592mm,87.754mm)(244.386mm,87.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB1-2(242.062mm,88.389mm) on Top Layer And Track (241.592mm,89.024mm)(242.1mm,89.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB1-2(242.062mm,88.389mm) on Top Layer And Track (242.1mm,89.024mm)(244.386mm,89.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad FB1-2(242.062mm,88.389mm) on Top Layer And Track (242.608mm,87.881mm)(243.37mm,87.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad FB1-2(242.062mm,88.389mm) on Top Layer And Track (242.608mm,88.897mm)(243.37mm,88.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad FB2-1(176.911mm,78.867mm) on Top Layer And Track (176.403mm,78.232mm)(176.403mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB2-1(176.911mm,78.867mm) on Top Layer And Track (176.403mm,78.232mm)(178.689mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB2-1(176.911mm,78.867mm) on Top Layer And Track (176.403mm,79.502mm)(179.197mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad FB2-1(176.911mm,78.867mm) on Top Layer And Track (177.419mm,78.359mm)(178.181mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad FB2-1(176.911mm,78.867mm) on Top Layer And Track (177.419mm,79.375mm)(178.181mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB2-2(178.727mm,78.867mm) on Top Layer And Track (176.403mm,78.232mm)(178.689mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB2-2(178.727mm,78.867mm) on Top Layer And Track (176.403mm,79.502mm)(179.197mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad FB2-2(178.727mm,78.867mm) on Top Layer And Track (177.419mm,78.359mm)(178.181mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad FB2-2(178.727mm,78.867mm) on Top Layer And Track (177.419mm,79.375mm)(178.181mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB2-2(178.727mm,78.867mm) on Top Layer And Track (178.689mm,78.232mm)(179.197mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad FB2-2(178.727mm,78.867mm) on Top Layer And Track (179.197mm,78.232mm)(179.197mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB3-2(175.641mm,77.051mm) on Top Layer And Track (175.006mm,76.581mm)(175.006mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad FB3-2(175.641mm,77.051mm) on Top Layer And Track (175.006mm,76.581mm)(176.276mm,76.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB3-2(175.641mm,77.051mm) on Top Layer And Track (175.006mm,77.089mm)(175.006mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad FB3-2(175.641mm,77.051mm) on Top Layer And Track (175.133mm,77.597mm)(175.133mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad FB3-2(175.641mm,77.051mm) on Top Layer And Track (176.149mm,77.597mm)(176.149mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad FB3-2(175.641mm,77.051mm) on Top Layer And Track (176.276mm,76.581mm)(176.276mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-1(208.248mm,104.16mm) on Top Layer And Track (208.248mm,103.41mm)(208.248mm,103.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-12(204.998mm,107.385mm) on Top Layer And Track (204.248mm,107.41mm)(204.509mm,107.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-13(204.248mm,106.66mm) on Top Layer And Track (204.248mm,107.149mm)(204.248mm,107.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad IC4-24(207.498mm,103.435mm) on Top Layer And Track (207.987mm,103.41mm)(208.248mm,103.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad IC4-7(207.498mm,107.385mm) on Top Layer And Track (207.987mm,107.41mm)(208.248mm,107.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC6-1(183.491mm,114.747mm) on Top Layer And Track (181.116mm,114.172mm)(182.866mm,114.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC6-3(183.491mm,116.647mm) on Top Layer And Track (181.116mm,117.222mm)(182.866mm,117.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC6-4(180.491mm,116.647mm) on Top Layer And Track (181.116mm,117.222mm)(182.866mm,117.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC6-5(180.491mm,114.747mm) on Top Layer And Track (181.116mm,114.172mm)(182.866mm,114.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-1(235.331mm,113.919mm) on Multi-Layer And Track (234.569mm,105.537mm)(234.569mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-1(235.331mm,113.919mm) on Multi-Layer And Track (234.569mm,105.537mm)(234.569mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-2(235.839mm,106.299mm) on Multi-Layer And Track (234.569mm,105.537mm)(234.569mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-2(235.839mm,106.299mm) on Multi-Layer And Track (234.569mm,105.537mm)(234.569mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-2(235.839mm,106.299mm) on Multi-Layer And Track (234.569mm,105.537mm)(245.948mm,105.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad J2-2(235.839mm,106.299mm) on Multi-Layer And Track (235.839mm,104.953mm)(239.649mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad J2-4(245.237mm,109.855mm) on Multi-Layer And Track (245.999mm,105.537mm)(245.999mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad J2-4(245.237mm,109.855mm) on Multi-Layer And Track (245.999mm,105.537mm)(245.999mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad J2-5(240.284mm,117.983mm) on Multi-Layer And Track (234.569mm,119.253mm)(245.999mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad L1-1(177.952mm,75.565mm) on Top Layer And Track (177.292mm,74.905mm)(177.292mm,76.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad L1-1(177.952mm,75.565mm) on Top Layer And Track (177.292mm,74.905mm)(180.619mm,74.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad L1-1(177.952mm,75.565mm) on Top Layer And Track (177.292mm,76.225mm)(180.619mm,76.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad L1-2(179.959mm,75.565mm) on Top Layer And Track (177.292mm,74.905mm)(180.619mm,74.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad L1-2(179.959mm,75.565mm) on Top Layer And Track (177.292mm,76.225mm)(180.619mm,76.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad L1-2(179.959mm,75.565mm) on Top Layer And Track (180.619mm,74.905mm)(180.619mm,76.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad L2-1(174.371mm,108.41mm) on Top Layer And Track (170.721mm,109.06mm)(173.371mm,109.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-1(174.371mm,108.41mm) on Top Layer And Track (175.371mm,109.06mm)(178.021mm,109.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-2(174.371mm,102.41mm) on Top Layer And Track (170.721mm,101.76mm)(173.371mm,101.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-2(174.371mm,102.41mm) on Top Layer And Track (175.371mm,101.76mm)(178.021mm,101.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(186.395mm,88.369mm) on Top Layer And Track (186.395mm,87.48mm)(186.395mm,87.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(186.395mm,88.369mm) on Top Layer And Track (186.395mm,87.48mm)(188.681mm,87.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(186.395mm,88.369mm) on Top Layer And Track (186.395mm,89.131mm)(186.395mm,89.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(186.395mm,88.369mm) on Top Layer And Track (186.395mm,89.258mm)(188.681mm,89.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(188.681mm,88.369mm) on Top Layer And Track (186.395mm,87.48mm)(188.681mm,87.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(188.681mm,88.369mm) on Top Layer And Track (186.395mm,89.258mm)(188.681mm,89.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(188.681mm,88.369mm) on Top Layer And Track (188.681mm,87.48mm)(188.681mm,87.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(188.681mm,88.369mm) on Top Layer And Track (188.681mm,89.131mm)(188.681mm,89.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad LED2-1(219.202mm,75.702mm) on Top Layer And Text "LED3" (218.44mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(219.202mm,75.702mm) on Top Layer And Track (218.313mm,75.702mm)(218.313mm,77.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(219.202mm,75.702mm) on Top Layer And Track (218.313mm,75.702mm)(218.44mm,75.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(219.202mm,75.702mm) on Top Layer And Track (219.964mm,75.702mm)(220.091mm,75.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(219.202mm,75.702mm) on Top Layer And Track (220.091mm,75.702mm)(220.091mm,77.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(219.202mm,77.988mm) on Top Layer And Track (218.313mm,75.702mm)(218.313mm,77.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(219.202mm,77.988mm) on Top Layer And Track (218.313mm,77.988mm)(218.44mm,77.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(219.202mm,77.988mm) on Top Layer And Track (219.964mm,77.988mm)(220.091mm,77.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(219.202mm,77.988mm) on Top Layer And Track (220.091mm,75.702mm)(220.091mm,77.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(219.329mm,71.003mm) on Top Layer And Track (218.44mm,71.003mm)(218.44mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(219.329mm,71.003mm) on Top Layer And Track (218.44mm,71.003mm)(218.567mm,71.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(219.329mm,71.003mm) on Top Layer And Track (220.091mm,71.003mm)(220.218mm,71.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(219.329mm,71.003mm) on Top Layer And Track (220.218mm,71.003mm)(220.218mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad P1-1(245.696mm,88.389mm) on Top Layer And Track (245.578mm,89.145mm)(245.578mm,90.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad P1-1(245.696mm,88.389mm) on Top Layer And Track (245.587mm,86.653mm)(245.587mm,87.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad Q2-1(215.595mm,75.676mm) on Top Layer And Track (213.614mm,75.168mm)(214.884mm,75.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad Q2-1(215.595mm,75.676mm) on Top Layer And Track (214.884mm,75.168mm)(214.884mm,77.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-1(205.74mm,85.077mm) on Top Layer And Track (205.105mm,83.299mm)(205.105mm,85.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R10-1(205.74mm,85.077mm) on Top Layer And Track (205.105mm,85.585mm)(206.375mm,85.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R10-1(205.74mm,85.077mm) on Top Layer And Track (205.232mm,83.807mm)(205.232mm,84.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R10-1(205.74mm,85.077mm) on Top Layer And Track (206.248mm,83.807mm)(206.248mm,84.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-1(205.74mm,85.077mm) on Top Layer And Track (206.375mm,82.791mm)(206.375mm,85.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-2(205.74mm,83.261mm) on Top Layer And Track (205.105mm,82.791mm)(205.105mm,83.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-2(205.74mm,83.261mm) on Top Layer And Track (205.105mm,82.791mm)(206.375mm,82.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-2(205.74mm,83.261mm) on Top Layer And Track (205.105mm,83.299mm)(205.105mm,85.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R10-2(205.74mm,83.261mm) on Top Layer And Track (205.232mm,83.807mm)(205.232mm,84.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R10-2(205.74mm,83.261mm) on Top Layer And Track (206.248mm,83.807mm)(206.248mm,84.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-2(205.74mm,83.261mm) on Top Layer And Track (206.375mm,82.791mm)(206.375mm,85.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R1-1(197.866mm,91.694mm) on Top Layer And Track (197.358mm,91.059mm)(197.358mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-1(197.866mm,91.694mm) on Top Layer And Track (197.358mm,91.059mm)(199.644mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-1(197.866mm,91.694mm) on Top Layer And Track (197.358mm,92.329mm)(200.152mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R1-1(197.866mm,91.694mm) on Top Layer And Track (198.374mm,91.186mm)(199.136mm,91.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R1-1(197.866mm,91.694mm) on Top Layer And Track (198.374mm,92.202mm)(199.136mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-1(207.264mm,83.261mm) on Top Layer And Track (206.629mm,82.753mm)(206.629mm,85.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R11-1(207.264mm,83.261mm) on Top Layer And Track (206.629mm,82.753mm)(207.899mm,82.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R11-1(207.264mm,83.261mm) on Top Layer And Track (206.756mm,83.769mm)(206.756mm,84.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R11-1(207.264mm,83.261mm) on Top Layer And Track (207.772mm,83.769mm)(207.772mm,84.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-1(207.264mm,83.261mm) on Top Layer And Track (207.899mm,82.753mm)(207.899mm,85.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(199.682mm,91.694mm) on Top Layer And Track (197.358mm,91.059mm)(199.644mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(199.682mm,91.694mm) on Top Layer And Track (197.358mm,92.329mm)(200.152mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R1-2(199.682mm,91.694mm) on Top Layer And Track (198.374mm,91.186mm)(199.136mm,91.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R1-2(199.682mm,91.694mm) on Top Layer And Track (198.374mm,92.202mm)(199.136mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(199.682mm,91.694mm) on Top Layer And Track (199.644mm,91.059mm)(200.152mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-2(199.682mm,91.694mm) on Top Layer And Track (200.152mm,91.059mm)(200.152mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(219.202mm,89.685mm) on Top Layer And Track (218.694mm,89.05mm)(218.694mm,90.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(219.202mm,89.685mm) on Top Layer And Track (218.694mm,89.05mm)(220.98mm,89.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(219.202mm,89.685mm) on Top Layer And Track (218.694mm,90.32mm)(221.488mm,90.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(219.202mm,89.685mm) on Top Layer And Track (219.71mm,89.177mm)(220.472mm,89.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(219.202mm,89.685mm) on Top Layer And Track (219.71mm,90.193mm)(220.472mm,90.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(221.018mm,89.685mm) on Top Layer And Track (218.694mm,89.05mm)(220.98mm,89.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(221.018mm,89.685mm) on Top Layer And Track (218.694mm,90.32mm)(221.488mm,90.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(221.018mm,89.685mm) on Top Layer And Track (219.71mm,89.177mm)(220.472mm,89.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(221.018mm,89.685mm) on Top Layer And Track (219.71mm,90.193mm)(220.472mm,90.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(221.018mm,89.685mm) on Top Layer And Track (220.98mm,89.05mm)(221.488mm,89.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(221.018mm,89.685mm) on Top Layer And Track (221.488mm,89.05mm)(221.488mm,90.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R14-1(219.202mm,88.135mm) on Top Layer And Track (218.694mm,87.5mm)(218.694mm,88.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-1(219.202mm,88.135mm) on Top Layer And Track (218.694mm,87.5mm)(220.98mm,87.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-1(219.202mm,88.135mm) on Top Layer And Track (218.694mm,88.77mm)(221.488mm,88.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R14-1(219.202mm,88.135mm) on Top Layer And Track (219.71mm,87.627mm)(220.472mm,87.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R14-1(219.202mm,88.135mm) on Top Layer And Track (219.71mm,88.643mm)(220.472mm,88.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(220.98mm,75.905mm) on Top Layer And Track (220.345mm,75.397mm)(220.345mm,78.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(220.98mm,75.905mm) on Top Layer And Track (220.345mm,75.397mm)(221.615mm,75.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(220.98mm,75.905mm) on Top Layer And Track (220.472mm,76.413mm)(220.472mm,77.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(220.98mm,75.905mm) on Top Layer And Track (221.488mm,76.413mm)(221.488mm,77.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(220.98mm,75.905mm) on Top Layer And Track (221.615mm,75.397mm)(221.615mm,77.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(220.98mm,77.721mm) on Top Layer And Track (220.345mm,75.397mm)(220.345mm,78.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-2(220.98mm,77.721mm) on Top Layer And Track (220.345mm,78.191mm)(221.615mm,78.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(220.98mm,77.721mm) on Top Layer And Track (220.472mm,76.413mm)(220.472mm,77.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(220.98mm,77.721mm) on Top Layer And Track (221.488mm,76.413mm)(221.488mm,77.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(220.98mm,77.721mm) on Top Layer And Track (221.615mm,75.397mm)(221.615mm,77.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(220.98mm,77.721mm) on Top Layer And Track (221.615mm,77.683mm)(221.615mm,78.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-1(221.107mm,71.206mm) on Top Layer And Track (220.472mm,70.698mm)(220.472mm,73.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R16-1(221.107mm,71.206mm) on Top Layer And Track (220.472mm,70.698mm)(221.742mm,70.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R16-1(221.107mm,71.206mm) on Top Layer And Track (220.599mm,71.714mm)(220.599mm,72.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R16-1(221.107mm,71.206mm) on Top Layer And Track (221.615mm,71.714mm)(221.615mm,72.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-1(221.107mm,71.206mm) on Top Layer And Track (221.742mm,70.698mm)(221.742mm,72.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(221.107mm,73.022mm) on Top Layer And Track (220.472mm,70.698mm)(220.472mm,73.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-2(221.107mm,73.022mm) on Top Layer And Track (220.472mm,73.492mm)(221.742mm,73.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R16-2(221.107mm,73.022mm) on Top Layer And Track (220.599mm,71.714mm)(220.599mm,72.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R16-2(221.107mm,73.022mm) on Top Layer And Track (221.615mm,71.714mm)(221.615mm,72.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(221.107mm,73.022mm) on Top Layer And Track (221.742mm,70.698mm)(221.742mm,72.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(221.107mm,73.022mm) on Top Layer And Track (221.742mm,72.984mm)(221.742mm,73.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(212.598mm,72.788mm) on Top Layer And Track (211.963mm,71.01mm)(211.963mm,73.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(212.598mm,72.788mm) on Top Layer And Track (211.963mm,73.296mm)(213.233mm,73.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(212.598mm,72.788mm) on Top Layer And Track (212.09mm,71.518mm)(212.09mm,72.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(212.598mm,72.788mm) on Top Layer And Track (213.106mm,71.518mm)(213.106mm,72.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(212.598mm,72.788mm) on Top Layer And Track (213.233mm,70.502mm)(213.233mm,73.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(212.598mm,70.972mm) on Top Layer And Track (211.963mm,70.502mm)(211.963mm,71.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-2(212.598mm,70.972mm) on Top Layer And Track (211.963mm,70.502mm)(213.233mm,70.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(212.598mm,70.972mm) on Top Layer And Track (211.963mm,71.01mm)(211.963mm,73.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(212.598mm,70.972mm) on Top Layer And Track (212.09mm,71.518mm)(212.09mm,72.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(212.598mm,70.972mm) on Top Layer And Track (213.106mm,71.518mm)(213.106mm,72.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(212.598mm,70.972mm) on Top Layer And Track (213.233mm,70.502mm)(213.233mm,73.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R19-1(214.249mm,75.676mm) on Top Layer And Track (213.614mm,75.168mm)(213.614mm,77.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R19-1(214.249mm,75.676mm) on Top Layer And Track (213.614mm,75.168mm)(214.884mm,75.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R19-1(214.249mm,75.676mm) on Top Layer And Track (213.741mm,76.184mm)(213.741mm,76.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R19-1(214.249mm,75.676mm) on Top Layer And Track (214.757mm,76.184mm)(214.757mm,76.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R19-1(214.249mm,75.676mm) on Top Layer And Track (214.884mm,75.168mm)(214.884mm,77.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-1(214.249mm,70.972mm) on Top Layer And Track (213.614mm,70.464mm)(213.614mm,73.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R20-1(214.249mm,70.972mm) on Top Layer And Track (213.614mm,70.464mm)(214.884mm,70.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R20-1(214.249mm,70.972mm) on Top Layer And Track (213.741mm,71.48mm)(213.741mm,72.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R20-1(214.249mm,70.972mm) on Top Layer And Track (214.757mm,71.48mm)(214.757mm,72.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R20-1(214.249mm,70.972mm) on Top Layer And Track (214.884mm,70.464mm)(214.884mm,72.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-1(185.293mm,96.901mm) on Top Layer And Track (184.658mm,96.393mm)(184.658mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R2-1(185.293mm,96.901mm) on Top Layer And Track (184.658mm,96.393mm)(185.928mm,96.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R2-1(185.293mm,96.901mm) on Top Layer And Track (184.785mm,97.409mm)(184.785mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R2-1(185.293mm,96.901mm) on Top Layer And Track (185.801mm,97.409mm)(185.801mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-1(185.293mm,96.901mm) on Top Layer And Track (185.928mm,96.393mm)(185.928mm,98.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(199.517mm,78.778mm) on Top Layer And Track (198.882mm,77mm)(198.882mm,79.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(199.517mm,78.778mm) on Top Layer And Track (198.882mm,79.286mm)(200.152mm,79.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(199.517mm,78.778mm) on Top Layer And Track (199.009mm,77.508mm)(199.009mm,78.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(199.517mm,78.778mm) on Top Layer And Track (200.025mm,77.508mm)(200.025mm,78.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(199.517mm,78.778mm) on Top Layer And Track (200.152mm,76.492mm)(200.152mm,79.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(199.517mm,76.962mm) on Top Layer And Track (198.882mm,76.492mm)(198.882mm,77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(199.517mm,76.962mm) on Top Layer And Track (198.882mm,76.492mm)(200.152mm,76.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(199.517mm,76.962mm) on Top Layer And Track (198.882mm,77mm)(198.882mm,79.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(199.517mm,76.962mm) on Top Layer And Track (199.009mm,77.508mm)(199.009mm,78.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(199.517mm,76.962mm) on Top Layer And Track (200.025mm,77.508mm)(200.025mm,78.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(199.517mm,76.962mm) on Top Layer And Track (200.152mm,76.492mm)(200.152mm,79.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(185.293mm,98.717mm) on Top Layer And Track (184.658mm,96.393mm)(184.658mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-2(185.293mm,98.717mm) on Top Layer And Track (184.658mm,99.187mm)(185.928mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R2-2(185.293mm,98.717mm) on Top Layer And Track (184.785mm,97.409mm)(184.785mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R2-2(185.293mm,98.717mm) on Top Layer And Track (185.801mm,97.409mm)(185.801mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(185.293mm,98.717mm) on Top Layer And Track (185.928mm,96.393mm)(185.928mm,98.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(185.293mm,98.717mm) on Top Layer And Track (185.928mm,98.679mm)(185.928mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R22-1(202.311mm,75.311mm) on Top Layer And Track (201.803mm,74.676mm)(201.803mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-1(202.311mm,75.311mm) on Top Layer And Track (201.803mm,74.676mm)(204.089mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-1(202.311mm,75.311mm) on Top Layer And Track (201.803mm,75.946mm)(204.597mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R22-1(202.311mm,75.311mm) on Top Layer And Track (202.819mm,74.803mm)(203.581mm,74.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R22-1(202.311mm,75.311mm) on Top Layer And Track (202.819mm,75.819mm)(203.581mm,75.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(204.127mm,75.311mm) on Top Layer And Track (201.803mm,74.676mm)(204.089mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(204.127mm,75.311mm) on Top Layer And Track (201.803mm,75.946mm)(204.597mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R22-2(204.127mm,75.311mm) on Top Layer And Track (202.819mm,74.803mm)(203.581mm,74.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R22-2(204.127mm,75.311mm) on Top Layer And Track (202.819mm,75.819mm)(203.581mm,75.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(204.127mm,75.311mm) on Top Layer And Track (204.089mm,74.676mm)(204.597mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-2(204.127mm,75.311mm) on Top Layer And Track (204.597mm,74.676mm)(204.597mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R24-1(199.022mm,72.771mm) on Top Layer And Track (198.514mm,72.136mm)(198.514mm,73.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-1(199.022mm,72.771mm) on Top Layer And Track (198.514mm,72.136mm)(200.8mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-1(199.022mm,72.771mm) on Top Layer And Track (198.514mm,73.406mm)(201.308mm,73.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R24-1(199.022mm,72.771mm) on Top Layer And Track (199.53mm,72.263mm)(200.292mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R24-1(199.022mm,72.771mm) on Top Layer And Track (199.53mm,73.279mm)(200.292mm,73.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-2(200.838mm,72.771mm) on Top Layer And Track (198.514mm,72.136mm)(200.8mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-2(200.838mm,72.771mm) on Top Layer And Track (198.514mm,73.406mm)(201.308mm,73.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R24-2(200.838mm,72.771mm) on Top Layer And Track (199.53mm,72.263mm)(200.292mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R24-2(200.838mm,72.771mm) on Top Layer And Track (199.53mm,73.279mm)(200.292mm,73.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-2(200.838mm,72.771mm) on Top Layer And Track (200.8mm,72.136mm)(201.308mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R24-2(200.838mm,72.771mm) on Top Layer And Track (201.308mm,72.136mm)(201.308mm,73.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R25-1(200.838mm,71.018mm) on Top Layer And Track (198.552mm,70.383mm)(201.346mm,70.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R25-1(200.838mm,71.018mm) on Top Layer And Track (199.06mm,71.653mm)(201.346mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R25-1(200.838mm,71.018mm) on Top Layer And Track (199.568mm,70.51mm)(200.33mm,70.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R25-1(200.838mm,71.018mm) on Top Layer And Track (199.568mm,71.526mm)(200.33mm,71.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R25-1(200.838mm,71.018mm) on Top Layer And Track (201.346mm,70.383mm)(201.346mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R25-2(199.022mm,71.018mm) on Top Layer And Track (198.552mm,70.383mm)(198.552mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R25-2(199.022mm,71.018mm) on Top Layer And Track (198.552mm,70.383mm)(201.346mm,70.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R25-2(199.022mm,71.018mm) on Top Layer And Track (198.552mm,71.653mm)(199.06mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R25-2(199.022mm,71.018mm) on Top Layer And Track (199.06mm,71.653mm)(201.346mm,71.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R25-2(199.022mm,71.018mm) on Top Layer And Track (199.568mm,70.51mm)(200.33mm,70.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R25-2(199.022mm,71.018mm) on Top Layer And Track (199.568mm,71.526mm)(200.33mm,71.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R26-1(206.959mm,109.22mm) on Top Layer And Track (206.451mm,108.585mm)(206.451mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-1(206.959mm,109.22mm) on Top Layer And Track (206.451mm,108.585mm)(208.737mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-1(206.959mm,109.22mm) on Top Layer And Track (206.451mm,109.855mm)(209.245mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R26-1(206.959mm,109.22mm) on Top Layer And Track (207.467mm,108.712mm)(208.229mm,108.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R26-1(206.959mm,109.22mm) on Top Layer And Track (207.467mm,109.728mm)(208.229mm,109.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-2(208.775mm,109.22mm) on Top Layer And Track (206.451mm,108.585mm)(208.737mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-2(208.775mm,109.22mm) on Top Layer And Track (206.451mm,109.855mm)(209.245mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R26-2(208.775mm,109.22mm) on Top Layer And Track (207.467mm,108.712mm)(208.229mm,108.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R26-2(208.775mm,109.22mm) on Top Layer And Track (207.467mm,109.728mm)(208.229mm,109.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-2(208.775mm,109.22mm) on Top Layer And Track (208.737mm,108.585mm)(209.245mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R26-2(208.775mm,109.22mm) on Top Layer And Track (209.245mm,108.585mm)(209.245mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-1(185.293mm,115.024mm) on Bottom Layer And Track (184.658mm,114.516mm)(184.658mm,116.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R27-1(185.293mm,115.024mm) on Bottom Layer And Track (184.658mm,114.516mm)(185.928mm,114.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R27-1(185.293mm,115.024mm) on Bottom Layer And Track (184.785mm,115.532mm)(184.785mm,116.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R27-1(185.293mm,115.024mm) on Bottom Layer And Track (185.801mm,115.532mm)(185.801mm,116.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-1(185.293mm,115.024mm) on Bottom Layer And Track (185.928mm,114.516mm)(185.928mm,117.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-2(185.293mm,116.84mm) on Bottom Layer And Track (184.658mm,114.516mm)(184.658mm,116.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-2(185.293mm,116.84mm) on Bottom Layer And Track (184.658mm,116.802mm)(184.658mm,117.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R27-2(185.293mm,116.84mm) on Bottom Layer And Track (184.658mm,117.31mm)(185.928mm,117.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R27-2(185.293mm,116.84mm) on Bottom Layer And Track (184.785mm,115.532mm)(184.785mm,116.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R27-2(185.293mm,116.84mm) on Bottom Layer And Track (185.801mm,115.532mm)(185.801mm,116.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-2(185.293mm,116.84mm) on Bottom Layer And Track (185.928mm,114.516mm)(185.928mm,117.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(203.835mm,113.5mm) on Top Layer And Track (203.2mm,112.992mm)(203.2mm,115.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R28-1(203.835mm,113.5mm) on Top Layer And Track (203.2mm,112.992mm)(204.47mm,112.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R28-1(203.835mm,113.5mm) on Top Layer And Track (203.327mm,114.008mm)(203.327mm,114.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R28-1(203.835mm,113.5mm) on Top Layer And Track (204.343mm,114.008mm)(204.343mm,114.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(203.835mm,113.5mm) on Top Layer And Track (204.47mm,112.992mm)(204.47mm,115.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R30-2(205.359mm,113.5mm) on Top Layer And Track (204.724mm,113.03mm)(204.724mm,113.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R30-2(205.359mm,113.5mm) on Top Layer And Track (204.851mm,114.046mm)(204.851mm,114.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R31-1(208.407mm,115.316mm) on Top Layer And Track (207.772mm,113.538mm)(207.772mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R31-1(208.407mm,115.316mm) on Top Layer And Track (207.772mm,115.824mm)(209.042mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R31-1(208.407mm,115.316mm) on Top Layer And Track (207.899mm,114.046mm)(207.899mm,114.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R31-1(208.407mm,115.316mm) on Top Layer And Track (208.915mm,114.046mm)(208.915mm,114.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R31-1(208.407mm,115.316mm) on Top Layer And Track (209.042mm,113.03mm)(209.042mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R31-2(208.407mm,113.5mm) on Top Layer And Track (207.772mm,113.03mm)(207.772mm,113.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R31-2(208.407mm,113.5mm) on Top Layer And Track (207.772mm,113.03mm)(209.042mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R31-2(208.407mm,113.5mm) on Top Layer And Track (207.772mm,113.538mm)(207.772mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R31-2(208.407mm,113.5mm) on Top Layer And Track (207.899mm,114.046mm)(207.899mm,114.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R31-2(208.407mm,113.5mm) on Top Layer And Track (208.915mm,114.046mm)(208.915mm,114.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R31-2(208.407mm,113.5mm) on Top Layer And Track (209.042mm,113.03mm)(209.042mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(194.564mm,116.04mm) on Top Layer And Track (193.929mm,115.57mm)(193.929mm,116.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-2(194.564mm,116.04mm) on Top Layer And Track (193.929mm,115.57mm)(195.199mm,115.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(194.564mm,116.04mm) on Top Layer And Track (193.929mm,116.078mm)(193.929mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R32-2(194.564mm,116.04mm) on Top Layer And Track (194.056mm,116.586mm)(194.056mm,117.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R32-2(194.564mm,116.04mm) on Top Layer And Track (195.072mm,116.586mm)(195.072mm,117.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(194.564mm,116.04mm) on Top Layer And Track (195.199mm,115.57mm)(195.199mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-1(185.293mm,116.586mm) on Top Layer And Track (184.658mm,114.808mm)(184.658mm,117.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R33-1(185.293mm,116.586mm) on Top Layer And Track (184.658mm,117.094mm)(185.928mm,117.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R33-1(185.293mm,116.586mm) on Top Layer And Track (184.785mm,115.316mm)(184.785mm,116.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R33-1(185.293mm,116.586mm) on Top Layer And Track (185.801mm,115.316mm)(185.801mm,116.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-1(185.293mm,116.586mm) on Top Layer And Track (185.928mm,114.3mm)(185.928mm,117.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(185.293mm,114.77mm) on Top Layer And Track (184.658mm,114.3mm)(184.658mm,114.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R33-2(185.293mm,114.77mm) on Top Layer And Track (184.785mm,115.316mm)(184.785mm,116.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R33-2(185.293mm,114.77mm) on Top Layer And Track (185.801mm,115.316mm)(185.801mm,116.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-1(188.211mm,90.17mm) on Top Layer And Track (185.925mm,89.535mm)(188.719mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-1(188.211mm,90.17mm) on Top Layer And Track (186.433mm,90.805mm)(188.719mm,90.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R6-1(188.211mm,90.17mm) on Top Layer And Track (186.941mm,89.662mm)(187.703mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R6-1(188.211mm,90.17mm) on Top Layer And Track (186.941mm,90.678mm)(187.703mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R6-1(188.211mm,90.17mm) on Top Layer And Track (188.719mm,89.535mm)(188.719mm,90.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-2(186.395mm,90.17mm) on Top Layer And Track (185.925mm,89.535mm)(185.925mm,90.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(186.395mm,90.17mm) on Top Layer And Track (185.925mm,89.535mm)(188.719mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(186.395mm,90.17mm) on Top Layer And Track (185.925mm,90.805mm)(186.433mm,90.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(186.395mm,90.17mm) on Top Layer And Track (186.433mm,90.805mm)(188.719mm,90.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R6-2(186.395mm,90.17mm) on Top Layer And Track (186.941mm,89.662mm)(187.703mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R6-2(186.395mm,90.17mm) on Top Layer And Track (186.941mm,90.678mm)(187.703mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(237.809mm,90.589mm) on Bottom Layer And Track (237.174mm,88.265mm)(237.174mm,90.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(237.809mm,90.589mm) on Bottom Layer And Track (237.174mm,90.551mm)(237.174mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-2(237.809mm,90.589mm) on Bottom Layer And Track (237.174mm,91.059mm)(238.444mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R9-2(237.809mm,90.589mm) on Bottom Layer And Track (237.301mm,89.281mm)(237.301mm,90.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R9-2(237.809mm,90.589mm) on Bottom Layer And Track (238.317mm,89.281mm)(238.317mm,90.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(237.809mm,90.589mm) on Bottom Layer And Track (238.444mm,88.265mm)(238.444mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-1(197.993mm,87.503mm) on Multi-Layer And Track (197.358mm,84.328mm)(197.358mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SW1-2(203.073mm,87.503mm) on Multi-Layer And Track (203.708mm,84.328mm)(203.708mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-1(214.757mm,88.011mm) on Multi-Layer And Track (211.582mm,88.646mm)(217.932mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-2(214.757mm,82.931mm) on Multi-Layer And Track (211.582mm,82.296mm)(217.932mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-1(208.407mm,80.391mm) on Multi-Layer And Track (205.232mm,81.026mm)(211.582mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad SW3-2(208.407mm,75.311mm) on Multi-Layer And Text "LED4" (207.137mm,73.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-2(208.407mm,75.311mm) on Multi-Layer And Track (205.232mm,74.676mm)(211.582mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SW4-1(192.532mm,115.824mm) on Multi-Layer And Track (193.167mm,112.649mm)(193.167mm,118.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-2(187.452mm,115.824mm) on Multi-Layer And Text "R27" (186.792mm,116.535mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-2(187.452mm,115.824mm) on Multi-Layer And Track (186.817mm,112.649mm)(186.817mm,118.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(227.018mm,71.24mm) on Bottom Layer And Track (227.023mm,69.64mm)(227.023mm,69.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-(227.018mm,71.24mm) on Bottom Layer And Track (227.023mm,69.64mm)(242.823mm,69.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(227.018mm,71.24mm) on Bottom Layer And Track (227.023mm,72.64mm)(227.023mm,82.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(227.018mm,83.94mm) on Bottom Layer And Track (227.023mm,72.64mm)(227.023mm,82.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(227.018mm,83.94mm) on Bottom Layer And Track (227.023mm,85.34mm)(227.023mm,87.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(242.798mm,71.24mm) on Bottom Layer And Track (242.823mm,69.54mm)(242.823mm,69.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(242.798mm,71.24mm) on Bottom Layer And Track (242.823mm,72.64mm)(242.823mm,82.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(242.798mm,83.94mm) on Bottom Layer And Track (242.823mm,72.64mm)(242.823mm,82.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad U2-(242.798mm,83.94mm) on Bottom Layer And Track (242.823mm,85.34mm)(242.823mm,85.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U2-3(234.888mm,86.425mm) on Bottom Layer And Track (232.023mm,85.64mm)(242.823mm,85.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U3-12(223.698mm,77.389mm) on Top Layer And Track (223.798mm,74.639mm)(223.798mm,76.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad U3-13(227.248mm,74.539mm) on Top Layer And Track (223.798mm,74.639mm)(226.648mm,74.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U3-21(236.048mm,74.539mm) on Top Layer And Track (236.648mm,74.639mm)(239.498mm,74.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U3-22(239.598mm,77.389mm) on Top Layer And Track (239.498mm,74.639mm)(239.498mm,76.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U3-34(236.048mm,92.339mm) on Top Layer And Track (236.648mm,92.239mm)(239.498mm,92.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U3-42(227.248mm,92.339mm) on Top Layer And Track (223.798mm,92.239mm)(226.648mm,92.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-16(213.233mm,100.076mm) on Multi-Layer And Track (204.343mm,99.437mm)(217.793mm,99.437mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(196.513mm,117.856mm) on Top Layer And Text "R32" (195.961mm,116.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(196.513mm,117.856mm) on Top Layer And Track (197.163mm,113.751mm)(197.163mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(196.513mm,117.856mm) on Top Layer And Track (197.163mm,118.151mm)(201.363mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-2(196.513mm,116.586mm) on Top Layer And Text "R32" (195.961mm,116.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-2(196.513mm,116.586mm) on Top Layer And Track (197.163mm,113.751mm)(197.163mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-3(196.513mm,115.316mm) on Top Layer And Track (197.163mm,113.751mm)(197.163mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-4(196.513mm,114.046mm) on Top Layer And Track (197.163mm,113.751mm)(197.163mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-4(196.513mm,114.046mm) on Top Layer And Track (197.163mm,113.751mm)(201.363mm,113.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-5(202.013mm,114.046mm) on Top Layer And Track (197.163mm,113.751mm)(201.363mm,113.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-5(202.013mm,114.046mm) on Top Layer And Track (201.363mm,113.751mm)(201.363mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-6(202.013mm,115.316mm) on Top Layer And Track (201.363mm,113.751mm)(201.363mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-7(202.013mm,116.586mm) on Top Layer And Track (201.363mm,113.751mm)(201.363mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-8(202.013mm,117.856mm) on Top Layer And Track (197.163mm,118.151mm)(201.363mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-8(202.013mm,117.856mm) on Top Layer And Track (201.363mm,113.751mm)(201.363mm,118.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U6-4(225.053mm,108.204mm) on Bottom Layer And Track (224.2mm,102.592mm)(224.2mm,112.446mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U6-5(225.053mm,106.934mm) on Bottom Layer And Track (224.2mm,102.592mm)(224.2mm,112.446mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U6-6(225.053mm,105.664mm) on Bottom Layer And Track (224.2mm,102.592mm)(224.2mm,112.446mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U6-7(225.053mm,104.394mm) on Bottom Layer And Track (224.2mm,102.592mm)(224.2mm,112.446mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U6-8(225.053mm,103.124mm) on Bottom Layer And Track (224.2mm,102.592mm)(224.2mm,112.446mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U6-9(219.453mm,103.124mm) on Bottom Layer And Track (220.307mm,102.692mm)(220.307mm,112.446mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-1(195.021mm,90.551mm) on Top Layer And Track (195.554mm,88.926mm)(195.554mm,92.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :494

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01