FIRRTL version 1.2.0
circuit PatternReader :
  module FibonacciLFSR : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_1 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_1 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_2 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_2 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_3 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_3 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_4 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_4 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_5 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_5 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_6 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_6 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_7 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_7 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module UCIeScrambler : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 38:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 38:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 38:7]
    input io_data_in_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]

    inst scramblers_0 of Scrambler @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_1 of Scrambler_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_2 of Scrambler_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_3 of Scrambler_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_4 of Scrambler_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_5 of Scrambler_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_6 of Scrambler_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_7 of Scrambler_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_8 of Scrambler @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_9 of Scrambler_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_10 of Scrambler_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_11 of Scrambler_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_12 of Scrambler_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_13 of Scrambler_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_14 of Scrambler_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_15 of Scrambler_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    io_data_out_0 <= scramblers_0.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_1 <= scramblers_1.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_2 <= scramblers_2.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_3 <= scramblers_3.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_4 <= scramblers_4.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_5 <= scramblers_5.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_6 <= scramblers_6.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_7 <= scramblers_7.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_8 <= scramblers_8.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_9 <= scramblers_9.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_10 <= scramblers_10.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_11 <= scramblers_11.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_12 <= scramblers_12.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_13 <= scramblers_13.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_14 <= scramblers_14.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_15 <= scramblers_15.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    scramblers_0.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_0.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_0.io_data_in <= io_data_in_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_0.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_0.io_seed <= UInt<23>("h1efedc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_1.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_1.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_1.io_data_in <= io_data_in_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_1.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_1.io_seed <= UInt<23>("h6ef030") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_2.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_2.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_2.io_data_in <= io_data_in_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_2.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_2.io_seed <= UInt<23>("h371bc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_3.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_3.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_3.io_data_in <= io_data_in_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_3.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_3.io_seed <= UInt<23>("h6d818c") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_4.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_4.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_4.io_data_in <= io_data_in_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_4.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_4.io_seed <= UInt<23>("h247840") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_5.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_5.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_5.io_data_in <= io_data_in_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_5.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_5.io_seed <= UInt<23>("h49f9cc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_6.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_6.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_6.io_data_in <= io_data_in_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_6.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_6.io_seed <= UInt<23>("h39f720") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_7.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_7.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_7.io_data_in <= io_data_in_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_7.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_7.io_seed <= UInt<23>("h700eec") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_8.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_8.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_8.io_data_in <= io_data_in_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_8.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_8.io_seed <= UInt<23>("h1efedc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_9.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_9.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_9.io_data_in <= io_data_in_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_9.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_9.io_seed <= UInt<23>("h6ef030") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_10.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_10.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_10.io_data_in <= io_data_in_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_10.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_10.io_seed <= UInt<23>("h371bc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_11.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_11.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_11.io_data_in <= io_data_in_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_11.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_11.io_seed <= UInt<23>("h6d818c") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_12.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_12.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_12.io_data_in <= io_data_in_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_12.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_12.io_seed <= UInt<23>("h247840") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_13.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_13.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_13.io_data_in <= io_data_in_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_13.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_13.io_seed <= UInt<23>("h49f9cc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_14.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_14.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_14.io_data_in <= io_data_in_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_14.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_14.io_seed <= UInt<23>("h39f720") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_15.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_15.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_15.io_data_in <= io_data_in_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_15.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_15.io_seed <= UInt<23>("h700eec") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]

  module ErrorCounter : @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 9:7]
    input io_req_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_0 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_1 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_2 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_3 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_4 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_5 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_6 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_7 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_8 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_9 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_10 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_11 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_12 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_13 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_14 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_15 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]

    inst lfsr of UCIeScrambler @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 23:20]
    node _lfsr_io_valid_T = eq(io_req_bits_pattern, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 27:56]
    node _lfsr_io_valid_T_1 = and(io_req_valid, _lfsr_io_valid_T) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 27:33]
    node _T = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_1 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_2 = eq(_T, _T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_3 = eq(io_req_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:14]
    node _T_4 = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    node _T_7 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_8 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_9 = eq(_T_7, _T_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_10 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_11 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_12 = eq(_T_10, _T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node perLaneId_0_hi = cat(UInt<4>("ha"), UInt<8>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_0_T = cat(perLaneId_0_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_1_hi = cat(UInt<4>("ha"), UInt<8>("h1")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_1_T = cat(perLaneId_1_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_2_hi = cat(UInt<4>("ha"), UInt<8>("h2")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_2_T = cat(perLaneId_2_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_3_hi = cat(UInt<4>("ha"), UInt<8>("h3")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_3_T = cat(perLaneId_3_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_4_hi = cat(UInt<4>("ha"), UInt<8>("h4")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_4_T = cat(perLaneId_4_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_5_hi = cat(UInt<4>("ha"), UInt<8>("h5")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_5_T = cat(perLaneId_5_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_6_hi = cat(UInt<4>("ha"), UInt<8>("h6")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_6_T = cat(perLaneId_6_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_7_hi = cat(UInt<4>("ha"), UInt<8>("h7")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_7_T = cat(perLaneId_7_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_8_hi = cat(UInt<4>("ha"), UInt<8>("h8")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_8_T = cat(perLaneId_8_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_9_hi = cat(UInt<4>("ha"), UInt<8>("h9")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_9_T = cat(perLaneId_9_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_10_hi = cat(UInt<4>("ha"), UInt<8>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_10_T = cat(perLaneId_10_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_11_hi = cat(UInt<4>("ha"), UInt<8>("hb")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_11_T = cat(perLaneId_11_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_12_hi = cat(UInt<4>("ha"), UInt<8>("hc")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_12_T = cat(perLaneId_12_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_13_hi = cat(UInt<4>("ha"), UInt<8>("hd")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_13_T = cat(perLaneId_13_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_14_hi = cat(UInt<4>("ha"), UInt<8>("he")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_14_T = cat(perLaneId_14_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_15_hi = cat(UInt<4>("ha"), UInt<8>("hf")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_15_T = cat(perLaneId_15_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_1 = _perLaneId_1_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_1_0 = perLaneId_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_0 = _perLaneId_0_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_0_0 = perLaneId_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_lo_lo = cat(patternVec_1_0, patternVec_0_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_3 = _perLaneId_3_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_3_0 = perLaneId_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_2 = _perLaneId_2_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_2_0 = perLaneId_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_lo_hi = cat(patternVec_3_0, patternVec_2_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_5 = _perLaneId_5_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_5_0 = perLaneId_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_4 = _perLaneId_4_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_4_0 = perLaneId_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_hi_lo = cat(patternVec_5_0, patternVec_4_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_7 = _perLaneId_7_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_7_0 = perLaneId_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_6 = _perLaneId_6_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_6_0 = perLaneId_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_hi_hi = cat(patternVec_7_0, patternVec_6_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node lo = cat(lo_hi, lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_9 = _perLaneId_9_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_9_0 = perLaneId_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_8 = _perLaneId_8_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_8_0 = perLaneId_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_lo_lo = cat(patternVec_9_0, patternVec_8_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_11 = _perLaneId_11_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_11_0 = perLaneId_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_10 = _perLaneId_10_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_10_0 = perLaneId_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_lo_hi = cat(patternVec_11_0, patternVec_10_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_13 = _perLaneId_13_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_13_0 = perLaneId_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_12 = _perLaneId_12_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_12_0 = perLaneId_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_hi_lo = cat(patternVec_13_0, patternVec_12_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_15 = _perLaneId_15_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_15_0 = perLaneId_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_14 = _perLaneId_14_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_14_0 = perLaneId_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_hi_hi = cat(patternVec_15_0, patternVec_14_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node hi = cat(hi_hi, hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_13 = cat(hi, lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _WIRE_2 = _T_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _T_14 = bits(_WIRE_2, 15, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_15 = bits(_WIRE_2, 31, 16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_16 = bits(_WIRE_2, 47, 32) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_17 = bits(_WIRE_2, 63, 48) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_18 = bits(_WIRE_2, 79, 64) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_19 = bits(_WIRE_2, 95, 80) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_20 = bits(_WIRE_2, 111, 96) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_21 = bits(_WIRE_2, 127, 112) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_22 = bits(_WIRE_2, 143, 128) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_23 = bits(_WIRE_2, 159, 144) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_24 = bits(_WIRE_2, 175, 160) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_25 = bits(_WIRE_2, 191, 176) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_26 = bits(_WIRE_2, 207, 192) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_27 = bits(_WIRE_2, 223, 208) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_28 = bits(_WIRE_2, 239, 224) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_29 = bits(_WIRE_2, 255, 240) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_30 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_31 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_32 = eq(_T_30, _T_31) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node valtrain_1 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_0 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_lo_lo = cat(valtrain_1, valtrain_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_3 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_2 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_lo_hi = cat(valtrain_3, valtrain_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_lo_lo_1 = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_5 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_4 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_hi_lo = cat(valtrain_5, valtrain_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_7 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_6 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_hi_hi = cat(valtrain_7, valtrain_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_lo_hi_1 = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_lo_1 = cat(lo_lo_hi_1, lo_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_9 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_8 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_lo_lo = cat(valtrain_9, valtrain_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_11 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_10 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_lo_hi = cat(valtrain_11, valtrain_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_hi_lo_1 = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_13 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_12 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_hi_lo = cat(valtrain_13, valtrain_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_15 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_14 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_hi_hi = cat(valtrain_15, valtrain_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_hi_hi_1 = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_hi_1 = cat(lo_hi_hi_1, lo_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_17 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_16 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_lo_lo = cat(valtrain_17, valtrain_16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_19 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_18 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_lo_hi = cat(valtrain_19, valtrain_18) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_lo_lo_1 = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_21 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_20 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_hi_lo = cat(valtrain_21, valtrain_20) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_23 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_22 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_hi_hi = cat(valtrain_23, valtrain_22) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_lo_hi_1 = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_lo_1 = cat(hi_lo_hi_1, hi_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_25 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_24 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_lo_lo = cat(valtrain_25, valtrain_24) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_27 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_26 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_lo_hi = cat(valtrain_27, valtrain_26) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_hi_lo_1 = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_29 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_28 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_hi_lo = cat(valtrain_29, valtrain_28) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_31 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_30 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_hi_hi = cat(valtrain_31, valtrain_30) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_hi_hi_1 = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_hi_1 = cat(hi_hi_hi_1, hi_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_33 = cat(hi_1, lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _WIRE_4 = _T_33 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _T_34 = bits(_WIRE_4, 15, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_35 = bits(_WIRE_4, 31, 16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_36 = bits(_WIRE_4, 47, 32) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_37 = bits(_WIRE_4, 63, 48) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_38 = bits(_WIRE_4, 79, 64) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_39 = bits(_WIRE_4, 95, 80) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_40 = bits(_WIRE_4, 111, 96) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_41 = bits(_WIRE_4, 127, 112) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_42 = bits(_WIRE_4, 143, 128) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_43 = bits(_WIRE_4, 159, 144) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_44 = bits(_WIRE_4, 175, 160) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_45 = bits(_WIRE_4, 191, 176) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_46 = bits(_WIRE_4, 207, 192) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_47 = bits(_WIRE_4, 223, 208) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_48 = bits(_WIRE_4, 239, 224) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_49 = bits(_WIRE_4, 255, 240) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _WIRE_3_0 = _T_34 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_0 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_0 = mux(_T_32, _WIRE_3_0, _expected_WIRE_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_1 = _T_35 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_1 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_1 = mux(_T_32, _WIRE_3_1, _expected_WIRE_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_2 = _T_36 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_2 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_2 = mux(_T_32, _WIRE_3_2, _expected_WIRE_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_3 = _T_37 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_3 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_3 = mux(_T_32, _WIRE_3_3, _expected_WIRE_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_4 = _T_38 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_4 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_4 = mux(_T_32, _WIRE_3_4, _expected_WIRE_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_5 = _T_39 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_5 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_5 = mux(_T_32, _WIRE_3_5, _expected_WIRE_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_6 = _T_40 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_6 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_6 = mux(_T_32, _WIRE_3_6, _expected_WIRE_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_7 = _T_41 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_7 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_7 = mux(_T_32, _WIRE_3_7, _expected_WIRE_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_8 = _T_42 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_8 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_8 = mux(_T_32, _WIRE_3_8, _expected_WIRE_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_9 = _T_43 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_9 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_9 = mux(_T_32, _WIRE_3_9, _expected_WIRE_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_10 = _T_44 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_10 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_10 = mux(_T_32, _WIRE_3_10, _expected_WIRE_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_11 = _T_45 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_11 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_11 = mux(_T_32, _WIRE_3_11, _expected_WIRE_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_12 = _T_46 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_12 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_12 = mux(_T_32, _WIRE_3_12, _expected_WIRE_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_13 = _T_47 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_13 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_13 = mux(_T_32, _WIRE_3_13, _expected_WIRE_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_14 = _T_48 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_14 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_14 = mux(_T_32, _WIRE_3_14, _expected_WIRE_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_15 = _T_49 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_15 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_15 = mux(_T_32, _WIRE_3_15, _expected_WIRE_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_1_0 = _T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_16 = mux(_T_12, _WIRE_1_0, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_1 = _T_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_17 = mux(_T_12, _WIRE_1_1, _GEN_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_2 = _T_16 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_18 = mux(_T_12, _WIRE_1_2, _GEN_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_3 = _T_17 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_19 = mux(_T_12, _WIRE_1_3, _GEN_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_4 = _T_18 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_20 = mux(_T_12, _WIRE_1_4, _GEN_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_5 = _T_19 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_21 = mux(_T_12, _WIRE_1_5, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_6 = _T_20 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_22 = mux(_T_12, _WIRE_1_6, _GEN_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_7 = _T_21 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_23 = mux(_T_12, _WIRE_1_7, _GEN_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_8 = _T_22 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_24 = mux(_T_12, _WIRE_1_8, _GEN_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_9 = _T_23 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_25 = mux(_T_12, _WIRE_1_9, _GEN_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_10 = _T_24 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_26 = mux(_T_12, _WIRE_1_10, _GEN_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_11 = _T_25 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_27 = mux(_T_12, _WIRE_1_11, _GEN_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_12 = _T_26 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_28 = mux(_T_12, _WIRE_1_12, _GEN_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_13 = _T_27 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_29 = mux(_T_12, _WIRE_1_13, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_14 = _T_28 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_30 = mux(_T_12, _WIRE_1_14, _GEN_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_15 = _T_29 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_31 = mux(_T_12, _WIRE_1_15, _GEN_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _GEN_32 = mux(_T_9, lfsr.io_data_out_0, _GEN_16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_33 = mux(_T_9, lfsr.io_data_out_1, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_34 = mux(_T_9, lfsr.io_data_out_2, _GEN_18) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_35 = mux(_T_9, lfsr.io_data_out_3, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_36 = mux(_T_9, lfsr.io_data_out_4, _GEN_20) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_37 = mux(_T_9, lfsr.io_data_out_5, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_38 = mux(_T_9, lfsr.io_data_out_6, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_39 = mux(_T_9, lfsr.io_data_out_7, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_40 = mux(_T_9, lfsr.io_data_out_8, _GEN_24) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_41 = mux(_T_9, lfsr.io_data_out_9, _GEN_25) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_42 = mux(_T_9, lfsr.io_data_out_10, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_43 = mux(_T_9, lfsr.io_data_out_11, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_44 = mux(_T_9, lfsr.io_data_out_12, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_45 = mux(_T_9, lfsr.io_data_out_13, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_46 = mux(_T_9, lfsr.io_data_out_14, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_47 = mux(_T_9, lfsr.io_data_out_15, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_48 = mux(_T_2, _expected_WIRE_0, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_49 = mux(_T_2, _expected_WIRE_1, _GEN_33) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_50 = mux(_T_2, _expected_WIRE_2, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_51 = mux(_T_2, _expected_WIRE_3, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_52 = mux(_T_2, _expected_WIRE_4, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_53 = mux(_T_2, _expected_WIRE_5, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_54 = mux(_T_2, _expected_WIRE_6, _GEN_38) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_55 = mux(_T_2, _expected_WIRE_7, _GEN_39) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_56 = mux(_T_2, _expected_WIRE_8, _GEN_40) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_57 = mux(_T_2, _expected_WIRE_9, _GEN_41) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_58 = mux(_T_2, _expected_WIRE_10, _GEN_42) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_59 = mux(_T_2, _expected_WIRE_11, _GEN_43) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_60 = mux(_T_2, _expected_WIRE_12, _GEN_44) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_61 = mux(_T_2, _expected_WIRE_13, _GEN_45) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_62 = mux(_T_2, _expected_WIRE_14, _GEN_46) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_63 = mux(_T_2, _expected_WIRE_15, _GEN_47) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node expected_0 = _GEN_48 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_50 = xor(expected_0, io_req_bits_input_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_6 = _T_50 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_51 = bits(_WIRE_6, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_52 = bits(_WIRE_6, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_53 = bits(_WIRE_6, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_54 = bits(_WIRE_6, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_55 = bits(_WIRE_6, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_56 = bits(_WIRE_6, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_57 = bits(_WIRE_6, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_58 = bits(_WIRE_6, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_59 = bits(_WIRE_6, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_60 = bits(_WIRE_6, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_61 = bits(_WIRE_6, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_62 = bits(_WIRE_6, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_63 = bits(_WIRE_6, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_64 = bits(_WIRE_6, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_65 = bits(_WIRE_6, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_66 = bits(_WIRE_6, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_5_0 = _T_51 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_0 = _WIRE_5_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_1 = _T_52 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_1 = _WIRE_5_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T = add(diffVec_0_0, diffVec_0_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_2 = _T_53 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_2 = _WIRE_5_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_3 = _T_54 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_3 = _WIRE_5_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_1 = add(diffVec_0_2, diffVec_0_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_4 = _T_55 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_4 = _WIRE_5_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_5 = _T_56 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_5 = _WIRE_5_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_2 = add(diffVec_0_4, diffVec_0_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_6 = _T_57 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_6 = _WIRE_5_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_7 = _T_58 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_7 = _WIRE_5_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_3 = add(diffVec_0_6, diffVec_0_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_8 = _T_59 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_8 = _WIRE_5_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_9 = _T_60 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_9 = _WIRE_5_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_4 = add(diffVec_0_8, diffVec_0_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_10 = _T_61 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_10 = _WIRE_5_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_11 = _T_62 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_11 = _WIRE_5_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_5 = add(diffVec_0_10, diffVec_0_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_12 = _T_63 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_12 = _WIRE_5_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_13 = _T_64 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_13 = _WIRE_5_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_6 = add(diffVec_0_12, diffVec_0_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_14 = _T_65 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_14 = _WIRE_5_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_15 = _T_66 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_15 = _WIRE_5_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_7 = add(diffVec_0_14, diffVec_0_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_8 = add(_io_errorCount_0_T, _io_errorCount_0_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_9 = add(_io_errorCount_0_T_2, _io_errorCount_0_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_10 = add(_io_errorCount_0_T_4, _io_errorCount_0_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_11 = add(_io_errorCount_0_T_6, _io_errorCount_0_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_12 = add(_io_errorCount_0_T_8, _io_errorCount_0_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_13 = add(_io_errorCount_0_T_10, _io_errorCount_0_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_14 = add(_io_errorCount_0_T_12, _io_errorCount_0_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_1 = _GEN_49 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_67 = xor(expected_1, io_req_bits_input_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_8 = _T_67 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_68 = bits(_WIRE_8, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_69 = bits(_WIRE_8, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_70 = bits(_WIRE_8, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_71 = bits(_WIRE_8, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_72 = bits(_WIRE_8, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_73 = bits(_WIRE_8, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_74 = bits(_WIRE_8, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_75 = bits(_WIRE_8, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_76 = bits(_WIRE_8, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_77 = bits(_WIRE_8, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_78 = bits(_WIRE_8, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_79 = bits(_WIRE_8, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_80 = bits(_WIRE_8, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_81 = bits(_WIRE_8, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_82 = bits(_WIRE_8, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_83 = bits(_WIRE_8, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_7_0 = _T_68 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_0 = _WIRE_7_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_1 = _T_69 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_1 = _WIRE_7_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T = add(diffVec_1_0, diffVec_1_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_2 = _T_70 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_2 = _WIRE_7_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_3 = _T_71 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_3 = _WIRE_7_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_1 = add(diffVec_1_2, diffVec_1_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_4 = _T_72 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_4 = _WIRE_7_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_5 = _T_73 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_5 = _WIRE_7_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_2 = add(diffVec_1_4, diffVec_1_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_6 = _T_74 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_6 = _WIRE_7_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_7 = _T_75 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_7 = _WIRE_7_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_3 = add(diffVec_1_6, diffVec_1_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_8 = _T_76 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_8 = _WIRE_7_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_9 = _T_77 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_9 = _WIRE_7_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_4 = add(diffVec_1_8, diffVec_1_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_10 = _T_78 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_10 = _WIRE_7_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_11 = _T_79 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_11 = _WIRE_7_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_5 = add(diffVec_1_10, diffVec_1_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_12 = _T_80 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_12 = _WIRE_7_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_13 = _T_81 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_13 = _WIRE_7_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_6 = add(diffVec_1_12, diffVec_1_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_14 = _T_82 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_14 = _WIRE_7_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_15 = _T_83 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_15 = _WIRE_7_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_7 = add(diffVec_1_14, diffVec_1_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_8 = add(_io_errorCount_1_T, _io_errorCount_1_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_9 = add(_io_errorCount_1_T_2, _io_errorCount_1_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_10 = add(_io_errorCount_1_T_4, _io_errorCount_1_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_11 = add(_io_errorCount_1_T_6, _io_errorCount_1_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_12 = add(_io_errorCount_1_T_8, _io_errorCount_1_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_13 = add(_io_errorCount_1_T_10, _io_errorCount_1_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_14 = add(_io_errorCount_1_T_12, _io_errorCount_1_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_2 = _GEN_50 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_84 = xor(expected_2, io_req_bits_input_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_10 = _T_84 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_85 = bits(_WIRE_10, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_86 = bits(_WIRE_10, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_87 = bits(_WIRE_10, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_88 = bits(_WIRE_10, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_89 = bits(_WIRE_10, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_90 = bits(_WIRE_10, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_91 = bits(_WIRE_10, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_92 = bits(_WIRE_10, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_93 = bits(_WIRE_10, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_94 = bits(_WIRE_10, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_95 = bits(_WIRE_10, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_96 = bits(_WIRE_10, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_97 = bits(_WIRE_10, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_98 = bits(_WIRE_10, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_99 = bits(_WIRE_10, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_100 = bits(_WIRE_10, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_9_0 = _T_85 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_0 = _WIRE_9_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_1 = _T_86 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_1 = _WIRE_9_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T = add(diffVec_2_0, diffVec_2_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_2 = _T_87 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_2 = _WIRE_9_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_3 = _T_88 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_3 = _WIRE_9_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_1 = add(diffVec_2_2, diffVec_2_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_4 = _T_89 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_4 = _WIRE_9_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_5 = _T_90 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_5 = _WIRE_9_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_2 = add(diffVec_2_4, diffVec_2_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_6 = _T_91 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_6 = _WIRE_9_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_7 = _T_92 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_7 = _WIRE_9_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_3 = add(diffVec_2_6, diffVec_2_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_8 = _T_93 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_8 = _WIRE_9_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_9 = _T_94 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_9 = _WIRE_9_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_4 = add(diffVec_2_8, diffVec_2_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_10 = _T_95 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_10 = _WIRE_9_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_11 = _T_96 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_11 = _WIRE_9_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_5 = add(diffVec_2_10, diffVec_2_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_12 = _T_97 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_12 = _WIRE_9_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_13 = _T_98 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_13 = _WIRE_9_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_6 = add(diffVec_2_12, diffVec_2_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_14 = _T_99 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_14 = _WIRE_9_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_15 = _T_100 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_15 = _WIRE_9_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_7 = add(diffVec_2_14, diffVec_2_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_8 = add(_io_errorCount_2_T, _io_errorCount_2_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_9 = add(_io_errorCount_2_T_2, _io_errorCount_2_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_10 = add(_io_errorCount_2_T_4, _io_errorCount_2_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_11 = add(_io_errorCount_2_T_6, _io_errorCount_2_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_12 = add(_io_errorCount_2_T_8, _io_errorCount_2_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_13 = add(_io_errorCount_2_T_10, _io_errorCount_2_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_14 = add(_io_errorCount_2_T_12, _io_errorCount_2_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_3 = _GEN_51 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_101 = xor(expected_3, io_req_bits_input_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_12 = _T_101 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_102 = bits(_WIRE_12, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_103 = bits(_WIRE_12, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_104 = bits(_WIRE_12, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_105 = bits(_WIRE_12, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_106 = bits(_WIRE_12, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_107 = bits(_WIRE_12, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_108 = bits(_WIRE_12, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_109 = bits(_WIRE_12, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_110 = bits(_WIRE_12, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_111 = bits(_WIRE_12, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_112 = bits(_WIRE_12, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_113 = bits(_WIRE_12, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_114 = bits(_WIRE_12, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_115 = bits(_WIRE_12, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_116 = bits(_WIRE_12, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_117 = bits(_WIRE_12, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_11_0 = _T_102 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_0 = _WIRE_11_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_1 = _T_103 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_1 = _WIRE_11_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T = add(diffVec_3_0, diffVec_3_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_2 = _T_104 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_2 = _WIRE_11_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_3 = _T_105 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_3 = _WIRE_11_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_1 = add(diffVec_3_2, diffVec_3_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_4 = _T_106 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_4 = _WIRE_11_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_5 = _T_107 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_5 = _WIRE_11_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_2 = add(diffVec_3_4, diffVec_3_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_6 = _T_108 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_6 = _WIRE_11_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_7 = _T_109 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_7 = _WIRE_11_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_3 = add(diffVec_3_6, diffVec_3_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_8 = _T_110 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_8 = _WIRE_11_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_9 = _T_111 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_9 = _WIRE_11_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_4 = add(diffVec_3_8, diffVec_3_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_10 = _T_112 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_10 = _WIRE_11_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_11 = _T_113 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_11 = _WIRE_11_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_5 = add(diffVec_3_10, diffVec_3_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_12 = _T_114 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_12 = _WIRE_11_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_13 = _T_115 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_13 = _WIRE_11_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_6 = add(diffVec_3_12, diffVec_3_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_14 = _T_116 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_14 = _WIRE_11_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_15 = _T_117 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_15 = _WIRE_11_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_7 = add(diffVec_3_14, diffVec_3_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_8 = add(_io_errorCount_3_T, _io_errorCount_3_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_9 = add(_io_errorCount_3_T_2, _io_errorCount_3_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_10 = add(_io_errorCount_3_T_4, _io_errorCount_3_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_11 = add(_io_errorCount_3_T_6, _io_errorCount_3_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_12 = add(_io_errorCount_3_T_8, _io_errorCount_3_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_13 = add(_io_errorCount_3_T_10, _io_errorCount_3_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_14 = add(_io_errorCount_3_T_12, _io_errorCount_3_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_4 = _GEN_52 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_118 = xor(expected_4, io_req_bits_input_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_14 = _T_118 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_119 = bits(_WIRE_14, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_120 = bits(_WIRE_14, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_121 = bits(_WIRE_14, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_122 = bits(_WIRE_14, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_123 = bits(_WIRE_14, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_124 = bits(_WIRE_14, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_125 = bits(_WIRE_14, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_126 = bits(_WIRE_14, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_127 = bits(_WIRE_14, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_128 = bits(_WIRE_14, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_129 = bits(_WIRE_14, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_130 = bits(_WIRE_14, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_131 = bits(_WIRE_14, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_132 = bits(_WIRE_14, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_133 = bits(_WIRE_14, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_134 = bits(_WIRE_14, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_13_0 = _T_119 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_0 = _WIRE_13_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_1 = _T_120 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_1 = _WIRE_13_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T = add(diffVec_4_0, diffVec_4_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_2 = _T_121 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_2 = _WIRE_13_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_3 = _T_122 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_3 = _WIRE_13_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_1 = add(diffVec_4_2, diffVec_4_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_4 = _T_123 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_4 = _WIRE_13_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_5 = _T_124 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_5 = _WIRE_13_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_2 = add(diffVec_4_4, diffVec_4_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_6 = _T_125 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_6 = _WIRE_13_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_7 = _T_126 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_7 = _WIRE_13_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_3 = add(diffVec_4_6, diffVec_4_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_8 = _T_127 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_8 = _WIRE_13_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_9 = _T_128 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_9 = _WIRE_13_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_4 = add(diffVec_4_8, diffVec_4_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_10 = _T_129 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_10 = _WIRE_13_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_11 = _T_130 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_11 = _WIRE_13_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_5 = add(diffVec_4_10, diffVec_4_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_12 = _T_131 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_12 = _WIRE_13_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_13 = _T_132 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_13 = _WIRE_13_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_6 = add(diffVec_4_12, diffVec_4_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_14 = _T_133 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_14 = _WIRE_13_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_15 = _T_134 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_15 = _WIRE_13_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_7 = add(diffVec_4_14, diffVec_4_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_8 = add(_io_errorCount_4_T, _io_errorCount_4_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_9 = add(_io_errorCount_4_T_2, _io_errorCount_4_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_10 = add(_io_errorCount_4_T_4, _io_errorCount_4_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_11 = add(_io_errorCount_4_T_6, _io_errorCount_4_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_12 = add(_io_errorCount_4_T_8, _io_errorCount_4_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_13 = add(_io_errorCount_4_T_10, _io_errorCount_4_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_14 = add(_io_errorCount_4_T_12, _io_errorCount_4_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_5 = _GEN_53 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_135 = xor(expected_5, io_req_bits_input_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_16 = _T_135 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_136 = bits(_WIRE_16, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_137 = bits(_WIRE_16, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_138 = bits(_WIRE_16, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_139 = bits(_WIRE_16, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_140 = bits(_WIRE_16, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_141 = bits(_WIRE_16, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_142 = bits(_WIRE_16, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_143 = bits(_WIRE_16, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_144 = bits(_WIRE_16, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_145 = bits(_WIRE_16, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_146 = bits(_WIRE_16, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_147 = bits(_WIRE_16, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_148 = bits(_WIRE_16, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_149 = bits(_WIRE_16, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_150 = bits(_WIRE_16, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_151 = bits(_WIRE_16, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_15_0 = _T_136 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_0 = _WIRE_15_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_1 = _T_137 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_1 = _WIRE_15_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T = add(diffVec_5_0, diffVec_5_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_2 = _T_138 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_2 = _WIRE_15_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_3 = _T_139 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_3 = _WIRE_15_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_1 = add(diffVec_5_2, diffVec_5_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_4 = _T_140 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_4 = _WIRE_15_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_5 = _T_141 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_5 = _WIRE_15_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_2 = add(diffVec_5_4, diffVec_5_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_6 = _T_142 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_6 = _WIRE_15_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_7 = _T_143 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_7 = _WIRE_15_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_3 = add(diffVec_5_6, diffVec_5_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_8 = _T_144 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_8 = _WIRE_15_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_9 = _T_145 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_9 = _WIRE_15_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_4 = add(diffVec_5_8, diffVec_5_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_10 = _T_146 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_10 = _WIRE_15_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_11 = _T_147 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_11 = _WIRE_15_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_5 = add(diffVec_5_10, diffVec_5_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_12 = _T_148 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_12 = _WIRE_15_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_13 = _T_149 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_13 = _WIRE_15_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_6 = add(diffVec_5_12, diffVec_5_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_14 = _T_150 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_14 = _WIRE_15_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_15 = _T_151 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_15 = _WIRE_15_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_7 = add(diffVec_5_14, diffVec_5_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_8 = add(_io_errorCount_5_T, _io_errorCount_5_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_9 = add(_io_errorCount_5_T_2, _io_errorCount_5_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_10 = add(_io_errorCount_5_T_4, _io_errorCount_5_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_11 = add(_io_errorCount_5_T_6, _io_errorCount_5_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_12 = add(_io_errorCount_5_T_8, _io_errorCount_5_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_13 = add(_io_errorCount_5_T_10, _io_errorCount_5_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_14 = add(_io_errorCount_5_T_12, _io_errorCount_5_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_6 = _GEN_54 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_152 = xor(expected_6, io_req_bits_input_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_18 = _T_152 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_153 = bits(_WIRE_18, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_154 = bits(_WIRE_18, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_155 = bits(_WIRE_18, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_156 = bits(_WIRE_18, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_157 = bits(_WIRE_18, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_158 = bits(_WIRE_18, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_159 = bits(_WIRE_18, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_160 = bits(_WIRE_18, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_161 = bits(_WIRE_18, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_162 = bits(_WIRE_18, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_163 = bits(_WIRE_18, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_164 = bits(_WIRE_18, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_165 = bits(_WIRE_18, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_166 = bits(_WIRE_18, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_167 = bits(_WIRE_18, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_168 = bits(_WIRE_18, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_17_0 = _T_153 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_0 = _WIRE_17_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_1 = _T_154 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_1 = _WIRE_17_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T = add(diffVec_6_0, diffVec_6_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_2 = _T_155 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_2 = _WIRE_17_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_3 = _T_156 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_3 = _WIRE_17_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_1 = add(diffVec_6_2, diffVec_6_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_4 = _T_157 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_4 = _WIRE_17_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_5 = _T_158 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_5 = _WIRE_17_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_2 = add(diffVec_6_4, diffVec_6_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_6 = _T_159 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_6 = _WIRE_17_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_7 = _T_160 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_7 = _WIRE_17_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_3 = add(diffVec_6_6, diffVec_6_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_8 = _T_161 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_8 = _WIRE_17_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_9 = _T_162 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_9 = _WIRE_17_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_4 = add(diffVec_6_8, diffVec_6_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_10 = _T_163 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_10 = _WIRE_17_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_11 = _T_164 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_11 = _WIRE_17_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_5 = add(diffVec_6_10, diffVec_6_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_12 = _T_165 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_12 = _WIRE_17_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_13 = _T_166 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_13 = _WIRE_17_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_6 = add(diffVec_6_12, diffVec_6_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_14 = _T_167 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_14 = _WIRE_17_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_15 = _T_168 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_15 = _WIRE_17_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_7 = add(diffVec_6_14, diffVec_6_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_8 = add(_io_errorCount_6_T, _io_errorCount_6_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_9 = add(_io_errorCount_6_T_2, _io_errorCount_6_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_10 = add(_io_errorCount_6_T_4, _io_errorCount_6_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_11 = add(_io_errorCount_6_T_6, _io_errorCount_6_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_12 = add(_io_errorCount_6_T_8, _io_errorCount_6_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_13 = add(_io_errorCount_6_T_10, _io_errorCount_6_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_14 = add(_io_errorCount_6_T_12, _io_errorCount_6_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_7 = _GEN_55 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_169 = xor(expected_7, io_req_bits_input_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_20 = _T_169 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_170 = bits(_WIRE_20, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_171 = bits(_WIRE_20, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_172 = bits(_WIRE_20, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_173 = bits(_WIRE_20, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_174 = bits(_WIRE_20, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_175 = bits(_WIRE_20, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_176 = bits(_WIRE_20, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_177 = bits(_WIRE_20, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_178 = bits(_WIRE_20, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_179 = bits(_WIRE_20, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_180 = bits(_WIRE_20, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_181 = bits(_WIRE_20, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_182 = bits(_WIRE_20, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_183 = bits(_WIRE_20, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_184 = bits(_WIRE_20, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_185 = bits(_WIRE_20, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_19_0 = _T_170 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_0 = _WIRE_19_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_1 = _T_171 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_1 = _WIRE_19_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T = add(diffVec_7_0, diffVec_7_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_2 = _T_172 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_2 = _WIRE_19_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_3 = _T_173 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_3 = _WIRE_19_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_1 = add(diffVec_7_2, diffVec_7_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_4 = _T_174 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_4 = _WIRE_19_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_5 = _T_175 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_5 = _WIRE_19_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_2 = add(diffVec_7_4, diffVec_7_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_6 = _T_176 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_6 = _WIRE_19_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_7 = _T_177 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_7 = _WIRE_19_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_3 = add(diffVec_7_6, diffVec_7_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_8 = _T_178 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_8 = _WIRE_19_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_9 = _T_179 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_9 = _WIRE_19_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_4 = add(diffVec_7_8, diffVec_7_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_10 = _T_180 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_10 = _WIRE_19_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_11 = _T_181 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_11 = _WIRE_19_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_5 = add(diffVec_7_10, diffVec_7_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_12 = _T_182 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_12 = _WIRE_19_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_13 = _T_183 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_13 = _WIRE_19_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_6 = add(diffVec_7_12, diffVec_7_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_14 = _T_184 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_14 = _WIRE_19_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_15 = _T_185 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_15 = _WIRE_19_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_7 = add(diffVec_7_14, diffVec_7_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_8 = add(_io_errorCount_7_T, _io_errorCount_7_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_9 = add(_io_errorCount_7_T_2, _io_errorCount_7_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_10 = add(_io_errorCount_7_T_4, _io_errorCount_7_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_11 = add(_io_errorCount_7_T_6, _io_errorCount_7_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_12 = add(_io_errorCount_7_T_8, _io_errorCount_7_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_13 = add(_io_errorCount_7_T_10, _io_errorCount_7_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_14 = add(_io_errorCount_7_T_12, _io_errorCount_7_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_8 = _GEN_56 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_186 = xor(expected_8, io_req_bits_input_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_22 = _T_186 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_187 = bits(_WIRE_22, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_188 = bits(_WIRE_22, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_189 = bits(_WIRE_22, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_190 = bits(_WIRE_22, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_191 = bits(_WIRE_22, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_192 = bits(_WIRE_22, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_193 = bits(_WIRE_22, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_194 = bits(_WIRE_22, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_195 = bits(_WIRE_22, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_196 = bits(_WIRE_22, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_197 = bits(_WIRE_22, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_198 = bits(_WIRE_22, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_199 = bits(_WIRE_22, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_200 = bits(_WIRE_22, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_201 = bits(_WIRE_22, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_202 = bits(_WIRE_22, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_21_0 = _T_187 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_0 = _WIRE_21_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_1 = _T_188 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_1 = _WIRE_21_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T = add(diffVec_8_0, diffVec_8_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_2 = _T_189 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_2 = _WIRE_21_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_3 = _T_190 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_3 = _WIRE_21_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_1 = add(diffVec_8_2, diffVec_8_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_4 = _T_191 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_4 = _WIRE_21_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_5 = _T_192 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_5 = _WIRE_21_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_2 = add(diffVec_8_4, diffVec_8_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_6 = _T_193 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_6 = _WIRE_21_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_7 = _T_194 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_7 = _WIRE_21_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_3 = add(diffVec_8_6, diffVec_8_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_8 = _T_195 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_8 = _WIRE_21_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_9 = _T_196 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_9 = _WIRE_21_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_4 = add(diffVec_8_8, diffVec_8_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_10 = _T_197 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_10 = _WIRE_21_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_11 = _T_198 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_11 = _WIRE_21_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_5 = add(diffVec_8_10, diffVec_8_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_12 = _T_199 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_12 = _WIRE_21_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_13 = _T_200 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_13 = _WIRE_21_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_6 = add(diffVec_8_12, diffVec_8_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_14 = _T_201 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_14 = _WIRE_21_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_15 = _T_202 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_15 = _WIRE_21_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_7 = add(diffVec_8_14, diffVec_8_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_8 = add(_io_errorCount_8_T, _io_errorCount_8_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_9 = add(_io_errorCount_8_T_2, _io_errorCount_8_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_10 = add(_io_errorCount_8_T_4, _io_errorCount_8_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_11 = add(_io_errorCount_8_T_6, _io_errorCount_8_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_12 = add(_io_errorCount_8_T_8, _io_errorCount_8_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_13 = add(_io_errorCount_8_T_10, _io_errorCount_8_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_14 = add(_io_errorCount_8_T_12, _io_errorCount_8_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_9 = _GEN_57 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_203 = xor(expected_9, io_req_bits_input_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_24 = _T_203 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_204 = bits(_WIRE_24, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_205 = bits(_WIRE_24, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_206 = bits(_WIRE_24, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_207 = bits(_WIRE_24, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_208 = bits(_WIRE_24, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_209 = bits(_WIRE_24, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_210 = bits(_WIRE_24, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_211 = bits(_WIRE_24, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_212 = bits(_WIRE_24, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_213 = bits(_WIRE_24, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_214 = bits(_WIRE_24, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_215 = bits(_WIRE_24, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_216 = bits(_WIRE_24, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_217 = bits(_WIRE_24, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_218 = bits(_WIRE_24, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_219 = bits(_WIRE_24, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_23_0 = _T_204 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_0 = _WIRE_23_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_1 = _T_205 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_1 = _WIRE_23_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T = add(diffVec_9_0, diffVec_9_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_2 = _T_206 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_2 = _WIRE_23_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_3 = _T_207 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_3 = _WIRE_23_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_1 = add(diffVec_9_2, diffVec_9_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_4 = _T_208 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_4 = _WIRE_23_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_5 = _T_209 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_5 = _WIRE_23_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_2 = add(diffVec_9_4, diffVec_9_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_6 = _T_210 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_6 = _WIRE_23_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_7 = _T_211 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_7 = _WIRE_23_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_3 = add(diffVec_9_6, diffVec_9_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_8 = _T_212 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_8 = _WIRE_23_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_9 = _T_213 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_9 = _WIRE_23_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_4 = add(diffVec_9_8, diffVec_9_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_10 = _T_214 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_10 = _WIRE_23_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_11 = _T_215 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_11 = _WIRE_23_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_5 = add(diffVec_9_10, diffVec_9_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_12 = _T_216 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_12 = _WIRE_23_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_13 = _T_217 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_13 = _WIRE_23_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_6 = add(diffVec_9_12, diffVec_9_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_14 = _T_218 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_14 = _WIRE_23_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_15 = _T_219 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_15 = _WIRE_23_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_7 = add(diffVec_9_14, diffVec_9_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_8 = add(_io_errorCount_9_T, _io_errorCount_9_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_9 = add(_io_errorCount_9_T_2, _io_errorCount_9_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_10 = add(_io_errorCount_9_T_4, _io_errorCount_9_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_11 = add(_io_errorCount_9_T_6, _io_errorCount_9_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_12 = add(_io_errorCount_9_T_8, _io_errorCount_9_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_13 = add(_io_errorCount_9_T_10, _io_errorCount_9_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_14 = add(_io_errorCount_9_T_12, _io_errorCount_9_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_10 = _GEN_58 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_220 = xor(expected_10, io_req_bits_input_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_26 = _T_220 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_221 = bits(_WIRE_26, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_222 = bits(_WIRE_26, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_223 = bits(_WIRE_26, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_224 = bits(_WIRE_26, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_225 = bits(_WIRE_26, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_226 = bits(_WIRE_26, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_227 = bits(_WIRE_26, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_228 = bits(_WIRE_26, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_229 = bits(_WIRE_26, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_230 = bits(_WIRE_26, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_231 = bits(_WIRE_26, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_232 = bits(_WIRE_26, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_233 = bits(_WIRE_26, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_234 = bits(_WIRE_26, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_235 = bits(_WIRE_26, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_236 = bits(_WIRE_26, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_25_0 = _T_221 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_0 = _WIRE_25_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_1 = _T_222 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_1 = _WIRE_25_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T = add(diffVec_10_0, diffVec_10_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_2 = _T_223 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_2 = _WIRE_25_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_3 = _T_224 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_3 = _WIRE_25_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_1 = add(diffVec_10_2, diffVec_10_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_4 = _T_225 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_4 = _WIRE_25_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_5 = _T_226 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_5 = _WIRE_25_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_2 = add(diffVec_10_4, diffVec_10_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_6 = _T_227 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_6 = _WIRE_25_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_7 = _T_228 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_7 = _WIRE_25_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_3 = add(diffVec_10_6, diffVec_10_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_8 = _T_229 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_8 = _WIRE_25_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_9 = _T_230 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_9 = _WIRE_25_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_4 = add(diffVec_10_8, diffVec_10_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_10 = _T_231 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_10 = _WIRE_25_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_11 = _T_232 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_11 = _WIRE_25_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_5 = add(diffVec_10_10, diffVec_10_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_12 = _T_233 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_12 = _WIRE_25_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_13 = _T_234 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_13 = _WIRE_25_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_6 = add(diffVec_10_12, diffVec_10_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_14 = _T_235 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_14 = _WIRE_25_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_15 = _T_236 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_15 = _WIRE_25_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_7 = add(diffVec_10_14, diffVec_10_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_8 = add(_io_errorCount_10_T, _io_errorCount_10_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_9 = add(_io_errorCount_10_T_2, _io_errorCount_10_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_10 = add(_io_errorCount_10_T_4, _io_errorCount_10_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_11 = add(_io_errorCount_10_T_6, _io_errorCount_10_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_12 = add(_io_errorCount_10_T_8, _io_errorCount_10_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_13 = add(_io_errorCount_10_T_10, _io_errorCount_10_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_14 = add(_io_errorCount_10_T_12, _io_errorCount_10_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_11 = _GEN_59 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_237 = xor(expected_11, io_req_bits_input_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_28 = _T_237 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_238 = bits(_WIRE_28, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_239 = bits(_WIRE_28, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_240 = bits(_WIRE_28, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_241 = bits(_WIRE_28, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_242 = bits(_WIRE_28, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_243 = bits(_WIRE_28, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_244 = bits(_WIRE_28, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_245 = bits(_WIRE_28, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_246 = bits(_WIRE_28, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_247 = bits(_WIRE_28, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_248 = bits(_WIRE_28, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_249 = bits(_WIRE_28, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_250 = bits(_WIRE_28, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_251 = bits(_WIRE_28, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_252 = bits(_WIRE_28, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_253 = bits(_WIRE_28, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_27_0 = _T_238 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_0 = _WIRE_27_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_1 = _T_239 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_1 = _WIRE_27_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T = add(diffVec_11_0, diffVec_11_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_2 = _T_240 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_2 = _WIRE_27_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_3 = _T_241 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_3 = _WIRE_27_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_1 = add(diffVec_11_2, diffVec_11_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_4 = _T_242 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_4 = _WIRE_27_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_5 = _T_243 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_5 = _WIRE_27_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_2 = add(diffVec_11_4, diffVec_11_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_6 = _T_244 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_6 = _WIRE_27_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_7 = _T_245 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_7 = _WIRE_27_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_3 = add(diffVec_11_6, diffVec_11_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_8 = _T_246 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_8 = _WIRE_27_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_9 = _T_247 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_9 = _WIRE_27_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_4 = add(diffVec_11_8, diffVec_11_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_10 = _T_248 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_10 = _WIRE_27_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_11 = _T_249 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_11 = _WIRE_27_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_5 = add(diffVec_11_10, diffVec_11_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_12 = _T_250 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_12 = _WIRE_27_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_13 = _T_251 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_13 = _WIRE_27_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_6 = add(diffVec_11_12, diffVec_11_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_14 = _T_252 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_14 = _WIRE_27_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_15 = _T_253 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_15 = _WIRE_27_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_7 = add(diffVec_11_14, diffVec_11_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_8 = add(_io_errorCount_11_T, _io_errorCount_11_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_9 = add(_io_errorCount_11_T_2, _io_errorCount_11_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_10 = add(_io_errorCount_11_T_4, _io_errorCount_11_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_11 = add(_io_errorCount_11_T_6, _io_errorCount_11_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_12 = add(_io_errorCount_11_T_8, _io_errorCount_11_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_13 = add(_io_errorCount_11_T_10, _io_errorCount_11_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_14 = add(_io_errorCount_11_T_12, _io_errorCount_11_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_12 = _GEN_60 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_254 = xor(expected_12, io_req_bits_input_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_30 = _T_254 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_255 = bits(_WIRE_30, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_256 = bits(_WIRE_30, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_257 = bits(_WIRE_30, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_258 = bits(_WIRE_30, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_259 = bits(_WIRE_30, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_260 = bits(_WIRE_30, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_261 = bits(_WIRE_30, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_262 = bits(_WIRE_30, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_263 = bits(_WIRE_30, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_264 = bits(_WIRE_30, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_265 = bits(_WIRE_30, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_266 = bits(_WIRE_30, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_267 = bits(_WIRE_30, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_268 = bits(_WIRE_30, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_269 = bits(_WIRE_30, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_270 = bits(_WIRE_30, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_29_0 = _T_255 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_0 = _WIRE_29_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_1 = _T_256 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_1 = _WIRE_29_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T = add(diffVec_12_0, diffVec_12_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_2 = _T_257 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_2 = _WIRE_29_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_3 = _T_258 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_3 = _WIRE_29_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_1 = add(diffVec_12_2, diffVec_12_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_4 = _T_259 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_4 = _WIRE_29_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_5 = _T_260 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_5 = _WIRE_29_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_2 = add(diffVec_12_4, diffVec_12_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_6 = _T_261 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_6 = _WIRE_29_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_7 = _T_262 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_7 = _WIRE_29_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_3 = add(diffVec_12_6, diffVec_12_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_8 = _T_263 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_8 = _WIRE_29_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_9 = _T_264 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_9 = _WIRE_29_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_4 = add(diffVec_12_8, diffVec_12_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_10 = _T_265 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_10 = _WIRE_29_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_11 = _T_266 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_11 = _WIRE_29_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_5 = add(diffVec_12_10, diffVec_12_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_12 = _T_267 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_12 = _WIRE_29_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_13 = _T_268 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_13 = _WIRE_29_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_6 = add(diffVec_12_12, diffVec_12_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_14 = _T_269 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_14 = _WIRE_29_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_15 = _T_270 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_15 = _WIRE_29_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_7 = add(diffVec_12_14, diffVec_12_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_8 = add(_io_errorCount_12_T, _io_errorCount_12_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_9 = add(_io_errorCount_12_T_2, _io_errorCount_12_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_10 = add(_io_errorCount_12_T_4, _io_errorCount_12_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_11 = add(_io_errorCount_12_T_6, _io_errorCount_12_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_12 = add(_io_errorCount_12_T_8, _io_errorCount_12_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_13 = add(_io_errorCount_12_T_10, _io_errorCount_12_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_14 = add(_io_errorCount_12_T_12, _io_errorCount_12_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_13 = _GEN_61 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_271 = xor(expected_13, io_req_bits_input_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_32 = _T_271 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_272 = bits(_WIRE_32, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_273 = bits(_WIRE_32, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_274 = bits(_WIRE_32, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_275 = bits(_WIRE_32, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_276 = bits(_WIRE_32, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_277 = bits(_WIRE_32, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_278 = bits(_WIRE_32, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_279 = bits(_WIRE_32, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_280 = bits(_WIRE_32, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_281 = bits(_WIRE_32, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_282 = bits(_WIRE_32, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_283 = bits(_WIRE_32, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_284 = bits(_WIRE_32, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_285 = bits(_WIRE_32, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_286 = bits(_WIRE_32, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_287 = bits(_WIRE_32, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_31_0 = _T_272 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_0 = _WIRE_31_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_1 = _T_273 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_1 = _WIRE_31_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T = add(diffVec_13_0, diffVec_13_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_2 = _T_274 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_2 = _WIRE_31_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_3 = _T_275 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_3 = _WIRE_31_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_1 = add(diffVec_13_2, diffVec_13_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_4 = _T_276 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_4 = _WIRE_31_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_5 = _T_277 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_5 = _WIRE_31_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_2 = add(diffVec_13_4, diffVec_13_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_6 = _T_278 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_6 = _WIRE_31_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_7 = _T_279 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_7 = _WIRE_31_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_3 = add(diffVec_13_6, diffVec_13_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_8 = _T_280 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_8 = _WIRE_31_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_9 = _T_281 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_9 = _WIRE_31_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_4 = add(diffVec_13_8, diffVec_13_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_10 = _T_282 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_10 = _WIRE_31_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_11 = _T_283 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_11 = _WIRE_31_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_5 = add(diffVec_13_10, diffVec_13_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_12 = _T_284 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_12 = _WIRE_31_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_13 = _T_285 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_13 = _WIRE_31_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_6 = add(diffVec_13_12, diffVec_13_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_14 = _T_286 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_14 = _WIRE_31_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_15 = _T_287 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_15 = _WIRE_31_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_7 = add(diffVec_13_14, diffVec_13_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_8 = add(_io_errorCount_13_T, _io_errorCount_13_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_9 = add(_io_errorCount_13_T_2, _io_errorCount_13_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_10 = add(_io_errorCount_13_T_4, _io_errorCount_13_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_11 = add(_io_errorCount_13_T_6, _io_errorCount_13_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_12 = add(_io_errorCount_13_T_8, _io_errorCount_13_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_13 = add(_io_errorCount_13_T_10, _io_errorCount_13_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_14 = add(_io_errorCount_13_T_12, _io_errorCount_13_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_14 = _GEN_62 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_288 = xor(expected_14, io_req_bits_input_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_34 = _T_288 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_289 = bits(_WIRE_34, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_290 = bits(_WIRE_34, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_291 = bits(_WIRE_34, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_292 = bits(_WIRE_34, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_293 = bits(_WIRE_34, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_294 = bits(_WIRE_34, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_295 = bits(_WIRE_34, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_296 = bits(_WIRE_34, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_297 = bits(_WIRE_34, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_298 = bits(_WIRE_34, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_299 = bits(_WIRE_34, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_300 = bits(_WIRE_34, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_301 = bits(_WIRE_34, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_302 = bits(_WIRE_34, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_303 = bits(_WIRE_34, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_304 = bits(_WIRE_34, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_33_0 = _T_289 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_0 = _WIRE_33_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_1 = _T_290 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_1 = _WIRE_33_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T = add(diffVec_14_0, diffVec_14_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_2 = _T_291 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_2 = _WIRE_33_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_3 = _T_292 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_3 = _WIRE_33_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_1 = add(diffVec_14_2, diffVec_14_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_4 = _T_293 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_4 = _WIRE_33_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_5 = _T_294 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_5 = _WIRE_33_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_2 = add(diffVec_14_4, diffVec_14_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_6 = _T_295 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_6 = _WIRE_33_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_7 = _T_296 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_7 = _WIRE_33_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_3 = add(diffVec_14_6, diffVec_14_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_8 = _T_297 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_8 = _WIRE_33_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_9 = _T_298 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_9 = _WIRE_33_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_4 = add(diffVec_14_8, diffVec_14_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_10 = _T_299 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_10 = _WIRE_33_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_11 = _T_300 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_11 = _WIRE_33_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_5 = add(diffVec_14_10, diffVec_14_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_12 = _T_301 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_12 = _WIRE_33_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_13 = _T_302 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_13 = _WIRE_33_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_6 = add(diffVec_14_12, diffVec_14_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_14 = _T_303 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_14 = _WIRE_33_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_15 = _T_304 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_15 = _WIRE_33_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_7 = add(diffVec_14_14, diffVec_14_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_8 = add(_io_errorCount_14_T, _io_errorCount_14_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_9 = add(_io_errorCount_14_T_2, _io_errorCount_14_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_10 = add(_io_errorCount_14_T_4, _io_errorCount_14_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_11 = add(_io_errorCount_14_T_6, _io_errorCount_14_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_12 = add(_io_errorCount_14_T_8, _io_errorCount_14_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_13 = add(_io_errorCount_14_T_10, _io_errorCount_14_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_14 = add(_io_errorCount_14_T_12, _io_errorCount_14_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_15 = _GEN_63 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_305 = xor(expected_15, io_req_bits_input_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_36 = _T_305 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_306 = bits(_WIRE_36, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_307 = bits(_WIRE_36, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_308 = bits(_WIRE_36, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_309 = bits(_WIRE_36, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_310 = bits(_WIRE_36, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_311 = bits(_WIRE_36, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_312 = bits(_WIRE_36, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_313 = bits(_WIRE_36, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_314 = bits(_WIRE_36, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_315 = bits(_WIRE_36, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_316 = bits(_WIRE_36, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_317 = bits(_WIRE_36, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_318 = bits(_WIRE_36, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_319 = bits(_WIRE_36, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_320 = bits(_WIRE_36, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_321 = bits(_WIRE_36, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_35_0 = _T_306 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_0 = _WIRE_35_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_1 = _T_307 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_1 = _WIRE_35_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T = add(diffVec_15_0, diffVec_15_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_2 = _T_308 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_2 = _WIRE_35_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_3 = _T_309 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_3 = _WIRE_35_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_1 = add(diffVec_15_2, diffVec_15_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_4 = _T_310 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_4 = _WIRE_35_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_5 = _T_311 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_5 = _WIRE_35_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_2 = add(diffVec_15_4, diffVec_15_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_6 = _T_312 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_6 = _WIRE_35_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_7 = _T_313 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_7 = _WIRE_35_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_3 = add(diffVec_15_6, diffVec_15_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_8 = _T_314 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_8 = _WIRE_35_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_9 = _T_315 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_9 = _WIRE_35_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_4 = add(diffVec_15_8, diffVec_15_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_10 = _T_316 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_10 = _WIRE_35_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_11 = _T_317 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_11 = _WIRE_35_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_5 = add(diffVec_15_10, diffVec_15_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_12 = _T_318 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_12 = _WIRE_35_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_13 = _T_319 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_13 = _WIRE_35_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_6 = add(diffVec_15_12, diffVec_15_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_14 = _T_320 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_14 = _WIRE_35_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_15 = _T_321 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_15 = _WIRE_35_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_7 = add(diffVec_15_14, diffVec_15_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_8 = add(_io_errorCount_15_T, _io_errorCount_15_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_9 = add(_io_errorCount_15_T_2, _io_errorCount_15_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_10 = add(_io_errorCount_15_T_4, _io_errorCount_15_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_11 = add(_io_errorCount_15_T_6, _io_errorCount_15_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_12 = add(_io_errorCount_15_T_8, _io_errorCount_15_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_13 = add(_io_errorCount_15_T_10, _io_errorCount_15_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_14 = add(_io_errorCount_15_T_12, _io_errorCount_15_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE__0 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__1 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__2 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__3 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__4 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__5 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__6 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__7 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__8 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__9 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__10 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__11 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__12 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__13 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__14 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__15 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    io_errorCount_0 <= _io_errorCount_0_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_1 <= _io_errorCount_1_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_2 <= _io_errorCount_2_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_3 <= _io_errorCount_3_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_4 <= _io_errorCount_4_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_5 <= _io_errorCount_5_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_6 <= _io_errorCount_6_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_7 <= _io_errorCount_7_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_8 <= _io_errorCount_8_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_9 <= _io_errorCount_9_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_10 <= _io_errorCount_10_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_11 <= _io_errorCount_11_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_12 <= _io_errorCount_12_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_13 <= _io_errorCount_13_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_14 <= _io_errorCount_14_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_15 <= _io_errorCount_15_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    lfsr.clock <= clock
    lfsr.reset <= reset
    lfsr.io_data_in_0 <= _WIRE__0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_1 <= _WIRE__1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_2 <= _WIRE__2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_3 <= _WIRE__3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_4 <= _WIRE__4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_5 <= _WIRE__5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_6 <= _WIRE__6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_7 <= _WIRE__7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_8 <= _WIRE__8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_9 <= _WIRE__9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_10 <= _WIRE__10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_11 <= _WIRE__11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_12 <= _WIRE__12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_13 <= _WIRE__13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_14 <= _WIRE__14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_15 <= _WIRE__15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_valid <= _lfsr_io_valid_T_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 27:17]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_2), _T_5), _T_6), UInt<1>("h1")), "Assertion failed: Cannot do error count with sideband clock pattern\n    at ErrorCounter.scala:41 assert(!io.req.valid, \"Cannot do error count with sideband clock pattern\")\n") : printf @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    assert(clock, _T_3, and(and(and(UInt<1>("h1"), _T_2), _T_5), UInt<1>("h1")), "") : assert @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]

  module PatternReader : @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 9:7]
    input io_request_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_request_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_request_bits_patternCountMax : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_complete : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_inProgress : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_0 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_1 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_2 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_3 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_4 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_5 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_6 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_7 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_8 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_9 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_10 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_11 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_12 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_13 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_14 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_15 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_sbRxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_sbRxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_sbRxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_mbRxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]

    inst errorCounter of ErrorCounter @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 47:36]
    reg readInProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 33:39]
    reg patternDetectedCount : UInt<11>, clock with :
      reset => (UInt<1>("h0"), patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 34:45]
    node _io_resp_complete_T = geq(patternDetectedCount, io_request_bits_patternCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 36:44]
    node _T = eq(readInProgress, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 38:28]
    node _T_1 = and(io_request_valid, _T) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 38:25]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), readInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 38:45 39:20 33:39]
    reg errorCount_0 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_1 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_2 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_3 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_4 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_5 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_6 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_7 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_8 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_9 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_10 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_11 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_12 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_13 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_14 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_15 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    node _errorCount_0_T = add(errorCount_0, errorCounter.io_errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_0_T_1 = tail(_errorCount_0_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_1_T = add(errorCount_1, errorCounter.io_errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_1_T_1 = tail(_errorCount_1_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_2_T = add(errorCount_2, errorCounter.io_errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_2_T_1 = tail(_errorCount_2_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_3_T = add(errorCount_3, errorCounter.io_errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_3_T_1 = tail(_errorCount_3_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_4_T = add(errorCount_4, errorCounter.io_errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_4_T_1 = tail(_errorCount_4_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_5_T = add(errorCount_5, errorCounter.io_errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_5_T_1 = tail(_errorCount_5_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_6_T = add(errorCount_6, errorCounter.io_errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_6_T_1 = tail(_errorCount_6_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_7_T = add(errorCount_7, errorCounter.io_errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_7_T_1 = tail(_errorCount_7_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_8_T = add(errorCount_8, errorCounter.io_errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_8_T_1 = tail(_errorCount_8_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_9_T = add(errorCount_9, errorCounter.io_errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_9_T_1 = tail(_errorCount_9_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_10_T = add(errorCount_10, errorCounter.io_errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_10_T_1 = tail(_errorCount_10_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_11_T = add(errorCount_11, errorCounter.io_errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_11_T_1 = tail(_errorCount_11_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_12_T = add(errorCount_12, errorCounter.io_errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_12_T_1 = tail(_errorCount_12_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_13_T = add(errorCount_13, errorCounter.io_errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_13_T_1 = tail(_errorCount_13_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_14_T = add(errorCount_14, errorCounter.io_errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_14_T_1 = tail(_errorCount_14_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_15_T = add(errorCount_15, errorCounter.io_errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_15_T_1 = tail(_errorCount_15_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _GEN_1 = mux(errorCounter.io_req_valid, _errorCount_0_T_1, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_2 = mux(errorCounter.io_req_valid, _errorCount_1_T_1, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_3 = mux(errorCounter.io_req_valid, _errorCount_2_T_1, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_4 = mux(errorCounter.io_req_valid, _errorCount_3_T_1, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_5 = mux(errorCounter.io_req_valid, _errorCount_4_T_1, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_6 = mux(errorCounter.io_req_valid, _errorCount_5_T_1, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_7 = mux(errorCounter.io_req_valid, _errorCount_6_T_1, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_8 = mux(errorCounter.io_req_valid, _errorCount_7_T_1, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_9 = mux(errorCounter.io_req_valid, _errorCount_8_T_1, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_10 = mux(errorCounter.io_req_valid, _errorCount_9_T_1, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_11 = mux(errorCounter.io_req_valid, _errorCount_10_T_1, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_12 = mux(errorCounter.io_req_valid, _errorCount_11_T_1, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_13 = mux(errorCounter.io_req_valid, _errorCount_12_T_1, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_14 = mux(errorCounter.io_req_valid, _errorCount_13_T_1, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_15 = mux(errorCounter.io_req_valid, _errorCount_14_T_1, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_16 = mux(errorCounter.io_req_valid, _errorCount_15_T_1, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_17 = mux(readInProgress, _GEN_1, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_18 = mux(readInProgress, _GEN_2, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_19 = mux(readInProgress, _GEN_3, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_20 = mux(readInProgress, _GEN_4, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_21 = mux(readInProgress, _GEN_5, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_22 = mux(readInProgress, _GEN_6, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_23 = mux(readInProgress, _GEN_7, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_24 = mux(readInProgress, _GEN_8, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_25 = mux(readInProgress, _GEN_9, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_26 = mux(readInProgress, _GEN_10, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_27 = mux(readInProgress, _GEN_11, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_28 = mux(readInProgress, _GEN_12, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_29 = mux(readInProgress, _GEN_13, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_30 = mux(readInProgress, _GEN_14, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_31 = mux(readInProgress, _GEN_15, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_32 = mux(readInProgress, _GEN_16, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node sideband = eq(io_request_bits_pattern, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 62:42]
    node _T_2 = and(io_sbRxData_ready, io_sbRxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node patternToDetect = UInt<128>("haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 67:{39,39}]
    node _T_3 = eq(io_sbRxData_bits, patternToDetect) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 74:31]
    node _patternDetectedCount_T = add(patternDetectedCount, UInt<8>("h80")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 75:56]
    node _patternDetectedCount_T_1 = tail(_patternDetectedCount_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 75:56]
    node _GEN_33 = mux(_T_3, _patternDetectedCount_T_1, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 74:52 75:32 34:45]
    node _GEN_34 = mux(_T_2, _GEN_33, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 66:30 34:45]
    node _T_4 = and(io_mbRxData_ready, io_mbRxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _patternDetectedCount_T_2 = add(patternDetectedCount, UInt<9>("h100")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 84:54]
    node _patternDetectedCount_T_3 = tail(_patternDetectedCount_T_2, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 84:54]
    node _GEN_35 = validif(_T_4, io_mbRxData_bits_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_36 = validif(_T_4, io_mbRxData_bits_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_37 = validif(_T_4, io_mbRxData_bits_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_38 = validif(_T_4, io_mbRxData_bits_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_39 = validif(_T_4, io_mbRxData_bits_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_40 = validif(_T_4, io_mbRxData_bits_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_41 = validif(_T_4, io_mbRxData_bits_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_42 = validif(_T_4, io_mbRxData_bits_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_43 = validif(_T_4, io_mbRxData_bits_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_44 = validif(_T_4, io_mbRxData_bits_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_45 = validif(_T_4, io_mbRxData_bits_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_46 = validif(_T_4, io_mbRxData_bits_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_47 = validif(_T_4, io_mbRxData_bits_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_48 = validif(_T_4, io_mbRxData_bits_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_49 = validif(_T_4, io_mbRxData_bits_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_50 = validif(_T_4, io_mbRxData_bits_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_51 = validif(_T_4, io_request_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 82:42]
    node _GEN_52 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 50:29 80:30 83:35]
    node _GEN_53 = mux(_T_4, _patternDetectedCount_T_3, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 84:30 34:45]
    node _GEN_54 = mux(sideband, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20 65:25 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_55 = mux(sideband, _GEN_34, _GEN_53) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_56 = mux(sideband, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20 src/main/scala/chisel3/util/Decoupled.scala 83:20 generators/uciedigital/src/main/scala/logphy/PatternReader.scala 79:25]
    node _GEN_57 = validif(eq(sideband, UInt<1>("h0")), _GEN_35) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_58 = validif(eq(sideband, UInt<1>("h0")), _GEN_36) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_59 = validif(eq(sideband, UInt<1>("h0")), _GEN_37) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_60 = validif(eq(sideband, UInt<1>("h0")), _GEN_38) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_61 = validif(eq(sideband, UInt<1>("h0")), _GEN_39) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_62 = validif(eq(sideband, UInt<1>("h0")), _GEN_40) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_63 = validif(eq(sideband, UInt<1>("h0")), _GEN_41) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_64 = validif(eq(sideband, UInt<1>("h0")), _GEN_42) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_65 = validif(eq(sideband, UInt<1>("h0")), _GEN_43) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_66 = validif(eq(sideband, UInt<1>("h0")), _GEN_44) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_67 = validif(eq(sideband, UInt<1>("h0")), _GEN_45) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_68 = validif(eq(sideband, UInt<1>("h0")), _GEN_46) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_69 = validif(eq(sideband, UInt<1>("h0")), _GEN_47) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_70 = validif(eq(sideband, UInt<1>("h0")), _GEN_48) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_71 = validif(eq(sideband, UInt<1>("h0")), _GEN_49) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_72 = validif(eq(sideband, UInt<1>("h0")), _GEN_50) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_73 = validif(eq(sideband, UInt<1>("h0")), _GEN_51) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_74 = mux(sideband, UInt<1>("h0"), _GEN_52) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20 50:29]
    node _GEN_75 = mux(readInProgress, _GEN_54, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_76 = mux(readInProgress, _GEN_55, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 34:45]
    node _GEN_77 = mux(readInProgress, _GEN_56, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_78 = validif(readInProgress, _GEN_57) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_79 = validif(readInProgress, _GEN_58) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_80 = validif(readInProgress, _GEN_59) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_81 = validif(readInProgress, _GEN_60) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_82 = validif(readInProgress, _GEN_61) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_83 = validif(readInProgress, _GEN_62) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_84 = validif(readInProgress, _GEN_63) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_85 = validif(readInProgress, _GEN_64) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_86 = validif(readInProgress, _GEN_65) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_87 = validif(readInProgress, _GEN_66) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_88 = validif(readInProgress, _GEN_67) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_89 = validif(readInProgress, _GEN_68) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_90 = validif(readInProgress, _GEN_69) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_91 = validif(readInProgress, _GEN_70) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_92 = validif(readInProgress, _GEN_71) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_93 = validif(readInProgress, _GEN_72) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_94 = validif(readInProgress, _GEN_73) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_95 = mux(readInProgress, _GEN_74, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 50:29]
    node _errorCount_WIRE_0 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_1 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_2 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_3 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_4 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_5 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_6 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_7 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_8 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_9 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_10 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_11 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_12 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_13 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_14 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_15 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    io_resp_complete <= _io_resp_complete_T @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 36:20]
    io_resp_inProgress <= readInProgress @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 35:22]
    io_resp_errorCount_0 <= errorCount_0 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_1 <= errorCount_1 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_2 <= errorCount_2 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_3 <= errorCount_3 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_4 <= errorCount_4 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_5 <= errorCount_5 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_6 <= errorCount_6 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_7 <= errorCount_7 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_8 <= errorCount_8 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_9 <= errorCount_9 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_10 <= errorCount_10 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_11 <= errorCount_11 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_12 <= errorCount_12 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_13 <= errorCount_13 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_14 <= errorCount_14 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_15 <= errorCount_15 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_sbRxData_ready <= _GEN_75
    io_mbRxData_ready <= _GEN_77
    readInProgress <= mux(reset, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 33:{39,39}]
    patternDetectedCount <= mux(reset, UInt<11>("h0"), _GEN_76) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 34:{45,45}]
    errorCount_0 <= mux(reset, _errorCount_WIRE_0, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_1 <= mux(reset, _errorCount_WIRE_1, _GEN_18) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_2 <= mux(reset, _errorCount_WIRE_2, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_3 <= mux(reset, _errorCount_WIRE_3, _GEN_20) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_4 <= mux(reset, _errorCount_WIRE_4, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_5 <= mux(reset, _errorCount_WIRE_5, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_6 <= mux(reset, _errorCount_WIRE_6, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_7 <= mux(reset, _errorCount_WIRE_7, _GEN_24) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_8 <= mux(reset, _errorCount_WIRE_8, _GEN_25) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_9 <= mux(reset, _errorCount_WIRE_9, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_10 <= mux(reset, _errorCount_WIRE_10, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_11 <= mux(reset, _errorCount_WIRE_11, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_12 <= mux(reset, _errorCount_WIRE_12, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_13 <= mux(reset, _errorCount_WIRE_13, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_14 <= mux(reset, _errorCount_WIRE_14, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_15 <= mux(reset, _errorCount_WIRE_15, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCounter.clock <= clock
    errorCounter.reset <= reset
    errorCounter.io_req_valid <= _GEN_95
    errorCounter.io_req_bits_pattern <= _GEN_94
    errorCounter.io_req_bits_input_0 <= _GEN_78
    errorCounter.io_req_bits_input_1 <= _GEN_79
    errorCounter.io_req_bits_input_2 <= _GEN_80
    errorCounter.io_req_bits_input_3 <= _GEN_81
    errorCounter.io_req_bits_input_4 <= _GEN_82
    errorCounter.io_req_bits_input_5 <= _GEN_83
    errorCounter.io_req_bits_input_6 <= _GEN_84
    errorCounter.io_req_bits_input_7 <= _GEN_85
    errorCounter.io_req_bits_input_8 <= _GEN_86
    errorCounter.io_req_bits_input_9 <= _GEN_87
    errorCounter.io_req_bits_input_10 <= _GEN_88
    errorCounter.io_req_bits_input_11 <= _GEN_89
    errorCounter.io_req_bits_input_12 <= _GEN_90
    errorCounter.io_req_bits_input_13 <= _GEN_91
    errorCounter.io_req_bits_input_14 <= _GEN_92
    errorCounter.io_req_bits_input_15 <= _GEN_93
