Synthesis report
Wed Apr  8 03:02:09 2020
Quartus Prime Version 19.1.0 Build 240 03/26/2019 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis IP Cores Summary
  6. Synthesis Partition Summary
  7. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
  8. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
  9. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 10. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 11. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 12. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 13. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 14. Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 15. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 16. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 17. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 18. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 19. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 20. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 21. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 22. Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 23. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 24. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 25. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 26. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 27. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 28. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 29. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 30. Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 31. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 32. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 33. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 34. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 35. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 36. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 37. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 38. Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1
 39. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component
 40. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component
 41. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component
 42. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component
 43. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component
 44. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component
 45. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component
 46. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component
 47. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component
 48. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component
 49. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component
 50. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component
 51. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component
 52. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component
 53. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component
 54. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component
 55. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component
 56. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component
 57. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component
 58. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component
 59. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component
 60. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component
 61. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component
 62. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component
 63. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component
 64. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component
 65. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component
 66. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component
 67. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component
 68. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component
 69. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component
 70. Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component
 71. Partition "root_partition" Resource Utilization by Entity
 72. Registers Removed During Synthesis
 73. General Register Statistics for Partition "root_partition"
 74. Inverted Register Statistics
 75. Multiplexer Restructuring Statistics (Restructuring Performed)
 76. Post-Synthesis Netlist Statistics for Partition "root_partition"
 77. Synthesis Resource Usage Summary for Partition "root_partition"
 78. Synthesis RAM Summary for Partition "root_partition"
 79. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Wed Apr  8 03:02:09 2020 ;
; Revision Name         ; s2_pipe                               ;
; Top-level Entity Name ; s2_pipe                               ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX085YF672E5G    ;                    ;
; Top-level entity name                                                           ; s2_pipe            ; s2_pipe            ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Enable Design Assistant in the compilation flow                                 ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; Design Assistant limit on reported violations per rule                          ; 500                ; 500                ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 15                 ; 15                 ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 2      ;
; Maximum used               ; 2      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------+
; File Name with User-Entered Path                                                                        ; File Type                    ; File Name with Absolute Path                                                                                         ; Library       ; MD5                              ;
+---------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------+
; ../../packages/var_defs_pkg.vhd                                                                         ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/packages/var_defs_pkg.vhd                                                       ;               ; c255046c0c81f3c896bbb0882593db18 ;
; ../../packages/util_pkg.vhd                                                                             ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/packages/util_pkg.vhd                                                           ;               ; b891324ced6ce7a69387b319e1a090d0 ;
; ../../packages/sig_defs_pkg.vhd                                                                         ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/packages/sig_defs_pkg.vhd                                                       ;               ; a521658d8deaddb06b995a147aa3bd2a ;
; s2_sub_pipe/s2_sub_pipe.vhd                                                                             ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/s2_sub_pipe.vhd                                     ;               ; 301faa063c93410867783791d3c4fe93 ;
; s2_sub_pipe/ram.ip                                                                                      ; User File                    ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram.ip                                              ;               ; e5c4e20feda7eef440dd6ee13a6b39bf ;
; s2_sub_pipe/ram/ram_2port_191/synth/ram_ram_2port_191_cg5iama.v                                         ; User Verilog HDL File        ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/ram_2port_191/synth/ram_ram_2port_191_cg5iama.v ; ram_2port_191 ; a8d945c12cb485b4aee9fb42441747c8 ;
; s2_sub_pipe/ram/synth/ram.vhd                                                                           ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/synth/ram.vhd                                   ; ram           ; 69ccba4f9cbcc7db16d507dff3e2ddf3 ;
; s2_ram_tb.vhd                                                                                           ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_ram_tb.vhd                                                   ;               ; 7be50c4e5743e5500e4573b71665e5c4 ;
; s2_pipe.vhd                                                                                             ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_pipe.vhd                                                     ;               ; 3b61c911f6ce2fe6257b1bfb20ddf7d8 ;
; s2_pipe_tb.vhd                                                                                          ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_pipe_tb.vhd                                                  ;               ; 36612b0f55ade696447914ca2c8432ce ;
; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/altera_syncram.tdf                                ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/altera_syncram.tdf                                             ; ram_2port_191 ; 61f9d27554da817eb2c942850ebbc656 ;
; cbx.lst                                                                                                 ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/cbx.lst                                                        ;               ; 74d482bfa5a16b8df1f0472f19729291 ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/tmp-clearbox/s2_pipe/10680/altera_syncram_cgo2.tdf ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/tmp-clearbox/s2_pipe/10680/altera_syncram_cgo2.tdf              ;               ; 31663da3386a4c8b255210528f9dd648 ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/tmp-clearbox/s2_pipe/10680/altsyncram_nl84.tdf     ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/tmp-clearbox/s2_pipe/10680/altsyncram_nl84.tdf                  ;               ; 574ed6cb1e50a73569f78e8fe37375c6 ;
+---------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                       ;
+-------------------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------+
; Vendor            ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File    ;
+-------------------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------+
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0 ; s2_sub_pipe/ram.ip ;
; Intel Corporation ; ram_2port    ; 19.1    ; N/A          ; N/A          ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0 ; s2_sub_pipe/ram.ip ;
+-------------------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                           ;
+------------------------------------------------------------+----------------------+------------------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                        ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                        ;
; NUMWORDS_A                                                 ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                                                 ; 16                   ; Signed Integer                                 ;
; OPERATION_MODE                                             ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_REG_A                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                        ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; Untyped                                        ;
; RDADDRESS_CLR_A                                            ; NONE                 ; Untyped                                        ;
; RDADDRESS_CLR_B                                            ; NONE                 ; Untyped                                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; WIDTH_A                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_B                                                    ; 64                   ; Signed Integer                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                        ;
; WIDTHAD_A                                                  ; 4                    ; Signed Integer                                 ;
; WIDTHAD_B                                                  ; 4                    ; Signed Integer                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_cgo2  ; Untyped                                        ;
+------------------------------------------------------------+----------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------+---------------------------+---------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                              ; Entity Name               ; Library Name  ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------+---------------------------+---------------+
; |                                         ; 1410 (1)            ; 4589 (1)                  ; 32768             ; 0          ; 0    ; 0            ; 0 (0)  ; |                                                                                                                ; s2_pipe                   ; altera_work   ;
;    |\s2_sub_pipe_inst:0:s2_sub_pipe_inst| ; 352 (352)           ; 1147 (1147)               ; 8192              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst                                                                             ; s2_sub_pipe               ; altera_work   ;
;       |\s_ram:0:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:1:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:2:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:3:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:4:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:5:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:6:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:7:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;    |\s2_sub_pipe_inst:1:s2_sub_pipe_inst| ; 352 (352)           ; 1147 (1147)               ; 8192              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst                                                                             ; s2_sub_pipe               ; altera_work   ;
;       |\s_ram:0:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:1:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:2:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:3:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:4:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:5:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:6:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:7:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;    |\s2_sub_pipe_inst:2:s2_sub_pipe_inst| ; 352 (352)           ; 1147 (1147)               ; 8192              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst                                                                             ; s2_sub_pipe               ; altera_work   ;
;       |\s_ram:0:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:1:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:2:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:3:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:4:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:5:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:6:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:7:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;    |\s2_sub_pipe_inst:3:s2_sub_pipe_inst| ; 353 (353)           ; 1147 (1147)               ; 8192              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst                                                                             ; s2_sub_pipe               ; altera_work   ;
;       |\s_ram:0:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:1:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:2:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:3:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:4:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:5:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:6:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
;       |\s_ram:7:u0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0                                                                 ; ram                       ; ram           ;
;          |ram_2port_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0                                                     ; ram_ram_2port_191_cg5iama ; ram_2port_191 ;
;             |altera_syncram_component|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component                            ; altera_syncram            ; ram_2port_191 ;
;                |auto_generated|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated             ; altera_syncram_cgo2       ; ram_2port_191 ;
;                   |altsyncram1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; 0 (0)  ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1 ; altsyncram_nl84           ; altera_work   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------+---------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                         ;
+----------------------------------------------------------------+----------------------------------------------------------------------------+
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s3_busy_o~reg0            ; Lost fanout                                                                ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s3_busy_o~reg0            ; Lost fanout                                                                ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s3_busy_o~reg0            ; Lost fanout                                                                ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s3_busy_o~reg0            ; Lost fanout                                                                ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[1..7] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_sub_pipe_wren_b_i[0..7] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][0] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][1] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][2] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][3] ; Merged with \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[1..7] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_sub_pipe_wren_b_i[0..7] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][0] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][1] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][2] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][3] ; Merged with \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[1..7] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_sub_pipe_wren_b_i[0..7] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][0] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][1] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][2] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][3] ; Merged with \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[1..7] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_sub_pipe_wren_b_i[0..7] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_sub_pipe_wren_a_i[0]    ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][0] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][0] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][1] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][2] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[1][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[2][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[3][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[4][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[5][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[6][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[7][3] ; Merged with \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|ram_counter[3]            ; Stuck at GND due to stuck port data_in                                     ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|ram_counter[3]            ; Stuck at GND due to stuck port data_in                                     ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|ram_counter[3]            ; Stuck at GND due to stuck port data_in                                     ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|ram_counter[3]            ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 180                        ;                                                                            ;
+----------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 4589        ;
; Number of registers using Synchronous Clear  ; 24          ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 4412        ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ; 2       ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ; 2       ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ; 2       ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][3] ; 2       ;
; Total number of inverted registers = 4                         ;         ;
+----------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s_addr_port_arr_b_i[0][2]  ;
; 16:1               ; 64 bits   ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|s2_sub_pipeO.s2_data_o[7]  ;
; 16:1               ; 64 bits   ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|s2_sub_pipeO.s2_data_o[28] ;
; 16:1               ; 64 bits   ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|s2_sub_pipeO.s2_data_o[62] ;
; 16:1               ; 64 bits   ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|s2_sub_pipeO.s2_data_o[55] ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|ram_counter[3]             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|ram_counter[2]             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|ram_counter[2]             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|ram_counter[3]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|Mux_34~0                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|Mux_34~0                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|Mux_34~0                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|Mux_34~0                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 4362                                    ;
; twentynm_ff            ; 4589                                    ;
;     ENA                ; 4392                                    ;
;     ENA SCLR           ; 20                                      ;
;     SCLR               ; 4                                       ;
;     plain              ; 173                                     ;
; twentynm_lcell_comb    ; 1410                                    ;
;     extend             ; 3                                       ;
;         7 data inputs  ; 3                                       ;
;     normal             ; 1407                                    ;
;         1 data inputs  ; 4                                       ;
;         2 data inputs  ; 44                                      ;
;         3 data inputs  ; 297                                     ;
;         4 data inputs  ; 132                                     ;
;         5 data inputs  ; 188                                     ;
;         6 data inputs  ; 742                                     ;
; twentynm_ram_block     ; 2048                                    ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 4.00                                    ;
; Average LUT depth      ; 0.64                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 2703              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 1410              ;
;     -- 7 input functions                    ; 3                 ;
;     -- 6 input functions                    ; 742               ;
;     -- 5 input functions                    ; 188               ;
;     -- 4 input functions                    ; 132               ;
;     -- <=3 input functions                  ; 345               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 4589              ;
;                                             ;                   ;
; I/O pins                                    ; 4362              ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk_i             ;
; Maximum fan-out                             ; 6637              ;
; Total fan-out                               ; 47423             ;
; Average fan-out                             ; 3.82              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                        ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+------+
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:0:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:1:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:2:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:0:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:1:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:2:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:3:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:4:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:5:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:6:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
; \s2_sub_pipe_inst:3:s2_sub_pipe_inst|\s_ram:7:u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ; M20K block ; True Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 19.1.0 Build 240 03/26/2019 SJ Pro Edition
    Info: Processing started: Wed Apr  8 03:01:31 2020
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off s2_pipe -c s2_pipe
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "s2_pipe"
Info: Revision = "s2_pipe"
Info: Analyzing source files
Warning (17553): VHDL warning at s2_pipe_tb.vhd(43): overwriting existing secondary unit main File: C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_pipe_tb.vhd Line: 43
Info: Elaborating from top-level entity "s2_pipe"
Info (18235): Library search order is as follows: "ram_2port_191; ram". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (19337): VHDL info at s2_pipe.vhd(39): executing entity "s2_pipe" with architecture "main" File: C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_pipe.vhd Line: 39
Info (19337): VHDL info at s2_sub_pipe.vhd(43): executing entity "s2_sub_pipe" with architecture "main" File: C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/s2_sub_pipe.vhd Line: 43
Info (19337): VHDL info at ram.vhd(10): executing entity "ram" with architecture "rtl" File: C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/synth/ram.vhd Line: 10
Info (17560): VHDL info at ram.vhd(60): going to verilog side to elaborate module ram_ram_2port_191_cg5iama_cmp File: C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/synth/ram.vhd Line: 60
Info (17561): VHDL info at ram.vhd(60): back to vhdl to continue elaboration File: C:/Users/natha/Desktop/mid_cru_proto/modules/s2_pipe/s2_sub_pipe/ram/synth/ram.vhd Line: 60
Info: Found 8 design entities
Info: There are 165 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 11924 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4101 input pins
    Info (21059): Implemented 261 output pins
    Info (21061): Implemented 5514 logic cells
    Info (21064): Implemented 2048 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5373 megabytes
    Info: Processing ended: Wed Apr  8 03:02:09 2020
    Info: Elapsed time: 00:00:38


