Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr  6 19:18:29 2023
| Host         : LAPTOP-7D1D3GGC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2082 |         1745 |
| No           | No                    | Yes                    |             528 |          231 |
| No           | Yes                   | No                     |             994 |          419 |
| Yes          | No                    | No                     |              40 |           39 |
| Yes          | No                    | Yes                    |             102 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------+------------------------+------------------+----------------+--------------+
|              Clock Signal             |     Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+----------------------+------------------------+------------------+----------------+--------------+
|                                       |                      | reg1/t_instr_reg[0]_0  |                1 |              1 |         1.00 |
|  U_detector/t_ID_EX_flush_reg/G0      |                      |                        |                1 |              1 |         1.00 |
|  reg1/t_instr_reg[4]_2                |                      | reg1/t_instr_reg[0]_0  |                1 |              1 |         1.00 |
| ~reg1/t_instr_reg[0]_0                |                      |                        |                1 |              1 |         1.00 |
|  u_seg7x16/seg7_clk                   |                      | U_RF/rstn              |                1 |              3 |         3.00 |
|  reg3/rstn_0[0]                       |                      |                        |                3 |              8 |         2.67 |
|  reg3/rstn_1[0]                       |                      |                        |                5 |              8 |         1.60 |
|  reg3/rstn_2[0]                       |                      |                        |                4 |              8 |         2.00 |
|  reg3/t_instr_reg[14]_rep__8_12[0]    |                      |                        |                6 |              8 |         1.33 |
|  reg3/t_instr_reg[14]_rep__8_11[0]    |                      |                        |                5 |              8 |         1.60 |
|  reg3/t_instr_reg[14]_rep__9_14[0]    |                      |                        |                4 |              8 |         2.00 |
|  reg3/t_instr_reg[14]_rep__9_18[0]    |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[14]_rep__9_20[0]    |                      |                        |                5 |              8 |         1.60 |
|  reg3/t_instr_reg[14]_rep__9_19[0]    |                      |                        |                4 |              8 |         2.00 |
|  reg3/t_instr_reg[14]_rep__9_17[0]    |                      |                        |                2 |              8 |         4.00 |
|  reg3/t_instr_reg[14]_rep__9_16[0]    |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[14]_rep__9_15[0]    |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[14]_rep__9_21[0]    |                      |                        |                6 |              8 |         1.33 |
|  reg3/t_instr_reg[14]_rep__9_22[0]    |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_MemWrite_reg_4[0]             |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_MemWrite_reg_3[0]             |                      |                        |                2 |              8 |         4.00 |
|  reg3/t_alu_result_reg[1]_rep__1_0[0] |                      |                        |                6 |              8 |         1.33 |
|  reg3/t_alu_result_reg[1]_rep__1_1[0] |                      |                        |                5 |              8 |         1.60 |
|  reg3/t_instr_reg[12]_3[0]            |                      |                        |                6 |              8 |         1.33 |
|  reg3/t_instr_reg[13]_34[0]           |                      |                        |                5 |              8 |         1.60 |
|  reg3/t_instr_reg[13]_36[0]           |                      |                        |                2 |              8 |         4.00 |
|  reg3/t_instr_reg[13]_38[0]           |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[13]_39[0]           |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[13]_30[0]           |                      |                        |                4 |              8 |         2.00 |
|  reg3/t_instr_reg[13]_31[0]           |                      |                        |                2 |              8 |         4.00 |
|  reg3/t_instr_reg[13]_32[0]           |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[13]_33[0]           |                      |                        |                7 |              8 |         1.14 |
|  reg3/t_instr_reg[13]_35[0]           |                      |                        |                3 |              8 |         2.67 |
|  reg3/t_instr_reg[13]_37[0]           |                      |                        |                7 |              8 |         1.14 |
|  reg3/t_instr_reg[13]_41[0]           |                      |                        |                4 |              8 |         2.00 |
|  reg3/t_instr_reg[13]_40[0]           |                      |                        |                3 |              8 |         2.67 |
|  reg3/rstn[0]                         |                      |                        |                6 |              8 |         1.33 |
|  n_0_16592_BUFG                       | ram_data[7]_i_1_n_1  |                        |                8 |              8 |         1.00 |
|  n_0_16592_BUFG                       | reg_data             | U_RF/rstn              |                4 |              8 |         2.00 |
|  n_0_16592_BUFG                       | U_detector/E[0]      | U_RF/rstn              |                4 |             12 |         3.00 |
|  n_0_16592_BUFG                       | ram_data             | U_RF/rstn              |                7 |             26 |         3.71 |
|  EX_MEM_MemRead_BUFG                  |                      |                        |               23 |             32 |         1.39 |
|  n_0_16592_BUFG                       | reg_data[31]_i_1_n_1 |                        |               31 |             32 |         1.03 |
|  clk_IBUF_BUFG                        |                      | U_RF/rstn              |               12 |             50 |         4.17 |
|  n_0_16592_BUFG                       | U_detector/rstn      | U_detector/IF_ID_flush |               20 |             56 |         2.80 |
|  n_0_16592_BUFG                       |                      | U_RF/rstn              |              218 |            475 |         2.18 |
|  MEM_WB_regwrite_BUFG                 |                      | U_RF/rstn              |              417 |            992 |         2.38 |
|  EX_MEM_MemWrite_BUFG                 |                      |                        |             1590 |           1792 |         1.13 |
+---------------------------------------+----------------------+------------------------+------------------+----------------+--------------+


