digraph partition {
graph [label="partition", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;partition_s_axi_wvalid [label="s_axi_wvalid", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivwrap_buffer_available [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid", shape=invhouse, color="#e4f1b2"];
partition_Q [label="Q[39:0]", shape=invhouse, color="#e4f1b2"];
partition_m_axi_wvalid [label="m_axi_wvalid", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivfirst_word_q [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/first_word_q", shape=invhouse, color="#e4f1b2"];
partition_I1 [label="I1[4:0]", shape=invhouse, color="#e4f1b2"];
partition_I2 [label="I2[4:0]", shape=invhouse, color="#e4f1b2"];
partition_m_axi_wready [label="m_axi_wready", shape=invhouse, color="#e4f1b2"];
partition_s_axi_wlast [label="s_axi_wlast", shape=invhouse, color="#e4f1b2"];
partition_s_axi_wstrb [label="s_axi_wstrb[3:0]", shape=invhouse, color="#e4f1b2"];
partition_p_3_in925_in [label="p_3_in925_in[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_1 [label="wstrb_wrap_buffer_1[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_2 [label="wstrb_wrap_buffer_2[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_3 [label="wstrb_wrap_buffer_3[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_4 [label="wstrb_wrap_buffer_4[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_5 [label="wstrb_wrap_buffer_5[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_6 [label="wstrb_wrap_buffer_6[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_7 [label="wstrb_wrap_buffer_7[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_8 [label="wstrb_wrap_buffer_8[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_9 [label="wstrb_wrap_buffer_9[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_10 [label="wstrb_wrap_buffer_10[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_11 [label="wstrb_wrap_buffer_11[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_12 [label="wstrb_wrap_buffer_12[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_13 [label="wstrb_wrap_buffer_13[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_14 [label="wstrb_wrap_buffer_14[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_15 [label="wstrb_wrap_buffer_15[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_16 [label="wstrb_wrap_buffer_16[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_17 [label="wstrb_wrap_buffer_17[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_18 [label="wstrb_wrap_buffer_18[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_19 [label="wstrb_wrap_buffer_19[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_20 [label="wstrb_wrap_buffer_20[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_21 [label="wstrb_wrap_buffer_21[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_22 [label="wstrb_wrap_buffer_22[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_23 [label="wstrb_wrap_buffer_23[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_24 [label="wstrb_wrap_buffer_24[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_25 [label="wstrb_wrap_buffer_25[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_26 [label="wstrb_wrap_buffer_26[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_27 [label="wstrb_wrap_buffer_27[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_28 [label="wstrb_wrap_buffer_28[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_29 [label="wstrb_wrap_buffer_29[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_30 [label="wstrb_wrap_buffer_30[0:0]", shape=invhouse, color="#e4f1b2"];
partition_wstrb_wrap_buffer_31 [label="wstrb_wrap_buffer_31[0:0]", shape=invhouse, color="#e4f1b2"];
partition_m_axi_wstrb [label="m_axi_wstrb[31:0]", shape=invhouse, color="#e4f1b2"];
partition_CLK [label="CLK", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivfirst_mi_word_q [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/first_mi_word_q", shape=invhouse, color="#e4f1b2"];
partition_I3 [label="I3[7:0]", shape=invhouse, color="#e4f1b2"];
partition_s_axi_wdata [label="s_axi_wdata[31:0]", shape=invhouse, color="#e4f1b2"];
partition_I4 [label="I4[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I5 [label="I5[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I6 [label="I6[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I7 [label="I7[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I8 [label="I8[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I9 [label="I9[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I10 [label="I10[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I11 [label="I11[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I12 [label="I12[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I13 [label="I13[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I14 [label="I14[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I15 [label="I15[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I16 [label="I16[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I17 [label="I17[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I18 [label="I18[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I19 [label="I19[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I20 [label="I20[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I21 [label="I21[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I22 [label="I22[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I23 [label="I23[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I24 [label="I24[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I25 [label="I25[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I26 [label="I26[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I27 [label="I27[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I28 [label="I28[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I29 [label="I29[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I30 [label="I30[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I31 [label="I31[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I32 [label="I32[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I33 [label="I33[7:0]", shape=invhouse, color="#e4f1b2"];
partition_I34 [label="I34[7:0]", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_Full_q [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Full_q", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_awvalid [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_awvalid", shape=invhouse, color="#e4f1b2"];
partition_m_axi_awready [label="m_axi_awready", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivcmd_push_block [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block", shape=invhouse, color="#e4f1b2"];
partition_I35 [label="I35[39:0]", shape=invhouse, color="#e4f1b2"];
partition_I36 [label="I36[4:0]", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivrd_cmd_valid [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/rd_cmd_valid", shape=invhouse, color="#e4f1b2"];
partition_s_axi_rready [label="s_axi_rready", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivmr_rvalid [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/mr_rvalid", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivfirst_mi_word_q [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_mi_word_q", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivwrap_buffer_available [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivfirst_word [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_word", shape=invhouse, color="#e4f1b2"];
partition_I37 [label="I37[4:0]", shape=invhouse, color="#e4f1b2"];
partition_I38 [label="I38[257:0]", shape=invhouse, color="#e4f1b2"];
partition_I39 [label="I39[1:0]", shape=invhouse, color="#e4f1b2"];
partition_I40 [label="I40[255:0]", shape=invhouse, color="#e4f1b2"];
partition_m_axi_rready [label="m_axi_rready", shape=invhouse, color="#e4f1b2"];
partition_m_axi_rvalid [label="m_axi_rvalid", shape=invhouse, color="#e4f1b2"];
partition_s_axi_aresetn [label="s_axi_aresetn", shape=invhouse, color="#e4f1b2"];
partition_I41 [label="I41[259:0]", shape=invhouse, color="#e4f1b2"];
partition_S_PAYLOAD_DATA [label="S_PAYLOAD_DATA[258:0]", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_Full_q [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Full_q", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_arvalid [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_arvalid", shape=invhouse, color="#e4f1b2"];
partition_m_axi_arready [label="m_axi_arready", shape=invhouse, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivcmd_push_block [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block", shape=invhouse, color="#e4f1b2"];
partition_s_axi_awready [label="s_axi_awready", shape=invhouse, color="#e4f1b2"];
partition_s_axi_awvalid [label="s_axi_awvalid", shape=invhouse, color="#e4f1b2"];
partition_s_axi_arready [label="s_axi_arready", shape=invhouse, color="#e4f1b2"];
partition_s_axi_arvalid [label="s_axi_arvalid", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivwrap_buffer_available0 [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available0", shape=house, color="#e4f1b2"];
partition_O1 [label="O1", shape=house, color="#e4f1b2"];
partition_s_axi_wready [label="s_axi_wready", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivM_AXI_WREADY_I [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I", shape=house, color="#e4f1b2"];
partition_E [label="E[0:0]", shape=house, color="#e4f1b2"];
partition_D [label="D[4:0]", shape=house, color="#e4f1b2"];
partition_O2 [label="O2[4:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_958_in [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_958_in", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_959_in [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_959_in", shape=house, color="#e4f1b2"];
partition_O3 [label="O3[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_115_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_115_out", shape=house, color="#e4f1b2"];
partition_O4 [label="O4[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_111_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_111_out", shape=house, color="#e4f1b2"];
partition_O5 [label="O5[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_107_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out", shape=house, color="#e4f1b2"];
partition_O6 [label="O6[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_104_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_104_out", shape=house, color="#e4f1b2"];
partition_O7 [label="O7[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_101_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_101_out", shape=house, color="#e4f1b2"];
partition_O8 [label="O8[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_97_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_97_out", shape=house, color="#e4f1b2"];
partition_O9 [label="O9[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_93_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_93_out", shape=house, color="#e4f1b2"];
partition_O10 [label="O10[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_90_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_90_out", shape=house, color="#e4f1b2"];
partition_O11 [label="O11[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_85_out86_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_85_out86_out", shape=house, color="#e4f1b2"];
partition_O12 [label="O12[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_81_out82_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_81_out82_out", shape=house, color="#e4f1b2"];
partition_O13 [label="O13[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_77_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_77_out", shape=house, color="#e4f1b2"];
partition_O14 [label="O14[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_74_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_74_out", shape=house, color="#e4f1b2"];
partition_O15 [label="O15[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_71_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out", shape=house, color="#e4f1b2"];
partition_O16 [label="O16[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_67_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_67_out", shape=house, color="#e4f1b2"];
partition_O17 [label="O17[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_63_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_63_out", shape=house, color="#e4f1b2"];
partition_O18 [label="O18[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_60_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_60_out", shape=house, color="#e4f1b2"];
partition_O19 [label="O19[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_55_out56_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_55_out56_out", shape=house, color="#e4f1b2"];
partition_O20 [label="O20[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_51_out52_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_51_out52_out", shape=house, color="#e4f1b2"];
partition_O21 [label="O21[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_47_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_47_out", shape=house, color="#e4f1b2"];
partition_O22 [label="O22[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_44_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out", shape=house, color="#e4f1b2"];
partition_O23 [label="O23[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_41_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_41_out", shape=house, color="#e4f1b2"];
partition_O24 [label="O24[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_37_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_37_out", shape=house, color="#e4f1b2"];
partition_O25 [label="O25[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_33_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_33_out", shape=house, color="#e4f1b2"];
partition_O26 [label="O26[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_30_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_30_out", shape=house, color="#e4f1b2"];
partition_O27 [label="O27[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_25_out26_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_25_out26_out", shape=house, color="#e4f1b2"];
partition_O28 [label="O28[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_22_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_22_out", shape=house, color="#e4f1b2"];
partition_O29 [label="O29[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_17_out18_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_17_out18_out", shape=house, color="#e4f1b2"];
partition_O30 [label="O30[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_14_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_14_out", shape=house, color="#e4f1b2"];
partition_O31 [label="O31[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_11_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_11_out", shape=house, color="#e4f1b2"];
partition_O32 [label="O32[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_8_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_8_out", shape=house, color="#e4f1b2"];
partition_O33 [label="O33[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_3_out4_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_3_out4_out", shape=house, color="#e4f1b2"];
partition_O34 [label="O34[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_0_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_0_out", shape=house, color="#e4f1b2"];
partition_O35 [label="O35[0:0]", shape=house, color="#e4f1b2"];
partition_SR [label="SR[0:0]", shape=house, color="#e4f1b2"];
partition_O36 [label="O36[0:0]", shape=house, color="#e4f1b2"];
partition_O37 [label="O37[0:0]", shape=house, color="#e4f1b2"];
partition_O38 [label="O38[0:0]", shape=house, color="#e4f1b2"];
partition_O39 [label="O39[0:0]", shape=house, color="#e4f1b2"];
partition_O40 [label="O40[0:0]", shape=house, color="#e4f1b2"];
partition_O41 [label="O41[0:0]", shape=house, color="#e4f1b2"];
partition_O42 [label="O42[0:0]", shape=house, color="#e4f1b2"];
partition_O43 [label="O43[0:0]", shape=house, color="#e4f1b2"];
partition_O44 [label="O44[0:0]", shape=house, color="#e4f1b2"];
partition_O45 [label="O45[0:0]", shape=house, color="#e4f1b2"];
partition_O46 [label="O46[0:0]", shape=house, color="#e4f1b2"];
partition_O47 [label="O47[0:0]", shape=house, color="#e4f1b2"];
partition_O48 [label="O48[0:0]", shape=house, color="#e4f1b2"];
partition_O49 [label="O49[0:0]", shape=house, color="#e4f1b2"];
partition_O50 [label="O50[0:0]", shape=house, color="#e4f1b2"];
partition_O51 [label="O51[0:0]", shape=house, color="#e4f1b2"];
partition_O52 [label="O52[0:0]", shape=house, color="#e4f1b2"];
partition_O53 [label="O53[0:0]", shape=house, color="#e4f1b2"];
partition_O54 [label="O54[0:0]", shape=house, color="#e4f1b2"];
partition_O55 [label="O55[0:0]", shape=house, color="#e4f1b2"];
partition_O56 [label="O56[0:0]", shape=house, color="#e4f1b2"];
partition_O57 [label="O57[0:0]", shape=house, color="#e4f1b2"];
partition_O58 [label="O58[0:0]", shape=house, color="#e4f1b2"];
partition_O59 [label="O59[0:0]", shape=house, color="#e4f1b2"];
partition_O60 [label="O60[0:0]", shape=house, color="#e4f1b2"];
partition_O61 [label="O61[0:0]", shape=house, color="#e4f1b2"];
partition_O62 [label="O62[0:0]", shape=house, color="#e4f1b2"];
partition_O63 [label="O63[0:0]", shape=house, color="#e4f1b2"];
partition_O64 [label="O64[0:0]", shape=house, color="#e4f1b2"];
partition_O65 [label="O65[0:0]", shape=house, color="#e4f1b2"];
partition_O66 [label="O66[0:0]", shape=house, color="#e4f1b2"];
partition_O67 [label="O67[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_116_out117_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_116_out117_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_112_out113_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out113_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_108_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_108_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_105_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_105_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_102_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_102_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_98_out99_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out99_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_94_out95_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out95_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_91_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_91_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_87_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_87_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_83_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_78_out79_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_78_out79_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_75_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_72_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_72_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_68_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_68_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_64_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_64_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_61_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_57_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_57_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_53_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_53_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_48_out49_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out49_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_45_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_45_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_42_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_42_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_38_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_38_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_34_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_34_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_31_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_27_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_27_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_23_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_23_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_19_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_19_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_15_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_15_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_12_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_9_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_9_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_5_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_5_out", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_1_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1_out", shape=house, color="#e4f1b2"];
partition_O68 [label="O68[7:0]", shape=house, color="#e4f1b2"];
partition_O69 [label="O69[7:0]", shape=house, color="#e4f1b2"];
partition_O70 [label="O70[7:0]", shape=house, color="#e4f1b2"];
partition_O71 [label="O71[7:0]", shape=house, color="#e4f1b2"];
partition_O72 [label="O72[7:0]", shape=house, color="#e4f1b2"];
partition_O73 [label="O73[7:0]", shape=house, color="#e4f1b2"];
partition_O74 [label="O74[7:0]", shape=house, color="#e4f1b2"];
partition_O75 [label="O75[7:0]", shape=house, color="#e4f1b2"];
partition_O76 [label="O76[7:0]", shape=house, color="#e4f1b2"];
partition_O77 [label="O77[7:0]", shape=house, color="#e4f1b2"];
partition_O78 [label="O78[7:0]", shape=house, color="#e4f1b2"];
partition_O79 [label="O79[7:0]", shape=house, color="#e4f1b2"];
partition_O80 [label="O80[7:0]", shape=house, color="#e4f1b2"];
partition_O81 [label="O81[7:0]", shape=house, color="#e4f1b2"];
partition_O82 [label="O82[7:0]", shape=house, color="#e4f1b2"];
partition_O83 [label="O83[7:0]", shape=house, color="#e4f1b2"];
partition_O84 [label="O84[7:0]", shape=house, color="#e4f1b2"];
partition_O85 [label="O85[7:0]", shape=house, color="#e4f1b2"];
partition_O86 [label="O86[7:0]", shape=house, color="#e4f1b2"];
partition_O87 [label="O87[7:0]", shape=house, color="#e4f1b2"];
partition_O88 [label="O88[7:0]", shape=house, color="#e4f1b2"];
partition_O89 [label="O89[7:0]", shape=house, color="#e4f1b2"];
partition_O90 [label="O90[7:0]", shape=house, color="#e4f1b2"];
partition_O91 [label="O91[7:0]", shape=house, color="#e4f1b2"];
partition_O92 [label="O92[7:0]", shape=house, color="#e4f1b2"];
partition_O93 [label="O93[7:0]", shape=house, color="#e4f1b2"];
partition_O94 [label="O94[7:0]", shape=house, color="#e4f1b2"];
partition_O95 [label="O95[7:0]", shape=house, color="#e4f1b2"];
partition_O96 [label="O96[7:0]", shape=house, color="#e4f1b2"];
partition_O97 [label="O97[7:0]", shape=house, color="#e4f1b2"];
partition_O98 [label="O98[7:0]", shape=house, color="#e4f1b2"];
partition_O99 [label="O99[7:0]", shape=house, color="#e4f1b2"];
partition_O100 [label="O100[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_full_early [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early", shape=house, color="#e4f1b2"];
partition_out [label="out[4:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivvalid_Write [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivnext_Data_Exists [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists", shape=house, color="#e4f1b2"];
partition_m_axi_awvalid [label="m_axi_awvalid", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivcmd_push_block0 [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0", shape=house, color="#e4f1b2"];
partition_O101 [label="O101[4:0]", shape=house, color="#e4f1b2"];
partition_O102 [label="O102[4:0]", shape=house, color="#e4f1b2"];
partition_s_axi_rlast [label="s_axi_rlast", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivpop_mi_data [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data", shape=house, color="#e4f1b2"];
partition_O103 [label="O103[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivwrap_buffer_available08_out [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available08_out", shape=house, color="#e4f1b2"];
partition_O104 [label="O104[0:0]", shape=house, color="#e4f1b2"];
partition_O105 [label="O105", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer0 [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer0", shape=house, color="#e4f1b2"];
partition_O106 [label="O106", shape=house, color="#e4f1b2"];
partition_s_axi_rvalid [label="s_axi_rvalid", shape=house, color="#e4f1b2"];
partition_s_axi_rresp [label="s_axi_rresp[1:0]", shape=house, color="#e4f1b2"];
partition_s_axi_rdata [label="s_axi_rdata[31:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.mi_register_slice_instdivr_pipedivm_valid_i0 [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i0", shape=house, color="#e4f1b2"];
partition_O107 [label="O107[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.mi_register_slice_instdivr_pipedivs_ready_i0 [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i0", shape=house, color="#e4f1b2"];
partition_O108 [label="O108[0:0]", shape=house, color="#e4f1b2"];
partition_O109 [label="O109[259:0]", shape=house, color="#e4f1b2"];
partition_O110 [label="O110[0:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_full_early [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early", shape=house, color="#e4f1b2"];
partition_O111 [label="O111[4:0]", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivvalid_Write [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivnext_Data_Exists [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists", shape=house, color="#e4f1b2"];
partition_m_axi_arvalid [label="m_axi_arvalid", shape=house, color="#e4f1b2"];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivcmd_push_block0 [label="gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block0", shape=house, color="#e4f1b2"];
partition_O112 [label="O112", shape=house, color="#e4f1b2"];
partition_O113 [label="O113", shape=house, color="#e4f1b2"];
partition_O114 [label="O114", shape=house, color="#e4f1b2"];
partition_O115 [label="O115", shape=house, color="#e4f1b2"];
partition_O116 [label="O116[0:0]", shape=house, color="#e4f1b2"];
partition_O117 [label="O117[0:0]", shape=house, color="#e4f1b2"];
}
N_1D99DCA0 [label="logic5D44890", color="#e6dcff", shape=egg];
N_1C9DCFF0 [label="logic5D44940", color="#e6dcff", shape=egg];
N_1BD1EFA0 [label="case5D449F0", color="#e6dcff", shape=house];
N_1CB062B0 [label="logic5D44AA0", color="#e6dcff", shape=egg];
N_1CB45A20 [label="logic5D44B50", color="#e6dcff", shape=egg];
N_1CB45020 [label="logic5D44C00", color="#e6dcff", shape=egg];
N_1820C4B0 [label="logic5D44CB0", color="#e6dcff", shape=egg];
N_1D4E7BD0 [label="logic5D44D60", color="#e6dcff", shape=egg];
N_1BD1E0F0 [label="case5D44E10", color="#e6dcff", shape=house];
N_1820FC50 [label="logic5D44EC0", color="#e6dcff", shape=egg];
N_1D6BCDA0 [label="case5D44F70", color="#e6dcff", shape=house];
N_178F3BB0 [label="logic5D45020", color="#e6dcff", shape=egg];
N_18C242B0 [label="logic5D450D0", color="#e6dcff", shape=egg];
N_1D6F0DA0 [label="logic5D45180", color="#e6dcff", shape=egg];
N_18318280 [label="logic5D45230", color="#e6dcff", shape=egg];
N_18C22FF0 [label="logic5D452E0", color="#e6dcff", shape=egg];
N_1CD30990 [label="logic5D45390", color="#e6dcff", shape=egg];
N_178C86E0 [label="case5D45440", color="#e6dcff", shape=house];
N_1CAD61E0 [label="logic5D454F0", color="#e6dcff", shape=egg];
N_1CC99EF0 [label="logic5D455A0", color="#e6dcff", shape=egg];
N_1BD4AE60 [label="logic5D45650", color="#e6dcff", shape=egg];
N_7517F70 [label="logic5D45700", color="#e6dcff", shape=egg];
N_1CCD0760 [label="logic5D457B0", color="#e6dcff", shape=egg];
N_18AD03A0 [label="logic5D45860", color="#e6dcff", shape=egg];
N_1D43C350 [label="logic5D45910", color="#e6dcff", shape=egg];
N_178F0820 [label="logic5D459C0", color="#e6dcff", shape=egg];
N_1CB05630 [label="logic5D45A70", color="#e6dcff", shape=egg];
N_184A7480 [label="logic5D45B20", color="#e6dcff", shape=egg];
N_1CC6AC30 [label="logic5D45BD0", color="#e6dcff", shape=egg];
N_1CC9A490 [label="logic5D45C80", color="#e6dcff", shape=egg];
N_17C27480 [label="logic5D45D30", color="#e6dcff", shape=egg];
N_1CCD0300 [label="logic5D45DE0", color="#e6dcff", shape=egg];
N_1CC6AC80 [label="logic5D45E90", color="#e6dcff", shape=egg];
N_17A37ED0 [label="logic5D45F40", color="#e6dcff", shape=egg];
N_1CB05D10 [label="logic49C3340", color="#e6dcff", shape=egg];
N_1820E490 [label="logic49C34A0", color="#e6dcff", shape=egg];
N_1C9DEB20 [label="logic99C6000", color="#e6dcff", shape=egg];
N_1D6BD570 [label="logic99C60B0", color="#e6dcff", shape=egg];
N_1D6BAB40 [label="logic99C6160", color="#e6dcff", shape=egg];
N_184A7110 [label="logic99C6210", color="#e6dcff", shape=egg];
N_1820F1B0 [label="logic99C62C0", color="#e6dcff", shape=egg];
N_1D69A140 [label="logic99C6370", color="#e6dcff", shape=egg];
N_1D6BAC80 [label="logic99C6420", color="#e6dcff", shape=egg];
N_1BD8B900 [label="logic99C64D0", color="#e6dcff", shape=egg];
N_1C96BDB0 [label="logic99C6580", color="#e6dcff", shape=egg];
N_1CD31020 [label="logic99C6630", color="#e6dcff", shape=egg];
N_1CD2F8B0 [label="logic99C66E0", color="#e6dcff", shape=egg];
N_1CC6C080 [label="logic99C6790", color="#e6dcff", shape=egg];
N_181D63F0 [label="logic99C6840", color="#e6dcff", shape=egg];
N_1D69BAE0 [label="logic99C68F0", color="#e6dcff", shape=egg];
N_1CA6D070 [label="logic99C69A0", color="#e6dcff", shape=egg];
N_1D6BCC60 [label="logic99C6A50", color="#e6dcff", shape=egg];
N_1CC6AD70 [label="logic99C6B00", color="#e6dcff", shape=egg];
N_1D5D6E60 [label="logic99C6BB0", color="#e6dcff", shape=egg];
N_1BDBD2C0 [label="logic99C6C60", color="#e6dcff", shape=egg];
N_1CC6CC10 [label="logic99C6D10", color="#e6dcff", shape=egg];
N_1D99A280 [label="logic99C6DC0", color="#e6dcff", shape=egg];
N_1D6F18E0 [label="logic99C6E70", color="#e6dcff", shape=egg];
N_1CC6C4E0 [label="logic99C6F20", color="#e6dcff", shape=egg];
N_1CA6D610 [label="logic99C6FD0", color="#e6dcff", shape=egg];
N_1BDCC5A0 [label="logic99C7080", color="#e6dcff", shape=egg];
N_17A34A00 [label="logic99C7130", color="#e6dcff", shape=egg];
N_1CA46730 [label="logic99C71E0", color="#e6dcff", shape=egg];
N_18318F50 [label="logic99C7290", color="#e6dcff", shape=egg];
N_1CA6D110 [label="logic99C7340", color="#e6dcff", shape=egg];
N_1CC6DB60 [label="logic99C73F0", color="#e6dcff", shape=egg];
N_1BD24030 [label="logic99C74A0", color="#e6dcff", shape=egg];
N_1CD30FD0 [label="logic99C7550", color="#e6dcff", shape=egg];
N_183BC3C0 [label="logic99C7600", color="#e6dcff", shape=egg];
N_18319AE0 [label="logic99C76B0", color="#e6dcff", shape=egg];
N_1CC6C2B0 [label="logic99C7760", color="#e6dcff", shape=egg];
N_17C25090 [label="logic99C7810", color="#e6dcff", shape=egg];
N_1CC6C5D0 [label="logic99C78C0", color="#e6dcff", shape=egg];
N_1D959680 [label="logic99C7970", color="#e6dcff", shape=egg];
N_1CCD1700 [label="logic99C7A20", color="#e6dcff", shape=egg];
N_1C63EC60 [label="logic99C7AD0", color="#e6dcff", shape=egg];
N_1CC42EB0 [label="logic99C7B80", color="#e6dcff", shape=egg];
N_1CAD7E50 [label="logic99C7C30", color="#e6dcff", shape=egg];
N_1C7C03A0 [label="logic99C7CE0", color="#e6dcff", shape=egg];
N_1CB435E0 [label="logic99C7D90", color="#e6dcff", shape=egg];
N_1CB068F0 [label="logic99C7E40", color="#e6dcff", shape=egg];
N_1C96AE10 [label="logic99C7EF0", color="#e6dcff", shape=egg];
N_1CA48800 [label="logic99C7FA0", color="#e6dcff", shape=egg];
N_1BD1EEB0 [label="logic99C8050", color="#e6dcff", shape=egg];
N_1C937F70 [label="logic99C8100", color="#e6dcff", shape=egg];
N_181D7610 [label="logic99C81B0", color="#e6dcff", shape=egg];
N_1C63EE40 [label="logic99C8260", color="#e6dcff", shape=egg];
N_1D69B180 [label="logic99C8310", color="#e6dcff", shape=egg];
N_1BD4CDA0 [label="logic99C83C0", color="#e6dcff", shape=egg];
N_184A5590 [label="logic99C8470", color="#e6dcff", shape=egg];
N_1BDBDAE0 [label="logic99C8520", color="#e6dcff", shape=egg];
N_184A76B0 [label="logic99C85D0", color="#e6dcff", shape=egg];
N_1D99B720 [label="logic99C8680", color="#e6dcff", shape=egg];
N_18318D70 [label="logic99C8730", color="#e6dcff", shape=egg];
N_1CC6D200 [label="logic99C87E0", color="#e6dcff", shape=egg];
N_1CA46690 [label="logic99C8890", color="#e6dcff", shape=egg];
N_17C27570 [label="logic99C8940", color="#e6dcff", shape=egg];
N_1CB1B520 [label="case99C89F0", color="#e6dcff", shape=house];
N_184A5F40 [label="case99C8AA0", color="#e6dcff", shape=house];
N_1D6F0CB0 [label="logic99C8B50", color="#e6dcff", shape=egg];
N_1BD8BFE0 [label="logic99C8C00", color="#e6dcff", shape=egg];
N_1BD8CBC0 [label="logic99C8CB0", color="#e6dcff", shape=egg];
N_1BD8D840 [label="case99C8D60", color="#e6dcff", shape=house];
N_1BD8CA30 [label="logic99C8E10", color="#e6dcff", shape=egg];
N_1BD8BB80 [label="logic99C8EC0", color="#e6dcff", shape=egg];
N_1BD8AD70 [label="logic99C8F70", color="#e6dcff", shape=egg];
N_1BD8A910 [label="case99C9020", color="#e6dcff", shape=house];
N_1BD8A730 [label="logic99C90D0", color="#e6dcff", shape=egg];
N_1BD8A320 [label="logic99C9180", color="#e6dcff", shape=egg];
N_1BD8B2C0 [label="logic99C9230", color="#e6dcff", shape=egg];
N_1BD8A190 [label="case99C92E0", color="#e6dcff", shape=house];
N_1BDCFE30 [label="logic99C9390", color="#e6dcff", shape=egg];
N_1BDCC000 [label="logic99C9440", color="#e6dcff", shape=egg];
N_1BDCC870 [label="logic99C94F0", color="#e6dcff", shape=egg];
N_1BDCCB40 [label="case99C95A0", color="#e6dcff", shape=house];
N_1BDCCA00 [label="logic99C9650", color="#e6dcff", shape=egg];
N_1BDCD810 [label="logic99C9700", color="#e6dcff", shape=egg];
N_1BDCD3B0 [label="logic99C97B0", color="#e6dcff", shape=egg];
N_1BDCC820 [label="case99C9860", color="#e6dcff", shape=house];
N_1CB5E9B0 [label="logic99C9910", color="#e6dcff", shape=egg];
N_1CB5EF00 [label="logic99C99C0", color="#e6dcff", shape=egg];
N_1CB5E320 [label="logic99C9A70", color="#e6dcff", shape=egg];
N_1CB5EFF0 [label="case99C9B20", color="#e6dcff", shape=house];
N_1CB5E910 [label="logic99C9BD0", color="#e6dcff", shape=egg];
N_1CB5EB90 [label="logic99C9C80", color="#e6dcff", shape=egg];
N_1CB5F180 [label="logic99C9D30", color="#e6dcff", shape=egg];
N_1CB5F2C0 [label="case99C9DE0", color="#e6dcff", shape=house];
N_1CB5F4F0 [label="logic99C9E90", color="#e6dcff", shape=egg];
N_1CB5F720 [label="logic99C9F40", color="#e6dcff", shape=egg];
N_1CB60990 [label="logic1C346000", color="#e6dcff", shape=egg];
N_1CB605D0 [label="case1C3460B0", color="#e6dcff", shape=house];
N_1CB60440 [label="logic1C346160", color="#e6dcff", shape=egg];
N_1CB60300 [label="logic1C346210", color="#e6dcff", shape=egg];
N_1CB60AD0 [label="logic1C3462C0", color="#e6dcff", shape=egg];
N_1CB5F9F0 [label="case1C346370", color="#e6dcff", shape=house];
N_1CB5F860 [label="logic1C346420", color="#e6dcff", shape=egg];
N_1CB60EE0 [label="logic1C3464D0", color="#e6dcff", shape=egg];
N_1CB5EA00 [label="logic1C346580", color="#e6dcff", shape=egg];
N_1CB61840 [label="case1C346630", color="#e6dcff", shape=house];
N_1CB61E30 [label="logic1C3466E0", color="#e6dcff", shape=egg];
N_1CB61CF0 [label="logic1C346790", color="#e6dcff", shape=egg];
N_1CB5E780 [label="logic1C346840", color="#e6dcff", shape=egg];
N_1CB60CB0 [label="case1C3468F0", color="#e6dcff", shape=house];
N_1CB617A0 [label="logic1C3469A0", color="#e6dcff", shape=egg];
N_1CB5F630 [label="logic1C346A50", color="#e6dcff", shape=egg];
N_1CB60670 [label="logic1C346B00", color="#e6dcff", shape=egg];
N_1CB9EF80 [label="case1C346BB0", color="#e6dcff", shape=house];
N_1CB9D680 [label="logic1C346C60", color="#e6dcff", shape=egg];
N_1CB9CB90 [label="logic1C346D10", color="#e6dcff", shape=egg];
N_17831E50 [label="logic1C346DC0", color="#e6dcff", shape=egg];
N_17832E40 [label="case1C346E70", color="#e6dcff", shape=house];
N_17832C10 [label="logic1C346F20", color="#e6dcff", shape=egg];
N_17832990 [label="logic1C346FD0", color="#e6dcff", shape=egg];
N_17832260 [label="logic1C347080", color="#e6dcff", shape=egg];
N_17831FE0 [label="case1C347130", color="#e6dcff", shape=house];
N_17833610 [label="logic1C3471E0", color="#e6dcff", shape=egg];
N_17831EA0 [label="logic1C347290", color="#e6dcff", shape=egg];
N_17830E10 [label="logic1C347340", color="#e6dcff", shape=egg];
N_17830FA0 [label="case1C3473F0", color="#e6dcff", shape=house];
N_17831180 [label="logic1C3474A0", color="#e6dcff", shape=egg];
N_17831270 [label="logic1C347550", color="#e6dcff", shape=egg];
N_17830870 [label="logic1C347600", color="#e6dcff", shape=egg];
N_17830730 [label="case1C3476B0", color="#e6dcff", shape=house];
N_178300A0 [label="logic1C347760", color="#e6dcff", shape=egg];
N_17830320 [label="logic1C347810", color="#e6dcff", shape=egg];
N_17830B90 [label="logic1C3478C0", color="#e6dcff", shape=egg];
N_178315E0 [label="case1C347970", color="#e6dcff", shape=house];
N_178317C0 [label="logic1C347A20", color="#e6dcff", shape=egg];
N_17831B80 [label="logic1C347AD0", color="#e6dcff", shape=egg];
N_17833F70 [label="logic1C347B80", color="#e6dcff", shape=egg];
N_17833BB0 [label="case1C347C30", color="#e6dcff", shape=house];
N_17833980 [label="logic1C347CE0", color="#e6dcff", shape=egg];
N_178336B0 [label="logic1C347D90", color="#e6dcff", shape=egg];
N_178332F0 [label="logic1C347E40", color="#e6dcff", shape=egg];
N_178F3D90 [label="case1C347EF0", color="#e6dcff", shape=house];
N_178F1E50 [label="logic1C347FA0", color="#e6dcff", shape=egg];
N_178F1B30 [label="logic1C348050", color="#e6dcff", shape=egg];
N_178F1130 [label="logic1C348100", color="#e6dcff", shape=egg];
N_178F0C80 [label="case1C3481B0", color="#e6dcff", shape=house];
N_178F0DC0 [label="logic1C348260", color="#e6dcff", shape=egg];
N_178F0730 [label="logic1C348310", color="#e6dcff", shape=egg];
N_5C8B450 [label="logic1C3483C0", color="#e6dcff", shape=egg];
N_5C8B270 [label="case1C348470", color="#e6dcff", shape=house];
N_5C8AFF0 [label="logic1C348520", color="#e6dcff", shape=egg];
N_5C8AA00 [label="logic1C3485D0", color="#e6dcff", shape=egg];
N_5C8BA40 [label="logic1C348680", color="#e6dcff", shape=egg];
N_5C8B810 [label="case1C348730", color="#e6dcff", shape=house];
N_5C8B7C0 [label="logic1C3487E0", color="#e6dcff", shape=egg];
N_5C8B220 [label="logic1C348890", color="#e6dcff", shape=egg];
N_1CB44B20 [label="logic1C348940", color="#e6dcff", shape=egg];
N_1CB44620 [label="case1C3489F0", color="#e6dcff", shape=house];
N_1CB43950 [label="logic1C348AA0", color="#e6dcff", shape=egg];
N_1D5D6F50 [label="logic1C348B50", color="#e6dcff", shape=egg];
N_1835EB20 [label="logic1C348C00", color="#e6dcff", shape=egg];
N_184A7570 [label="case1C348CB0", color="#e6dcff", shape=house];
N_18D05B10 [label="logic1C348D60", color="#e6dcff", shape=egg];
N_1D9594F0 [label="logic1C348E10", color="#e6dcff", shape=egg];
N_1CB43C20 [label="logic1C348EC0", color="#e6dcff", shape=egg];
N_1BD224B0 [label="case1C348F70", color="#e6dcff", shape=house];
N_1CCD14D0 [label="logic1C349020", color="#e6dcff", shape=egg];
N_1CCD0350 [label="logic1C3490D0", color="#e6dcff", shape=egg];
N_1CC43860 [label="logic1C349180", color="#e6dcff", shape=egg];
N_1D69BFE0 [label="case1C349230", color="#e6dcff", shape=house];
N_1CB44940 [label="logic1C3492E0", color="#e6dcff", shape=egg];
N_1CB44D00 [label="logic1C349390", color="#e6dcff", shape=egg];
N_18318D20 [label="logic1C349440", color="#e6dcff", shape=egg];
N_184D7C00 [label="case1C3494F0", color="#e6dcff", shape=house];
N_1CAD8530 [label="logic1C3495A0", color="#e6dcff", shape=egg];
N_1CB44C60 [label="logic1C349650", color="#e6dcff", shape=egg];
N_184A4550 [label="logic1C349700", color="#e6dcff", shape=egg];
N_1CB43450 [label="case1C3497B0", color="#e6dcff", shape=house];
N_1CB44B70 [label="logic1C349860", color="#e6dcff", shape=egg];
N_1CC6A190 [label="logic1C349910", color="#e6dcff", shape=egg];
N_1D4CF700 [label="logic1C3499C0", color="#e6dcff", shape=egg];
N_18319630 [label="case1C349A70", color="#e6dcff", shape=house];
N_1CB07CA0 [label="logic1C349B20", color="#e6dcff", shape=egg];
N_19023180 [label="logic1C349BD0", color="#e6dcff", shape=egg];
N_1A783110 [label="logic1C349C80", color="#e6dcff", shape=egg];
N_1BD547B0 [label="case1C349D30", color="#e6dcff", shape=house];
N_1CAD7E00 [label="logic1C349DE0", color="#e6dcff", shape=egg];
N_1CD2FFE0 [label="logic1C349E90", color="#e6dcff", shape=egg];
N_17A34CD0 [label="logic1C349F40", color="#e6dcff", shape=egg];
N_1CAD8E40 [label="case1D52A000", color="#e6dcff", shape=house];
N_19023540 [label="logic1D52A0B0", color="#e6dcff", shape=egg];
N_1C9DCA50 [label="logic1D52A160", color="#e6dcff", shape=egg];
N_1CD0A190 [label="logic1D52A210", color="#e6dcff", shape=egg];
N_1CAD7D10 [label="logic1D52A2C0", color="#e6dcff", shape=egg];
N_1CC75D90 [label="logic1D52A370", color="#e6dcff", shape=egg];
N_1D6BD610 [label="logic1D52A420", color="#e6dcff", shape=egg];
N_1D69C4E0 [label="logic1D52A4D0", color="#e6dcff", shape=egg];
N_1CB43D60 [label="logic1D52A580", color="#e6dcff", shape=egg];
N_1CB437C0 [label="logic1D52A630", color="#e6dcff", shape=egg];
N_1D69AC80 [label="logic1D52A6E0", color="#e6dcff", shape=egg];
N_190256B0 [label="logic1D52A790", color="#e6dcff", shape=egg];
N_1C96B950 [label="logic1D52A840", color="#e6dcff", shape=egg];
N_1835DC20 [label="logic1D52A8F0", color="#e6dcff", shape=egg];
N_1CC6A0F0 [label="logic1D52A9A0", color="#e6dcff", shape=egg];
N_1CAD6FA0 [label="logic1D52AA50", color="#e6dcff", shape=egg];
N_1CCD0990 [label="logic1D52AB00", color="#e6dcff", shape=egg];
N_1CC441C0 [label="logic1D52ABB0", color="#e6dcff", shape=egg];
N_1BD1D7F0 [label="logic1D52AC60", color="#e6dcff", shape=egg];
N_184D7BB0 [label="logic1D52AD10", color="#e6dcff", shape=egg];
N_17A34AA0 [label="logic1D52ADC0", color="#e6dcff", shape=egg];
N_1CB05E50 [label="logic1D52AE70", color="#e6dcff", shape=egg];
N_1820CC30 [label="logic1D52AF20", color="#e6dcff", shape=egg];
N_1CE2EC30 [label="logic1D52AFD0", color="#e6dcff", shape=egg];
N_1C9DDD60 [label="logic1D52B080", color="#e6dcff", shape=egg];
N_18C22280 [label="logic1D52B130", color="#e6dcff", shape=egg];
N_1CAD9020 [label="logic1D52B1E0", color="#e6dcff", shape=egg];
N_1BD54670 [label="logic1D52B290", color="#e6dcff", shape=egg];
N_18318FA0 [label="logic1D52B340", color="#e6dcff", shape=egg];
N_1820CE60 [label="logic1D52B3F0", color="#e6dcff", shape=egg];
N_1841B7F0 [label="logic1D52B4A0", color="#e6dcff", shape=egg];
N_18318370 [label="logic1D52B550", color="#e6dcff", shape=egg];
N_1820E530 [label="logic1D52B600", color="#e6dcff", shape=egg];
N_1D69A5A0 [label="logic1D52B6B0", color="#e6dcff", shape=egg];
N_1820DD10 [label="logic1D52B760", color="#e6dcff", shape=egg];
N_1D6BD930 [label="logic1D52B810", color="#e6dcff", shape=egg];
N_1CC75ED0 [label="logic1D52B8C0", color="#e6dcff", shape=egg];
N_1CC98D70 [label="logic1D52B970", color="#e6dcff", shape=egg];
N_1CD31570 [label="logic1D52BA20", color="#e6dcff", shape=egg];
N_1CD31110 [label="logic1D52BAD0", color="#e6dcff", shape=egg];
N_1835FED0 [label="logic1D52BB80", color="#e6dcff", shape=egg];
N_181D7C50 [label="logic1D52BC30", color="#e6dcff", shape=egg];
N_1CCCF950 [label="logic1D52BCE0", color="#e6dcff", shape=egg];
N_1CD30F80 [label="logic1D52BD90", color="#e6dcff", shape=egg];
N_1D99DE80 [label="logic1D52BE40", color="#e6dcff", shape=egg];
N_184A4050 [label="logic1D52BEF0", color="#e6dcff", shape=egg];
N_178F0960 [label="logic1D52BFA0", color="#e6dcff", shape=egg];
N_190254D0 [label="logic1D52C050", color="#e6dcff", shape=egg];
N_1CB06DA0 [label="logic1D52C100", color="#e6dcff", shape=egg];
N_1CD31BB0 [label="logic1D52C1B0", color="#e6dcff", shape=egg];
N_1820C190 [label="logic1D52C260", color="#e6dcff", shape=egg];
N_1D4E7EF0 [label="logic1D52C310", color="#e6dcff", shape=egg];
N_1CB43AE0 [label="logic1D52C3C0", color="#e6dcff", shape=egg];
N_1C9DED00 [label="logic1D52C470", color="#e6dcff", shape=egg];
N_1CB45D90 [label="logic1D52C520", color="#e6dcff", shape=egg];
N_1CC6DDE0 [label="logic1D52C5D0", color="#e6dcff", shape=egg];
N_1D0FD930 [label="logic1D52C680", color="#e6dcff", shape=egg];
N_1D0FDA20 [label="logic1D52C730", color="#e6dcff", shape=egg];
N_1D162B40 [label="logic1D52C7E0", color="#e6dcff", shape=egg];
N_1D1625A0 [label="logic1D52C890", color="#e6dcff", shape=egg];
N_1D21DED0 [label="logic1D52C940", color="#e6dcff", shape=egg];
N_1D9B41C0 [label="logic1D52C9F0", color="#e6dcff", shape=egg];
N_1D9B4BC0 [label="logic1D52CAA0", color="#e6dcff", shape=egg];
N_1D25F7C0 [label="logic1D52CB50", color="#e6dcff", shape=egg];
N_1A7807D0 [label="logic1D52CC00", color="#e6dcff", shape=egg];
N_1A780A00 [label="logic1D52CCB0", color="#e6dcff", shape=egg];
N_1CE2FBD0 [label="logic1D52CD60", color="#e6dcff", shape=egg];
N_1CE2FD60 [label="logic1D52CE10", color="#e6dcff", shape=egg];
N_5CF9A70 [label="logic1D52CEC0", color="#e6dcff", shape=egg];
N_5CF90C0 [label="logic1D52CF70", color="#e6dcff", shape=egg];
N_5CF9890 [label="datapath1D52D020", color="#e6dcff", shape=invtrapezium];
N_1C904820 [label="logic1D52D0D0", color="#e6dcff", shape=egg];
N_19195DE0 [label="counter1D52D390", color="#e6dcff", shape=rect];
N_184D42D0 [label="case1D52D5A0", color="#e6dcff", shape=house];
N_19322C30 [label="datapath1D52D650", color="#e6dcff", shape=invtrapezium];
N_19322B90 [label="logic1D52D700", color="#e6dcff", shape=egg];
N_19194D50 [label="logic1D52D7B0", color="#e6dcff", shape=egg];
N_19323130 [label="logic1D52D860", color="#e6dcff", shape=egg];
N_19323090 [label="logic1D52D910", color="#e6dcff", shape=egg];
N_194407B0 [label="logic1D52D9C0", color="#e6dcff", shape=egg];
N_19440850 [label="logic1D52DA70", color="#e6dcff", shape=egg];
N_191DEA00 [label="logic1D52DB20", color="#e6dcff", shape=egg];
N_19441A20 [label="logic1D52DBD0", color="#e6dcff", shape=egg];
N_19441B10 [label="logic1D52DC80", color="#e6dcff", shape=egg];
N_1943FEA0 [label="logic1D52DD30", color="#e6dcff", shape=egg];
N_1943FF90 [label="logic1D52DDE0", color="#e6dcff", shape=egg];
N_19440210 [label="case1D52DE90", color="#e6dcff", shape=house];
N_18F91D40 [label="case1D52DF40", color="#e6dcff", shape=house];
N_18AEDC00 [label="case6768DC0", color="#e6dcff", shape=house];
N_1CC6D660 [label="case6768F20", color="#e6dcff", shape=house];
N_1CCD1840 [label="case1C27C000", color="#e6dcff", shape=house];
N_1820E210 [label="case1C27C0B0", color="#e6dcff", shape=house];
N_1CB43720 [label="case1C27C160", color="#e6dcff", shape=house];
N_1831B700 [label="case1C27C210", color="#e6dcff", shape=house];
N_1820F930 [label="case1C27C2C0", color="#e6dcff", shape=house];
N_1CCD1430 [label="case1C27C370", color="#e6dcff", shape=house];
N_1D43B770 [label="case1C27C420", color="#e6dcff", shape=house];
N_1CB420F0 [label="case1C27C4D0", color="#e6dcff", shape=house];
N_1CB07200 [label="case1C27C580", color="#e6dcff", shape=house];
N_18318BE0 [label="case1C27C630", color="#e6dcff", shape=house];
N_1D6BB310 [label="case1C27C6E0", color="#e6dcff", shape=house];
N_17C26F30 [label="case1C27C790", color="#e6dcff", shape=house];
N_1CD2FD60 [label="case1C27C840", color="#e6dcff", shape=house];
N_1CC6CB20 [label="case1C27C8F0", color="#e6dcff", shape=house];
N_1CAA13E0 [label="case1C27C9A0", color="#e6dcff", shape=house];
N_1CB07480 [label="case1C27CA50", color="#e6dcff", shape=house];
N_1C9DDB30 [label="case1C27CB00", color="#e6dcff", shape=house];
N_1CAA0DF0 [label="case1C27CBB0", color="#e6dcff", shape=house];
N_1CAA1390 [label="case1C27CC60", color="#e6dcff", shape=house];
N_19025020 [label="case1C27CD10", color="#e6dcff", shape=house];
N_181D4460 [label="case1C27CDC0", color="#e6dcff", shape=house];
N_1CB43680 [label="case1C27CE70", color="#e6dcff", shape=house];
N_17C24640 [label="case1C27CF20", color="#e6dcff", shape=house];
N_B42A940 [label="case1C27CFD0", color="#e6dcff", shape=house];
N_18ACF2C0 [label="case1C27D080", color="#e6dcff", shape=house];
N_17A37520 [label="case1C27D130", color="#e6dcff", shape=house];
N_1841A940 [label="case1C27D1E0", color="#e6dcff", shape=house];
N_1841BCA0 [label="case1C27D290", color="#e6dcff", shape=house];
N_1CC6D250 [label="logic1C27D340", color="#e6dcff", shape=egg];
N_1CA46820 [label="logic1C27D3F0", color="#e6dcff", shape=egg];
N_1D6BD6B0 [label="logic1C27D4A0", color="#e6dcff", shape=egg];
N_1D43CDF0 [label="logic1C27D550", color="#e6dcff", shape=egg];
N_1CA6A3C0 [label="logic1C27D600", color="#e6dcff", shape=egg];
N_1CD30A30 [label="logic1C27D6B0", color="#e6dcff", shape=egg];
N_1BD4D480 [label="case1C27D760", color="#e6dcff", shape=house];
N_1C63D040 [label="logic1C27D810", color="#e6dcff", shape=egg];
N_1CD318E0 [label="logic1C27D8C0", color="#e6dcff", shape=egg];
N_17C24AA0 [label="logic1C27D970", color="#e6dcff", shape=egg];
N_1CAD7540 [label="logic1C27F180", color="#e6dcff", shape=egg];
N_7515C70 [label="logic1C27F230", color="#e6dcff", shape=egg];
N_1CD2F900 [label="logic1C27F2E0", color="#e6dcff", shape=egg];
N_1831A440 [label="logic1C27F390", color="#e6dcff", shape=egg];
N_18D059D0 [label="logic1C27FF40", color="#e6dcff", shape=egg];
N_1CB43A40 [label="logic1C2C8000", color="#e6dcff", shape=egg];
N_1CD30C60 [label="logic1C2C80B0", color="#e6dcff", shape=egg];
N_1BD8AAA0 [label="counter1C2C84D0", color="#e6dcff", shape=rect];
N_1835DB30 [label="logic1C2C8B00", color="#e6dcff", shape=egg];
N_17A35400 [label="logic1C2C96B0", color="#e6dcff", shape=egg];
N_1CC6D890 [label="case1C2C9760", color="#e6dcff", shape=house];
N_1CCD0620 [label="logic1C2C9810", color="#e6dcff", shape=egg];
N_1CA9EE60 [label="logic1C2C98C0", color="#e6dcff", shape=egg];
N_1BD8CA80 [label="logic1C2C9970", color="#e6dcff", shape=egg];
N_1C63E8F0 [label="logic1C2C9A20", color="#e6dcff", shape=egg];
N_19025520 [label="logic1C2C9AD0", color="#e6dcff", shape=egg];
N_1831A490 [label="logic1C2C9B80", color="#e6dcff", shape=egg];
N_17A349B0 [label="logic1C2C9C30", color="#e6dcff", shape=egg];
N_1CAD6AF0 [label="logic1C2C9CE0", color="#e6dcff", shape=egg];
N_1BD1FF40 [label="case1C2C9D90", color="#e6dcff", shape=house];
N_1BD1A3C0 [label="logic1C2C9E40", color="#e6dcff", shape=egg];
N_1CA6B860 [label="case1C2C9EF0", color="#e6dcff", shape=house];
N_1CC6A9B0 [label="logic1C2C9FA0", color="#e6dcff", shape=egg];
N_1CB042D0 [label="logic1C2CA050", color="#e6dcff", shape=egg];
N_1820D590 [label="logic1C2CA100", color="#e6dcff", shape=egg];
N_1D959DB0 [label="case1C2CA1B0", color="#e6dcff", shape=house];
N_18318960 [label="logic1C2CA260", color="#e6dcff", shape=egg];
N_184A5180 [label="logic1C2CA310", color="#e6dcff", shape=egg];
N_184A5040 [label="logic1C2CA3C0", color="#e6dcff", shape=egg];
N_184A4EB0 [label="case1C2CA470", color="#e6dcff", shape=house];
N_184A4B90 [label="datapath1C2CA520", color="#e6dcff", shape=invtrapezium];
N_184A4910 [label="logic1C2CA5D0", color="#e6dcff", shape=egg];
N_1D407930 [label="counter1C2CA890", color="#e6dcff", shape=rect];
N_1D404320 [label="case1C2CAAA0", color="#e6dcff", shape=house];
N_1D4041E0 [label="logic1C2CAB50", color="#e6dcff", shape=egg];
N_1D404AA0 [label="datapath1C2CAC00", color="#e6dcff", shape=invtrapezium];
N_1BD213E0 [label="muxpart1C2CAD60"];
N_1BD1EBE0 [label="muxpart1C2CAEC0"];
N_1BD1F4A0 [label="case1C2CAF70", color="#e6dcff", shape=house];
N_1BD21340 [label="logic1C2CB020", color="#e6dcff", shape=egg];
N_1BD1E140 [label="logic1C2CB0D0", color="#e6dcff", shape=egg];
N_1BD1F680 [label="logic1C2CB180", color="#e6dcff", shape=egg];
N_1BD1E410 [label="logic1C2CB230", color="#e6dcff", shape=egg];
N_1BD212A0 [label="case1C2CB440", color="#e6dcff", shape=house];
N_1BD21160 [label="logic1C2CB4F0", color="#e6dcff", shape=egg];
N_1BD1E780 [label="logic1C2CB5A0", color="#e6dcff", shape=egg];
N_1BD1EB90 [label="logic1C2CB650", color="#e6dcff", shape=egg];
N_1BD1EAF0 [label="logic1C2CB700", color="#e6dcff", shape=egg];
N_1788D540 [label="logic1C2CB7B0", color="#e6dcff", shape=egg];
N_1788F8E0 [label="case1C2CB860", color="#e6dcff", shape=house];
N_1788F890 [label="logic1C2CB910", color="#e6dcff", shape=egg];
N_1788D950 [label="logic1C2CB9C0", color="#e6dcff", shape=egg];
N_1788EA30 [label="logic1C2CBA70", color="#e6dcff", shape=egg];
N_1788DEA0 [label="logic1C41F290", color="#e6dcff", shape=egg];
N_1788F4D0 [label="logic1C41F340", color="#e6dcff", shape=egg];
N_1788EBC0 [label="logic1C41F3F0", color="#e6dcff", shape=egg];
N_1788FE30 [label="logic1C41F4A0", color="#e6dcff", shape=egg];
N_1788FE80 [label="logic1C420050", color="#e6dcff", shape=egg];
N_1788D680 [label="logic1C420100", color="#e6dcff", shape=egg];
N_1788D450 [label="logic1C4201B0", color="#e6dcff", shape=egg];
N_1788C5A0 [label="counter1C4205D0", color="#e6dcff", shape=rect];
N_1788CA00 [label="logic1C420C00", color="#e6dcff", shape=egg];
N_1788CF00 [label="case1C421700", color="#e6dcff", shape=house];
N_1788CF50 [label="case1C4217B0", color="#e6dcff", shape=house];
N_1788D9F0 [label="case1C421860", color="#e6dcff", shape=house];
N_1788DD10 [label="case1C421910", color="#e6dcff", shape=house];
N_1788DDB0 [label="logic1C421A70", color="#e6dcff", shape=egg];
N_1788DF40 [label="logic1C421B20", color="#e6dcff", shape=egg];
N_1788E080 [label="logic1C421C80", color="#e6dcff", shape=egg];
N_1788E2B0 [label="logic1C421DE0", color="#e6dcff", shape=egg];
N_1788E3A0 [label="logic1C421E90", color="#e6dcff", shape=egg];
N_1788E580 [label="logic1BE30000", color="#e6dcff", shape=egg];
N_1788E620 [label="logic1BE30160", color="#e6dcff", shape=egg];
N_5A2C8F0 [label="N_5A2C8F0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C990 [label="N_5A2C990\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C800 [label="N_5A2C800\nbsel:5\n#0:31\n", color="#ffee80"];
N_5A2C7B0 [label="N_5A2C7B0\nbsel:5\n#0:31\n", color="#ffee80"];
N_5A2CCB0 [label="N_5A2CCB0\nbsel:5\n#0:31\n", color="#ffee80"];
N_5A2CB70 [label="N_5A2CB70\nbsel:5\n#0:31\n", color="#ffee80"];
N_5A2C850 [label="N_5A2C850\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C8A0 [label="N_5A2C8A0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CD50 [label="N_5A2CD50\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CA30 [label="N_5A2CA30\nbsel:5\n#0:31\n", color="#ffee80"];
N_5A2C9E0 [label="N_5A2C9E0\nbsel:5\n#0:31\n", color="#ffee80"];
N_5A2CAD0 [label="N_5A2CAD0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CC10 [label="N_5A2CC10\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CB20 [label="N_5A2CB20\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CA80 [label="N_5A2CA80\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CE40 [label="N_5A2CE40\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CC60 [label="N_5A2CC60\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D020 [label="N_5A2D020\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2CD00 [label="N_5A2CD00\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DE80 [label="N_5A2DE80\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BB80 [label="N_5A2BB80\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DF70 [label="N_5A2DF70\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DF20 [label="N_5A2DF20\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C080 [label="N_5A2C080\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C0D0 [label="N_5A2C0D0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C670 [label="N_5A2C670\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C120 [label="N_5A2C120\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C1C0 [label="N_5A2C1C0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C030 [label="N_5A2C030\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BFE0 [label="N_5A2BFE0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BF90 [label="N_5A2BF90\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BC70 [label="N_5A2BC70\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BC20 [label="N_5A2BC20\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BBD0 [label="N_5A2BBD0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C210 [label="N_5A2C210\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C760 [label="N_5A2C760\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BF40 [label="N_5A2BF40\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BEF0 [label="N_5A2BEF0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BEA0 [label="N_5A2BEA0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BE50 [label="N_5A2BE50\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BE00 [label="N_5A2BE00\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BDB0 [label="N_5A2BDB0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BD60 [label="N_5A2BD60\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BD10 [label="N_5A2BD10\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2BCC0 [label="N_5A2BCC0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C3A0 [label="N_5A2C3A0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C300 [label="N_5A2C300\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C2B0 [label="N_5A2C2B0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C260 [label="N_5A2C260\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D9D0 [label="N_5A2D9D0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D750 [label="N_5A2D750\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DA20 [label="N_5A2DA20\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D840 [label="N_5A2D840\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DA70 [label="N_5A2DA70\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D890 [label="N_5A2D890\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DAC0 [label="N_5A2DAC0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DB60 [label="N_5A2DB60\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D980 [label="N_5A2D980\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D930 [label="N_5A2D930\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2D8E0 [label="N_5A2D8E0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DB10 [label="N_5A2DB10\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DCA0 [label="N_5A2DCA0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DBB0 [label="N_5A2DBB0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DD40 [label="N_5A2DD40\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DCF0 [label="N_5A2DCF0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DC50 [label="N_5A2DC50\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DC00 [label="N_5A2DC00\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DD90 [label="N_5A2DD90\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DDE0 [label="N_5A2DDE0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DE30 [label="N_5A2DE30\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C170 [label="N_5A2C170\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2DED0 [label="N_5A2DED0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C350 [label="N_5A2C350\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768080 [label="N_17768080\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768260 [label="N_17768260\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768440 [label="N_17768440\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768620 [label="N_17768620\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768800 [label="N_17768800\nbsel:1\n#0:1\n", color="#ffee80"];
N_177689E0 [label="N_177689E0\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768BC0 [label="N_17768BC0\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768DA0 [label="N_17768DA0\nbsel:1\n#0:1\n", color="#ffee80"];
N_17768F80 [label="N_17768F80\nbsel:1\n#0:1\n", color="#ffee80"];
N_177693E0 [label="N_177693E0\nbsel:1\n#0:1\n", color="#ffee80"];
N_17769480 [label="N_17769480\nbsel:1\n#0:1\n", color="#ffee80"];
N_17769430 [label="N_17769430\nbsel:1\n#0:1\n", color="#ffee80"];
N_177694D0 [label="N_177694D0\nbsel:1\n#0:1\n", color="#ffee80"];
N_17769390 [label="N_17769390\nbsel:1\n#0:1\n", color="#ffee80"];
N_17769340 [label="N_17769340\nbsel:1\n#0:1\n", color="#ffee80"];
N_17769570 [label="N_17769570\nbsel:1\n#0:1\n", color="#ffee80"];
N_177695C0 [label="N_177695C0\nbsel:1\n#0:1\n", color="#ffee80"];
N_17769610 [label="N_17769610\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6AF0 [label="N_1D5D6AF0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6A50 [label="N_1D5D6A50\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6D20 [label="N_1D5D6D20\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D9C50 [label="N_1D5D9C50\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D9520 [label="N_1D5D9520\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8CB0 [label="N_1D5D8CB0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8800 [label="N_1D5D8800\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8350 [label="N_1D5D8350\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D74F0 [label="N_1D5D74F0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D7090 [label="N_1D5D7090\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D79A0 [label="N_1D5D79A0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8EE0 [label="N_1D5D8EE0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8120 [label="N_1D5D8120\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D7D10 [label="N_1D5D7D10\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D91B0 [label="N_1D5D91B0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6500 [label="N_1D5D6500\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D62D0 [label="N_1D5D62D0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D97F0 [label="N_1D5D97F0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D61E0 [label="N_1D5D61E0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6230 [label="N_1D5D6230\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6370 [label="N_1D5D6370\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6320 [label="N_1D5D6320\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6410 [label="N_1D5D6410\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6460 [label="N_1D5D6460\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D65A0 [label="N_1D5D65A0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6550 [label="N_1D5D6550\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6FF0 [label="N_1D5D6FF0\nbsel:3\n#0:7\n", color="#ffee80"];
N_5A2CBC0 [label="N_5A2CBC0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D6280 [label="N_1D5D6280\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D70E0 [label="N_1D5D70E0\nbsel:1\n#0:1\n", color="#ffee80"];
N_5A2C710 [label="N_5A2C710\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D7040 [label="N_1D5D7040\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D74A0 [label="N_1D5D74A0\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D75E0 [label="N_1D5D75E0\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D7590 [label="N_1D5D7590\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D7540 [label="N_1D5D7540\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D7450 [label="N_1D5D7450\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D7180 [label="N_1D5D7180\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D7630 [label="N_1D5D7630\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7B80 [label="N_1D5D7B80\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7C70 [label="N_1D5D7C70\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7C20 [label="N_1D5D7C20\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7BD0 [label="N_1D5D7BD0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7CC0 [label="N_1D5D7CC0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7B30 [label="N_1D5D7B30\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7AE0 [label="N_1D5D7AE0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7E00 [label="N_1D5D7E00\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7DB0 [label="N_1D5D7DB0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7EA0 [label="N_1D5D7EA0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D80D0 [label="N_1D5D80D0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7E50 [label="N_1D5D7E50\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7D60 [label="N_1D5D7D60\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D8170 [label="N_1D5D8170\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D8300 [label="N_1D5D8300\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D82B0 [label="N_1D5D82B0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D8260 [label="N_1D5D8260\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D81C0 [label="N_1D5D81C0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D8210 [label="N_1D5D8210\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D8440 [label="N_1D5D8440\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D83F0 [label="N_1D5D83F0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D84E0 [label="N_1D5D84E0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D87B0 [label="N_1D5D87B0\nbsel:8\n#0:255\n", color="#ffee80"];
N_1D5D7A40 [label="N_1D5D7A40\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D79F0 [label="N_1D5D79F0\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D7900 [label="N_1D5D7900\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D7130 [label="N_1D5D7130\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D63C0 [label="N_1D5D63C0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D65F0 [label="N_1D5D65F0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D64B0 [label="N_1D5D64B0\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8490 [label="N_1D5D8490\nbsel:1\n#0:1\n", color="#ffee80"];
N_1D5D8C60 [label="N_1D5D8C60\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D88F0 [label="N_1D5D88F0\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D88A0 [label="N_1D5D88A0\nbsel:2\n#0:3\n", color="#ffee80"];
N_1D5D8990 [label="N_1D5D8990\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D5D8D00 [label="N_1D5D8D00\nbsel:5\n#0:31\n", color="#ffee80"];
N_1D5D97A0 [label="N_1D5D97A0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D9CF0 [label="N_1D5D9CF0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D9BB0 [label="N_1D5D9BB0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D9C00 [label="N_1D5D9C00\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D69B0 [label="N_1D5D69B0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D6A00 [label="N_1D5D6A00\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B4E90 [label="N_1D9B4E90\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D83A0 [label="N_1D5D83A0\nbsel:3\n#0:7\n", color="#ffee80"];
N_1D9B3A90 [label="N_1D9B3A90\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B45D0 [label="N_1D9B45D0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B5520 [label="N_1D9B5520\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B3CC0 [label="N_1D9B3CC0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B28C0 [label="N_1D9B28C0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B52F0 [label="N_1D9B52F0\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D9B4800 [label="N_1D9B4800\nbsel:32\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", color="#ffee80"];
N_1D5D8D50 [label="N_1D5D8D50\nbsel:3\n#0:7\n", color="#ffee80"];
N_49CFB30 [label="N_49CFB30\nbconc:260\n#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111\n", color="#ffee80"];
N_19195DE0_clearval [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_19195DE0_clearval -> N_19195DE0 [label="8", headlabel=<clearval>];
N_19195DE0_in [label="8b11111111", color="#f1f1b2", shape=plaintext];
N_19195DE0_in -> N_19195DE0 [label="8", headlabel=<in>];
N_19195DE0_IS_CLK_INVERTED [label="1b0", color="#f1f1b2", shape=plaintext];
N_19195DE0_IS_CLK_INVERTED -> N_19195DE0 [label="1", headlabel=<IS_CLK_INVERTED>];
N_1BD8AAA0_clearval [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1BD8AAA0_clearval -> N_1BD8AAA0 [label="5", headlabel=<clearval>];
N_1BD8AAA0_in [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8AAA0_in -> N_1BD8AAA0 [label="2", headlabel=<in>];
N_1BD8AAA0_IS_CLK_INVERTED [label="1b0", color="#f1f1b2", shape=plaintext];
N_1BD8AAA0_IS_CLK_INVERTED -> N_1BD8AAA0 [label="1", headlabel=<IS_CLK_INVERTED>];
N_1D407930_clearval [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D407930_clearval -> N_1D407930 [label="8", headlabel=<clearval>];
N_1D407930_in [label="8b11111111", color="#f1f1b2", shape=plaintext];
N_1D407930_in -> N_1D407930 [label="8", headlabel=<in>];
N_1D407930_IS_CLK_INVERTED [label="1b0", color="#f1f1b2", shape=plaintext];
N_1D407930_IS_CLK_INVERTED -> N_1D407930 [label="1", headlabel=<IS_CLK_INVERTED>];
N_1788C5A0_clearval [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1788C5A0_clearval -> N_1788C5A0 [label="5", headlabel=<clearval>];
N_1788C5A0_in [label="2b01", color="#f1f1b2", shape=plaintext];
N_1788C5A0_in -> N_1788C5A0 [label="2", headlabel=<in>];
N_1788C5A0_IS_CLK_INVERTED [label="1b0", color="#f1f1b2", shape=plaintext];
N_1788C5A0_IS_CLK_INVERTED -> N_1788C5A0 [label="1", headlabel=<IS_CLK_INVERTED>];
N_5A2C8F0_sel [label="36", color="#f1f1b2", shape=plaintext];
N_5A2C8F0_sel -> N_5A2C8F0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C990_sel [label="39", color="#f1f1b2", shape=plaintext];
N_5A2C990_sel -> N_5A2C990 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C800_sel [label="11", color="#f1f1b2", shape=plaintext];
N_5A2C800_sel -> N_5A2C800 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C7B0_sel [label="26", color="#f1f1b2", shape=plaintext];
N_5A2C7B0_sel -> N_5A2C7B0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CCB0_sel [label="11", color="#f1f1b2", shape=plaintext];
N_5A2CCB0_sel -> N_5A2CCB0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CB70_sel [label="31", color="#f1f1b2", shape=plaintext];
N_5A2CB70_sel -> N_5A2CB70 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C850_sel [label="38", color="#f1f1b2", shape=plaintext];
N_5A2C850_sel -> N_5A2C850 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C8A0_sel [label="37", color="#f1f1b2", shape=plaintext];
N_5A2C8A0_sel -> N_5A2C8A0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CD50_sel [label="39", color="#f1f1b2", shape=plaintext];
N_5A2CD50_sel -> N_5A2CD50 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CA30_sel [label="16", color="#f1f1b2", shape=plaintext];
N_5A2CA30_sel -> N_5A2CA30 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C9E0_sel [label="31", color="#f1f1b2", shape=plaintext];
N_5A2C9E0_sel -> N_5A2C9E0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CAD0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2CAD0_sel -> N_5A2CAD0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CC10_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2CC10_sel -> N_5A2CC10 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CB20_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2CB20_sel -> N_5A2CB20 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CA80_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2CA80_sel -> N_5A2CA80 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CE40_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2CE40_sel -> N_5A2CE40 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CC60_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2CC60_sel -> N_5A2CC60 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D020_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2D020_sel -> N_5A2D020 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CD00_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2CD00_sel -> N_5A2CD00 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DE80_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DE80_sel -> N_5A2DE80 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BB80_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BB80_sel -> N_5A2BB80 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DF70_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2DF70_sel -> N_5A2DF70 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DF20_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2DF20_sel -> N_5A2DF20 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C080_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2C080_sel -> N_5A2C080 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C0D0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2C0D0_sel -> N_5A2C0D0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C670_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2C670_sel -> N_5A2C670 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C120_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2C120_sel -> N_5A2C120 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C1C0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2C1C0_sel -> N_5A2C1C0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C030_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2C030_sel -> N_5A2C030 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BFE0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2BFE0_sel -> N_5A2BFE0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BF90_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2BF90_sel -> N_5A2BF90 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BC70_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BC70_sel -> N_5A2BC70 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BC20_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BC20_sel -> N_5A2BC20 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BBD0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2BBD0_sel -> N_5A2BBD0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C210_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2C210_sel -> N_5A2C210 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C760_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2C760_sel -> N_5A2C760 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BF40_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2BF40_sel -> N_5A2BF40 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BEF0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BEF0_sel -> N_5A2BEF0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BEA0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BEA0_sel -> N_5A2BEA0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BE50_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2BE50_sel -> N_5A2BE50 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BE00_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2BE00_sel -> N_5A2BE00 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BDB0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2BDB0_sel -> N_5A2BDB0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BD60_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2BD60_sel -> N_5A2BD60 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BD10_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BD10_sel -> N_5A2BD10 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2BCC0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2BCC0_sel -> N_5A2BCC0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C3A0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2C3A0_sel -> N_5A2C3A0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C300_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2C300_sel -> N_5A2C300 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C2B0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2C2B0_sel -> N_5A2C2B0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C260_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2C260_sel -> N_5A2C260 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D9D0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2D9D0_sel -> N_5A2D9D0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D750_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2D750_sel -> N_5A2D750 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DA20_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2DA20_sel -> N_5A2DA20 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D840_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2D840_sel -> N_5A2D840 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DA70_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2DA70_sel -> N_5A2DA70 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D890_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2D890_sel -> N_5A2D890 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DAC0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DAC0_sel -> N_5A2DAC0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DB60_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DB60_sel -> N_5A2DB60 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D980_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2D980_sel -> N_5A2D980 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D930_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2D930_sel -> N_5A2D930 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2D8E0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2D8E0_sel -> N_5A2D8E0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DB10_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DB10_sel -> N_5A2DB10 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DCA0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2DCA0_sel -> N_5A2DCA0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DBB0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2DBB0_sel -> N_5A2DBB0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DD40_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DD40_sel -> N_5A2DD40 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DCF0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2DCF0_sel -> N_5A2DCF0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DC50_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2DC50_sel -> N_5A2DC50 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DC00_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DC00_sel -> N_5A2DC00 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DD90_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2DD90_sel -> N_5A2DD90 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DDE0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2DDE0_sel -> N_5A2DDE0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DE30_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2DE30_sel -> N_5A2DE30 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C170_sel [label="3", color="#f1f1b2", shape=plaintext];
N_5A2C170_sel -> N_5A2C170 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2DED0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_5A2DED0_sel -> N_5A2DED0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C350_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2C350_sel -> N_5A2C350 [label="32", color="#00ff00", headlabel=<sel>];
N_17768080_sel [label="3", color="#f1f1b2", shape=plaintext];
N_17768080_sel -> N_17768080 [label="32", color="#00ff00", headlabel=<sel>];
N_17768260_sel [label="1", color="#f1f1b2", shape=plaintext];
N_17768260_sel -> N_17768260 [label="32", color="#00ff00", headlabel=<sel>];
N_17768440_sel [label="2", color="#f1f1b2", shape=plaintext];
N_17768440_sel -> N_17768440 [label="32", color="#00ff00", headlabel=<sel>];
N_17768620_sel [label="3", color="#f1f1b2", shape=plaintext];
N_17768620_sel -> N_17768620 [label="32", color="#00ff00", headlabel=<sel>];
N_17768800_sel [label="1", color="#f1f1b2", shape=plaintext];
N_17768800_sel -> N_17768800 [label="32", color="#00ff00", headlabel=<sel>];
N_177689E0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_177689E0_sel -> N_177689E0 [label="32", color="#00ff00", headlabel=<sel>];
N_17768BC0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_17768BC0_sel -> N_17768BC0 [label="32", color="#00ff00", headlabel=<sel>];
N_17768DA0_sel [label="1", color="#f1f1b2", shape=plaintext];
N_17768DA0_sel -> N_17768DA0 [label="32", color="#00ff00", headlabel=<sel>];
N_17768F80_sel [label="2", color="#f1f1b2", shape=plaintext];
N_17768F80_sel -> N_17768F80 [label="32", color="#00ff00", headlabel=<sel>];
N_177693E0_sel [label="3", color="#f1f1b2", shape=plaintext];
N_177693E0_sel -> N_177693E0 [label="32", color="#00ff00", headlabel=<sel>];
N_17769480_sel [label="1", color="#f1f1b2", shape=plaintext];
N_17769480_sel -> N_17769480 [label="32", color="#00ff00", headlabel=<sel>];
N_17769430_sel [label="1", color="#f1f1b2", shape=plaintext];
N_17769430_sel -> N_17769430 [label="32", color="#00ff00", headlabel=<sel>];
N_177694D0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_177694D0_sel -> N_177694D0 [label="32", color="#00ff00", headlabel=<sel>];
N_17769390_sel [label="2", color="#f1f1b2", shape=plaintext];
N_17769390_sel -> N_17769390 [label="32", color="#00ff00", headlabel=<sel>];
N_17769340_sel [label="3", color="#f1f1b2", shape=plaintext];
N_17769340_sel -> N_17769340 [label="32", color="#00ff00", headlabel=<sel>];
N_17769570_sel [label="3", color="#f1f1b2", shape=plaintext];
N_17769570_sel -> N_17769570 [label="32", color="#00ff00", headlabel=<sel>];
N_177695C0_sel [label="4", color="#f1f1b2", shape=plaintext];
N_177695C0_sel -> N_177695C0 [label="32", color="#00ff00", headlabel=<sel>];
N_17769610_sel [label="5", color="#f1f1b2", shape=plaintext];
N_17769610_sel -> N_17769610 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6AF0_sel [label="6", color="#f1f1b2", shape=plaintext];
N_1D5D6AF0_sel -> N_1D5D6AF0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6A50_sel [label="7", color="#f1f1b2", shape=plaintext];
N_1D5D6A50_sel -> N_1D5D6A50 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6D20_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D6D20_sel -> N_1D5D6D20 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D9C50_sel [label="9", color="#f1f1b2", shape=plaintext];
N_1D5D9C50_sel -> N_1D5D9C50 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D9520_sel [label="10", color="#f1f1b2", shape=plaintext];
N_1D5D9520_sel -> N_1D5D9520 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8CB0_sel [label="11", color="#f1f1b2", shape=plaintext];
N_1D5D8CB0_sel -> N_1D5D8CB0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8800_sel [label="12", color="#f1f1b2", shape=plaintext];
N_1D5D8800_sel -> N_1D5D8800 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8350_sel [label="13", color="#f1f1b2", shape=plaintext];
N_1D5D8350_sel -> N_1D5D8350 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D74F0_sel [label="14", color="#f1f1b2", shape=plaintext];
N_1D5D74F0_sel -> N_1D5D74F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7090_sel [label="15", color="#f1f1b2", shape=plaintext];
N_1D5D7090_sel -> N_1D5D7090 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D79A0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D79A0_sel -> N_1D5D79A0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8EE0_sel [label="17", color="#f1f1b2", shape=plaintext];
N_1D5D8EE0_sel -> N_1D5D8EE0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8120_sel [label="18", color="#f1f1b2", shape=plaintext];
N_1D5D8120_sel -> N_1D5D8120 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7D10_sel [label="19", color="#f1f1b2", shape=plaintext];
N_1D5D7D10_sel -> N_1D5D7D10 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D91B0_sel [label="20", color="#f1f1b2", shape=plaintext];
N_1D5D91B0_sel -> N_1D5D91B0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6500_sel [label="21", color="#f1f1b2", shape=plaintext];
N_1D5D6500_sel -> N_1D5D6500 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D62D0_sel [label="22", color="#f1f1b2", shape=plaintext];
N_1D5D62D0_sel -> N_1D5D62D0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D97F0_sel [label="23", color="#f1f1b2", shape=plaintext];
N_1D5D97F0_sel -> N_1D5D97F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D61E0_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D61E0_sel -> N_1D5D61E0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6230_sel [label="25", color="#f1f1b2", shape=plaintext];
N_1D5D6230_sel -> N_1D5D6230 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6370_sel [label="26", color="#f1f1b2", shape=plaintext];
N_1D5D6370_sel -> N_1D5D6370 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6320_sel [label="27", color="#f1f1b2", shape=plaintext];
N_1D5D6320_sel -> N_1D5D6320 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6410_sel [label="28", color="#f1f1b2", shape=plaintext];
N_1D5D6410_sel -> N_1D5D6410 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6460_sel [label="29", color="#f1f1b2", shape=plaintext];
N_1D5D6460_sel -> N_1D5D6460 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D65A0_sel [label="30", color="#f1f1b2", shape=plaintext];
N_1D5D65A0_sel -> N_1D5D65A0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6550_sel [label="31", color="#f1f1b2", shape=plaintext];
N_1D5D6550_sel -> N_1D5D6550 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6FF0_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D6FF0_sel -> N_1D5D6FF0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2CBC0_sel [label="39", color="#f1f1b2", shape=plaintext];
N_5A2CBC0_sel -> N_5A2CBC0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6280_sel [label="21", color="#f1f1b2", shape=plaintext];
N_1D5D6280_sel -> N_1D5D6280 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D70E0_sel [label="38", color="#f1f1b2", shape=plaintext];
N_1D5D70E0_sel -> N_1D5D70E0 [label="32", color="#00ff00", headlabel=<sel>];
N_5A2C710_sel [label="2", color="#f1f1b2", shape=plaintext];
N_5A2C710_sel -> N_5A2C710 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7040_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D7040_sel -> N_1D5D7040 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D74A0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D74A0_sel -> N_1D5D74A0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D75E0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D75E0_sel -> N_1D5D75E0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7590_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D7590_sel -> N_1D5D7590 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7540_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D7540_sel -> N_1D5D7540 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7450_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D7450_sel -> N_1D5D7450 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7180_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D7180_sel -> N_1D5D7180 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7630_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D7630_sel -> N_1D5D7630 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7B80_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D7B80_sel -> N_1D5D7B80 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7C70_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D7C70_sel -> N_1D5D7C70 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7C20_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D7C20_sel -> N_1D5D7C20 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7BD0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D7BD0_sel -> N_1D5D7BD0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7CC0_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D7CC0_sel -> N_1D5D7CC0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7B30_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D7B30_sel -> N_1D5D7B30 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7AE0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D7AE0_sel -> N_1D5D7AE0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7E00_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D7E00_sel -> N_1D5D7E00 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7DB0_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D7DB0_sel -> N_1D5D7DB0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7EA0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D7EA0_sel -> N_1D5D7EA0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D80D0_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D80D0_sel -> N_1D5D80D0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7E50_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D7E50_sel -> N_1D5D7E50 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7D60_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D7D60_sel -> N_1D5D7D60 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8170_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D8170_sel -> N_1D5D8170 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8300_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D8300_sel -> N_1D5D8300 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D82B0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D82B0_sel -> N_1D5D82B0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8260_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D8260_sel -> N_1D5D8260 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D81C0_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D81C0_sel -> N_1D5D81C0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8210_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D8210_sel -> N_1D5D8210 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8440_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D8440_sel -> N_1D5D8440 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D83F0_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D83F0_sel -> N_1D5D83F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D84E0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D84E0_sel -> N_1D5D84E0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D87B0_sel [label="24", color="#f1f1b2", shape=plaintext];
N_1D5D87B0_sel -> N_1D5D87B0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7A40_sel [label="11", color="#f1f1b2", shape=plaintext];
N_1D5D7A40_sel -> N_1D5D7A40 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D79F0_sel [label="26", color="#f1f1b2", shape=plaintext];
N_1D5D79F0_sel -> N_1D5D79F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7900_sel [label="11", color="#f1f1b2", shape=plaintext];
N_1D5D7900_sel -> N_1D5D7900 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D7130_sel [label="39", color="#f1f1b2", shape=plaintext];
N_1D5D7130_sel -> N_1D5D7130 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D63C0_sel [label="37", color="#f1f1b2", shape=plaintext];
N_1D5D63C0_sel -> N_1D5D63C0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D65F0_sel [label="38", color="#f1f1b2", shape=plaintext];
N_1D5D65F0_sel -> N_1D5D65F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D64B0_sel [label="36", color="#f1f1b2", shape=plaintext];
N_1D5D64B0_sel -> N_1D5D64B0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8490_sel [label="39", color="#f1f1b2", shape=plaintext];
N_1D5D8490_sel -> N_1D5D8490 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8C60_sel [label="31", color="#f1f1b2", shape=plaintext];
N_1D5D8C60_sel -> N_1D5D8C60 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D88F0_sel [label="16", color="#f1f1b2", shape=plaintext];
N_1D5D88F0_sel -> N_1D5D88F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D88A0_sel [label="256", color="#f1f1b2", shape=plaintext];
N_1D5D88A0_sel -> N_1D5D88A0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8990_sel [label="8", color="#f1f1b2", shape=plaintext];
N_1D5D8990_sel -> N_1D5D8990 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8D00_sel [label="21", color="#f1f1b2", shape=plaintext];
N_1D5D8D00_sel -> N_1D5D8D00 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D97A0_sel [label="32", color="#f1f1b2", shape=plaintext];
N_1D5D97A0_sel -> N_1D5D97A0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D9CF0_sel [label="64", color="#f1f1b2", shape=plaintext];
N_1D5D9CF0_sel -> N_1D5D9CF0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D9BB0_sel [label="96", color="#f1f1b2", shape=plaintext];
N_1D5D9BB0_sel -> N_1D5D9BB0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D9C00_sel [label="128", color="#f1f1b2", shape=plaintext];
N_1D5D9C00_sel -> N_1D5D9C00 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D69B0_sel [label="160", color="#f1f1b2", shape=plaintext];
N_1D5D69B0_sel -> N_1D5D69B0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D6A00_sel [label="192", color="#f1f1b2", shape=plaintext];
N_1D5D6A00_sel -> N_1D5D6A00 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B4E90_sel [label="224", color="#f1f1b2", shape=plaintext];
N_1D9B4E90_sel -> N_1D9B4E90 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D83A0_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D83A0_sel -> N_1D5D83A0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B3A90_sel [label="32", color="#f1f1b2", shape=plaintext];
N_1D9B3A90_sel -> N_1D9B3A90 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B45D0_sel [label="64", color="#f1f1b2", shape=plaintext];
N_1D9B45D0_sel -> N_1D9B45D0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B5520_sel [label="96", color="#f1f1b2", shape=plaintext];
N_1D9B5520_sel -> N_1D9B5520 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B3CC0_sel [label="128", color="#f1f1b2", shape=plaintext];
N_1D9B3CC0_sel -> N_1D9B3CC0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B28C0_sel [label="160", color="#f1f1b2", shape=plaintext];
N_1D9B28C0_sel -> N_1D9B28C0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B52F0_sel [label="192", color="#f1f1b2", shape=plaintext];
N_1D9B52F0_sel -> N_1D9B52F0 [label="32", color="#00ff00", headlabel=<sel>];
N_1D9B4800_sel [label="224", color="#f1f1b2", shape=plaintext];
N_1D9B4800_sel -> N_1D9B4800 [label="32", color="#00ff00", headlabel=<sel>];
N_1D5D8D50_sel [label="2", color="#f1f1b2", shape=plaintext];
N_1D5D8D50_sel -> N_1D5D8D50 [label="32", color="#00ff00", headlabel=<sel>];
N_49CFB30_P_1CC8F830 [label="1b0", color="#f1f1b2", shape=plaintext];
N_49CFB30_P_1CC8F830 -> N_49CFB30 [label="1", headlabel=<0>, headlabel=<0>];
N_1C9DCFF0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivwrap_buffer_available0 [label="1", taillabel=<wrap_buffer_available0>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available0>, headlabel=<#0:0>];
N_1BD1EFA0 -> partition_O1 [label="1", taillabel=<wrap_buffer_available>, headlabel=<O1>, headlabel=<#0:0>];
N_1CB45A20 -> partition_s_axi_wready [label="1", taillabel=<S_AXI_WREADY_I>, headlabel=<s_axi_wready>, headlabel=<#0:0>];
N_18318280 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivM_AXI_WREADY_I [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I>, headlabel=<#0:0>];
N_1CB45020 -> partition_E [label="1", taillabel=<pop_si_data>, headlabel=<E>, headlabel=<#0:0>];
N_1D4E7BD0 -> partition_D [label="5", taillabel=<pre_next_word>, headlabel=<D>, headlabel=<#0:0>];
N_1820FC50 -> partition_O2 [label="5", taillabel=<next_word>, headlabel=<O2>, headlabel=<#0:0>];
N_1D6F0DA0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_958_in [label="1", taillabel=<p_958_in>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_958_in>, headlabel=<#0:0>];
N_18C22FF0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_959_in [label="1", taillabel=<p_959_in>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_959_in>, headlabel=<#0:0>];
N_1CC99EF0 -> partition_O3 [label="1", taillabel=<p_930_out>, headlabel=<O3>, headlabel=<#0:0>];
N_7517F70 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_115_out [label="1", taillabel=<p_115_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_115_out>, headlabel=<#0:0>];
N_1CCD0760 -> partition_O4 [label="1", taillabel=<p_897_out>, headlabel=<O4>, headlabel=<#0:0>];
N_18AD03A0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_111_out [label="1", taillabel=<p_111_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_111_out>, headlabel=<#0:0>];
N_1D43C350 -> partition_O5 [label="1", taillabel=<p_868_out>, headlabel=<O5>, headlabel=<#0:0>];
N_178F0820 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_107_out [label="1", taillabel=<p_107_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out>, headlabel=<#0:0>];
N_1CB05630 -> partition_O6 [label="1", taillabel=<p_839_out>, headlabel=<O6>, headlabel=<#0:0>];
N_184A7480 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_104_out [label="1", taillabel=<p_104_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_104_out>, headlabel=<#0:0>];
N_1CC9A490 -> partition_O7 [label="1", taillabel=<p_810_out>, headlabel=<O7>, headlabel=<#0:0>];
N_17C27480 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_101_out [label="1", taillabel=<p_101_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_101_out>, headlabel=<#0:0>];
N_1CCD0300 -> partition_O8 [label="1", taillabel=<p_779_out>, headlabel=<O8>, headlabel=<#0:0>];
N_1CC6AC80 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_97_out [label="1", taillabel=<p_97_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_97_out>, headlabel=<#0:0>];
N_17A37ED0 -> partition_O9 [label="1", taillabel=<p_750_out>, headlabel=<O9>, headlabel=<#0:0>];
N_1CB05D10 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_93_out [label="1", taillabel=<p_93_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_93_out>, headlabel=<#0:0>];
N_1820E490 -> partition_O10 [label="1", taillabel=<p_721_out>, headlabel=<O10>, headlabel=<#0:0>];
N_1C9DEB20 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_90_out [label="1", taillabel=<p_90_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_90_out>, headlabel=<#0:0>];
N_1D6BAB40 -> partition_O11 [label="1", taillabel=<p_692_out>, headlabel=<O11>, headlabel=<#0:0>];
N_184A7110 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_85_out86_out [label="1", taillabel=<p_85_out86_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_85_out86_out>, headlabel=<#0:0>];
N_1820F1B0 -> partition_O12 [label="1", taillabel=<p_661_out>, headlabel=<O12>, headlabel=<#0:0>];
N_1D69A140 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_81_out82_out [label="1", taillabel=<p_81_out82_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_81_out82_out>, headlabel=<#0:0>];
N_1D6BAC80 -> partition_O13 [label="1", taillabel=<p_632_out>, headlabel=<O13>, headlabel=<#0:0>];
N_1BD8B900 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_77_out [label="1", taillabel=<p_77_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_77_out>, headlabel=<#0:0>];
N_1C96BDB0 -> partition_O14 [label="1", taillabel=<p_603_out>, headlabel=<O14>, headlabel=<#0:0>];
N_1CD31020 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_74_out [label="1", taillabel=<p_74_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_74_out>, headlabel=<#0:0>];
N_1CC6C080 -> partition_O15 [label="1", taillabel=<p_574_out>, headlabel=<O15>, headlabel=<#0:0>];
N_181D63F0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_71_out [label="1", taillabel=<p_71_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out>, headlabel=<#0:0>];
N_1D69BAE0 -> partition_O16 [label="1", taillabel=<p_543_out>, headlabel=<O16>, headlabel=<#0:0>];
N_1CA6D070 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_67_out [label="1", taillabel=<p_67_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_67_out>, headlabel=<#0:0>];
N_1D6BCC60 -> partition_O17 [label="1", taillabel=<p_514_out>, headlabel=<O17>, headlabel=<#0:0>];
N_1CC6AD70 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_63_out [label="1", taillabel=<p_63_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_63_out>, headlabel=<#0:0>];
N_1D5D6E60 -> partition_O18 [label="1", taillabel=<p_485_out>, headlabel=<O18>, headlabel=<#0:0>];
N_1BDBD2C0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_60_out [label="1", taillabel=<p_60_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_60_out>, headlabel=<#0:0>];
N_1D99A280 -> partition_O19 [label="1", taillabel=<p_456_out>, headlabel=<O19>, headlabel=<#0:0>];
N_1D6F18E0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_55_out56_out [label="1", taillabel=<p_55_out56_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_55_out56_out>, headlabel=<#0:0>];
N_1CC6C4E0 -> partition_O20 [label="1", taillabel=<p_425_out>, headlabel=<O20>, headlabel=<#0:0>];
N_1CA6D610 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_51_out52_out [label="1", taillabel=<p_51_out52_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_51_out52_out>, headlabel=<#0:0>];
N_1BDCC5A0 -> partition_O21 [label="1", taillabel=<p_396_out>, headlabel=<O21>, headlabel=<#0:0>];
N_17A34A00 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_47_out [label="1", taillabel=<p_47_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_47_out>, headlabel=<#0:0>];
N_1CA46730 -> partition_O22 [label="1", taillabel=<p_367_out>, headlabel=<O22>, headlabel=<#0:0>];
N_18318F50 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_44_out [label="1", taillabel=<p_44_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out>, headlabel=<#0:0>];
N_1CC6DB60 -> partition_O23 [label="1", taillabel=<p_338_out>, headlabel=<O23>, headlabel=<#0:0>];
N_1BD24030 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_41_out [label="1", taillabel=<p_41_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_41_out>, headlabel=<#0:0>];
N_1CD30FD0 -> partition_O24 [label="1", taillabel=<p_307_out>, headlabel=<O24>, headlabel=<#0:0>];
N_183BC3C0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_37_out [label="1", taillabel=<p_37_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_37_out>, headlabel=<#0:0>];
N_18319AE0 -> partition_O25 [label="1", taillabel=<p_278_out>, headlabel=<O25>, headlabel=<#0:0>];
N_1CC6C2B0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_33_out [label="1", taillabel=<p_33_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_33_out>, headlabel=<#0:0>];
N_17C25090 -> partition_O26 [label="1", taillabel=<p_249_out>, headlabel=<O26>, headlabel=<#0:0>];
N_1CC6C5D0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_30_out [label="1", taillabel=<p_30_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_30_out>, headlabel=<#0:0>];
N_1CCD1700 -> partition_O27 [label="1", taillabel=<p_220_out>, headlabel=<O27>, headlabel=<#0:0>];
N_1C63EC60 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_25_out26_out [label="1", taillabel=<p_25_out26_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_25_out26_out>, headlabel=<#0:0>];
N_1CC42EB0 -> partition_O28 [label="1", taillabel=<p_189_out>, headlabel=<O28>, headlabel=<#0:0>];
N_1CAD7E50 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_22_out [label="1", taillabel=<p_22_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_22_out>, headlabel=<#0:0>];
N_1C7C03A0 -> partition_O29 [label="1", taillabel=<p_160_out>, headlabel=<O29>, headlabel=<#0:0>];
N_1CB435E0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_17_out18_out [label="1", taillabel=<p_17_out18_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_17_out18_out>, headlabel=<#0:0>];
N_1CB068F0 -> partition_O30 [label="1", taillabel=<p_131_out>, headlabel=<O30>, headlabel=<#0:0>];
N_1C96AE10 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_14_out [label="1", taillabel=<p_14_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_14_out>, headlabel=<#0:0>];
N_1BD1EEB0 -> partition_O31 [label="1", taillabel=<p_102_out>, headlabel=<O31>, headlabel=<#0:0>];
N_1C937F70 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_11_out [label="1", taillabel=<p_11_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_11_out>, headlabel=<#0:0>];
N_181D7610 -> partition_O32 [label="1", taillabel=<p_71_out>, headlabel=<O32>, headlabel=<#0:0>];
N_1C63EE40 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_8_out [label="1", taillabel=<p_8_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_8_out>, headlabel=<#0:0>];
N_1D69B180 -> partition_O33 [label="1", taillabel=<p_41_out>, headlabel=<O33>, headlabel=<#0:0>];
N_1BD4CDA0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_3_out4_out [label="1", taillabel=<p_3_out4_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_3_out4_out>, headlabel=<#0:0>];
N_184A5590 -> partition_O34 [label="1", taillabel=<p_8_out>, headlabel=<O34>, headlabel=<#0:0>];
N_1BDBDAE0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_0_out [label="1", taillabel=<p_0_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_0_out>, headlabel=<#0:0>];
N_1CB1B520 -> partition_O35 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O35>, headlabel=<#0:0>];
N_184A5F40 -> partition_SR [label="1", taillabel=<wdata_wrap_buffer_q>, headlabel=<SR>, headlabel=<#0:0>];
N_1788DF40 -> partition_O36 [label="1", taillabel=<ARESET0>, headlabel=<O36>, headlabel=<#0:0>];
N_1BD8D840 -> partition_O37 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O37>, headlabel=<#0:0>];
N_1BD8A910 -> partition_O38 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O38>, headlabel=<#0:0>];
N_1BD8A190 -> partition_O39 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O39>, headlabel=<#0:0>];
N_1BDCCB40 -> partition_O40 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O40>, headlabel=<#0:0>];
N_1BDCC820 -> partition_O41 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O41>, headlabel=<#0:0>];
N_1CB5EFF0 -> partition_O42 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O42>, headlabel=<#0:0>];
N_1CB5F2C0 -> partition_O43 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O43>, headlabel=<#0:0>];
N_1CB605D0 -> partition_O44 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O44>, headlabel=<#0:0>];
N_1CB5F9F0 -> partition_O45 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O45>, headlabel=<#0:0>];
N_1CB61840 -> partition_O46 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O46>, headlabel=<#0:0>];
N_1CB60CB0 -> partition_O47 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O47>, headlabel=<#0:0>];
N_1CB9EF80 -> partition_O48 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O48>, headlabel=<#0:0>];
N_17832E40 -> partition_O49 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O49>, headlabel=<#0:0>];
N_17831FE0 -> partition_O50 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O50>, headlabel=<#0:0>];
N_17830FA0 -> partition_O51 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O51>, headlabel=<#0:0>];
N_17830730 -> partition_O52 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O52>, headlabel=<#0:0>];
N_178315E0 -> partition_O53 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O53>, headlabel=<#0:0>];
N_17833BB0 -> partition_O54 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O54>, headlabel=<#0:0>];
N_178F3D90 -> partition_O55 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O55>, headlabel=<#0:0>];
N_178F0C80 -> partition_O56 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O56>, headlabel=<#0:0>];
N_5C8B270 -> partition_O57 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O57>, headlabel=<#0:0>];
N_5C8B810 -> partition_O58 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O58>, headlabel=<#0:0>];
N_1CB44620 -> partition_O59 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O59>, headlabel=<#0:0>];
N_184A7570 -> partition_O60 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O60>, headlabel=<#0:0>];
N_1BD224B0 -> partition_O61 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O61>, headlabel=<#0:0>];
N_1D69BFE0 -> partition_O62 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O62>, headlabel=<#0:0>];
N_184D7C00 -> partition_O63 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O63>, headlabel=<#0:0>];
N_1CB43450 -> partition_O64 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O64>, headlabel=<#0:0>];
N_18319630 -> partition_O65 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O65>, headlabel=<#0:0>];
N_1BD547B0 -> partition_O66 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O66>, headlabel=<#0:0>];
N_1CAD8E40 -> partition_O67 [label="1", taillabel=<M_AXI_WDATA_I>, headlabel=<O67>, headlabel=<#0:0>];
N_1CD0A190 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_116_out117_out [label="1", taillabel=<p_116_out117_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_116_out117_out>, headlabel=<#0:0>];
N_1D6BD610 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_112_out113_out [label="1", taillabel=<p_112_out113_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out113_out>, headlabel=<#0:0>];
N_1CB437C0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_108_out [label="1", taillabel=<p_108_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_108_out>, headlabel=<#0:0>];
N_1C96B950 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_105_out [label="1", taillabel=<p_105_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_105_out>, headlabel=<#0:0>];
N_1CC6A0F0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_102_out [label="1", taillabel=<p_102_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_102_out>, headlabel=<#0:0>];
N_1CCD0990 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_98_out99_out [label="1", taillabel=<p_98_out99_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out99_out>, headlabel=<#0:0>];
N_1BD1D7F0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_94_out95_out [label="1", taillabel=<p_94_out95_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out95_out>, headlabel=<#0:0>];
N_17A34AA0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_91_out [label="1", taillabel=<p_91_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_91_out>, headlabel=<#0:0>];
N_1820CC30 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_87_out [label="1", taillabel=<p_87_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_87_out>, headlabel=<#0:0>];
N_1C9DDD60 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_83_out [label="1", taillabel=<p_83_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_out>, headlabel=<#0:0>];
N_1CAD9020 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_78_out79_out [label="1", taillabel=<p_78_out79_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_78_out79_out>, headlabel=<#0:0>];
N_18318FA0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_75_out [label="1", taillabel=<p_75_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out>, headlabel=<#0:0>];
N_1841B7F0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_72_out [label="1", taillabel=<p_72_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_72_out>, headlabel=<#0:0>];
N_1820E530 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_68_out [label="1", taillabel=<p_68_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_68_out>, headlabel=<#0:0>];
N_1820DD10 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_64_out [label="1", taillabel=<p_64_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_64_out>, headlabel=<#0:0>];
N_1CC75ED0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_61_out [label="1", taillabel=<p_61_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out>, headlabel=<#0:0>];
N_1CD31570 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_57_out [label="1", taillabel=<p_57_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_57_out>, headlabel=<#0:0>];
N_1835FED0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_53_out [label="1", taillabel=<p_53_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_53_out>, headlabel=<#0:0>];
N_1CCCF950 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_48_out49_out [label="1", taillabel=<p_48_out49_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out49_out>, headlabel=<#0:0>];
N_1D99DE80 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_45_out [label="1", taillabel=<p_45_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_45_out>, headlabel=<#0:0>];
N_178F0960 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_42_out [label="1", taillabel=<p_42_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_42_out>, headlabel=<#0:0>];
N_1CB06DA0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_38_out [label="1", taillabel=<p_38_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_38_out>, headlabel=<#0:0>];
N_1820C190 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_34_out [label="1", taillabel=<p_34_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_34_out>, headlabel=<#0:0>];
N_1CB43AE0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_31_out [label="1", taillabel=<p_31_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out>, headlabel=<#0:0>];
N_1CB45D90 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_27_out [label="1", taillabel=<p_27_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_27_out>, headlabel=<#0:0>];
N_1D0FD930 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_23_out [label="1", taillabel=<p_23_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_23_out>, headlabel=<#0:0>];
N_1D162B40 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_19_out [label="1", taillabel=<p_19_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_19_out>, headlabel=<#0:0>];
N_1D21DED0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_15_out [label="1", taillabel=<p_15_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_15_out>, headlabel=<#0:0>];
N_1D9B4BC0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_12_out [label="1", taillabel=<p_12_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out>, headlabel=<#0:0>];
N_1A7807D0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_9_out [label="1", taillabel=<p_9_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_9_out>, headlabel=<#0:0>];
N_1CE2FBD0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_5_out [label="1", taillabel=<p_5_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_5_out>, headlabel=<#0:0>];
N_5CF9A70 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivp_1_out [label="1", taillabel=<p_1_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1_out>, headlabel=<#0:0>];
N_19440210 -> partition_O68 [label="8", taillabel=<p_1_in>, headlabel=<O68>, headlabel=<#0:0>];
N_18F91D40 -> partition_O69 [label="8", taillabel=<p_1_in>, headlabel=<O69>, headlabel=<#0:0>];
N_18AEDC00 -> partition_O70 [label="8", taillabel=<p_1_in>, headlabel=<O70>, headlabel=<#0:0>];
N_1CC6D660 -> partition_O71 [label="8", taillabel=<p_1_in>, headlabel=<O71>, headlabel=<#0:0>];
N_1CCD1840 -> partition_O72 [label="8", taillabel=<p_1_in>, headlabel=<O72>, headlabel=<#0:0>];
N_1820E210 -> partition_O73 [label="8", taillabel=<p_1_in>, headlabel=<O73>, headlabel=<#0:0>];
N_1CB43720 -> partition_O74 [label="8", taillabel=<p_1_in>, headlabel=<O74>, headlabel=<#0:0>];
N_1831B700 -> partition_O75 [label="8", taillabel=<p_1_in>, headlabel=<O75>, headlabel=<#0:0>];
N_1820F930 -> partition_O76 [label="8", taillabel=<p_1_in>, headlabel=<O76>, headlabel=<#0:0>];
N_1CCD1430 -> partition_O77 [label="8", taillabel=<p_1_in>, headlabel=<O77>, headlabel=<#0:0>];
N_1D43B770 -> partition_O78 [label="8", taillabel=<p_1_in>, headlabel=<O78>, headlabel=<#0:0>];
N_1CB420F0 -> partition_O79 [label="8", taillabel=<p_1_in>, headlabel=<O79>, headlabel=<#0:0>];
N_1CB07200 -> partition_O80 [label="8", taillabel=<p_1_in>, headlabel=<O80>, headlabel=<#0:0>];
N_18318BE0 -> partition_O81 [label="8", taillabel=<p_1_in>, headlabel=<O81>, headlabel=<#0:0>];
N_1D6BB310 -> partition_O82 [label="8", taillabel=<p_1_in>, headlabel=<O82>, headlabel=<#0:0>];
N_17C26F30 -> partition_O83 [label="8", taillabel=<p_1_in>, headlabel=<O83>, headlabel=<#0:0>];
N_1CD2FD60 -> partition_O84 [label="8", taillabel=<p_1_in>, headlabel=<O84>, headlabel=<#0:0>];
N_1CC6CB20 -> partition_O85 [label="8", taillabel=<p_1_in>, headlabel=<O85>, headlabel=<#0:0>];
N_1CAA13E0 -> partition_O86 [label="8", taillabel=<p_1_in>, headlabel=<O86>, headlabel=<#0:0>];
N_1CB07480 -> partition_O87 [label="8", taillabel=<p_1_in>, headlabel=<O87>, headlabel=<#0:0>];
N_1C9DDB30 -> partition_O88 [label="8", taillabel=<p_1_in>, headlabel=<O88>, headlabel=<#0:0>];
N_1CAA0DF0 -> partition_O89 [label="8", taillabel=<p_1_in>, headlabel=<O89>, headlabel=<#0:0>];
N_1CAA1390 -> partition_O90 [label="8", taillabel=<p_1_in>, headlabel=<O90>, headlabel=<#0:0>];
N_19025020 -> partition_O91 [label="8", taillabel=<p_1_in>, headlabel=<O91>, headlabel=<#0:0>];
N_181D4460 -> partition_O92 [label="8", taillabel=<p_1_in>, headlabel=<O92>, headlabel=<#0:0>];
N_1CB43680 -> partition_O93 [label="8", taillabel=<p_1_in>, headlabel=<O93>, headlabel=<#0:0>];
N_17C24640 -> partition_O94 [label="8", taillabel=<p_1_in>, headlabel=<O94>, headlabel=<#0:0>];
N_B42A940 -> partition_O95 [label="8", taillabel=<p_1_in>, headlabel=<O95>, headlabel=<#0:0>];
N_18ACF2C0 -> partition_O96 [label="8", taillabel=<p_1_in>, headlabel=<O96>, headlabel=<#0:0>];
N_17A37520 -> partition_O97 [label="8", taillabel=<p_1_in>, headlabel=<O97>, headlabel=<#0:0>];
N_1841A940 -> partition_O98 [label="8", taillabel=<p_1_in>, headlabel=<O98>, headlabel=<#0:0>];
N_1841BCA0 -> partition_O99 [label="8", taillabel=<p_1_in>, headlabel=<O99>, headlabel=<#0:0>];
N_1CA46820 -> partition_O100 [label="1", taillabel=<M_READY_I>, headlabel=<O100>, headlabel=<#0:0>];
N_1D6BD6B0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_full_early [label="1", taillabel=<buffer_full_early>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early>, headlabel=<#0:0>];
N_1BD8AAA0 -> partition_out [label="5", taillabel=<out>, headlabel=<out>, headlabel=<#0:0>];
N_1D43CDF0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivvalid_Write [label="1", taillabel=<valid_Write>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write>, headlabel=<#0:0>];
N_1CD318E0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivnext_Data_Exists [label="1", taillabel=<next_Data_Exists>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists>, headlabel=<#0:0>];
N_1CAD7540 -> partition_m_axi_awvalid [label="1", taillabel=<p_1_in>, headlabel=<m_axi_awvalid>, headlabel=<#0:0>];
N_7515C70 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivcmd_push_block0 [label="1", taillabel=<cmd_push_block0>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0>, headlabel=<#0:0>];
N_17A35400 -> partition_O101 [label="5", taillabel=<pre_next_word>, headlabel=<O101>, headlabel=<#0:0>];
N_1CCD0620 -> partition_O102 [label="5", taillabel=<next_word>, headlabel=<O102>, headlabel=<#0:0>];
N_18318960 -> partition_s_axi_rlast [label="1", taillabel=<S_AXI_RLAST_I>, headlabel=<s_axi_rlast>, headlabel=<#0:0>];
N_19025520 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivpop_mi_data [label="1", taillabel=<pop_mi_data>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data>, headlabel=<#0:0>];
N_1831A490 -> partition_O103 [label="1", taillabel=<p_7_in>, headlabel=<O103>, headlabel=<#0:0>];
N_17A349B0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivwrap_buffer_available08_out [label="1", taillabel=<wrap_buffer_available08_out>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available08_out>, headlabel=<#0:0>];
N_1CB042D0 -> partition_O104 [label="1", taillabel=<p_15_in>, headlabel=<O104>, headlabel=<#0:0>];
N_1BD1FF40 -> partition_O105 [label="1", taillabel=<wrap_buffer_available>, headlabel=<O105>, headlabel=<#0:0>];
N_1BD1A3C0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer0 [label="1", taillabel=<use_wrap_buffer0>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer0>, headlabel=<#0:0>];
N_1CA6B860 -> partition_O106 [label="1", taillabel=<use_wrap_buffer>, headlabel=<O106>, headlabel=<#0:0>];
N_1CC6A9B0 -> partition_s_axi_rvalid [label="1", taillabel=<S_AXI_RVALID_I>, headlabel=<s_axi_rvalid>, headlabel=<#0:0>];
N_184A4EB0 -> partition_s_axi_rresp [label="2", taillabel=<S_AXI_RRESP_I>, headlabel=<s_axi_rresp>, headlabel=<#0:0>];
N_1BD1F4A0 -> partition_s_axi_rdata [label="32", taillabel=<S_AXI_RDATA_I>, headlabel=<s_axi_rdata>, headlabel=<#32'b00000000000000000000000000000000:32'b00000000000000000000000000000000>];
N_1BD21340 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.mi_register_slice_instdivr_pipedivm_valid_i0 [label="1", taillabel=<m_valid_i0>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i0>, headlabel=<#0:0>];
N_1BD1E140 -> partition_O107 [label="1", taillabel=<p_1_in>, headlabel=<O107>, headlabel=<#0:0>];
N_1BD1F680 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.mi_register_slice_instdivr_pipedivs_ready_i0 [label="1", taillabel=<s_ready_i0>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i0>, headlabel=<#0:0>];
N_1BD1E410 -> partition_O108 [label="1", taillabel=<reset>, headlabel=<O108>, headlabel=<#0:0>];
N_1BD212A0 -> partition_O109 [label="260", taillabel=<skid_buffer0_out>, headlabel=<O109>, headlabel=<#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>];
N_1BD21160 -> partition_O110 [label="1", taillabel=<M_READY_I>, headlabel=<O110>, headlabel=<#0:0>];
N_1BD1E780 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_full_early [label="1", taillabel=<buffer_full_early>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early>, headlabel=<#0:0>];
N_1788C5A0 -> partition_O111 [label="5", taillabel=<out>, headlabel=<O111>, headlabel=<#0:0>];
N_1BD1EB90 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivvalid_Write [label="1", taillabel=<valid_Write>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write>, headlabel=<#0:0>];
N_1788D950 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivnext_Data_Exists [label="1", taillabel=<next_Data_Exists>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists>, headlabel=<#0:0>];
N_1788DEA0 -> partition_m_axi_arvalid [label="1", taillabel=<p_1_in>, headlabel=<m_axi_arvalid>, headlabel=<#0:0>];
N_1788F4D0 -> partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivcmd_push_block0 [label="1", taillabel=<cmd_push_block0>, headlabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block0>, headlabel=<#0:0>];
N_1788CF00 -> partition_O112 [label="1", taillabel=<m_valid_i0>, headlabel=<O112>, headlabel=<#0:0>];
N_1788CF50 -> partition_O113 [label="1", taillabel=<s_ready_i0>, headlabel=<O113>, headlabel=<#0:0>];
N_1788D9F0 -> partition_O114 [label="1", taillabel=<m_valid_i0>, headlabel=<O114>, headlabel=<#0:0>];
N_1788DD10 -> partition_O115 [label="1", taillabel=<s_ready_i0>, headlabel=<O115>, headlabel=<#0:0>];
N_1788E2B0 -> partition_O116 [label="1", taillabel=<p_0_in>, headlabel=<O116>, headlabel=<#0:0>];
N_1788E620 -> partition_O117 [label="1", taillabel=<p_0_in>, headlabel=<O117>, headlabel=<#0:0>];
partition_s_axi_wvalid -> N_1D99DCA0 [label="1", taillabel=<s_axi_wvalid>, headlabel=<S_AXI_WVALID>, headlabel=<#0:1>];
N_1CB062B0 -> N_1D99DCA0 [label="1", taillabel=<store_in_wrap_buffer_enabled>, headlabel=<store_in_wrap_buffer_enabled>, headlabel=<#0:0>];
N_18C242B0 -> N_1C9DCFF0 [label="1", taillabel=<word_completed>, headlabel=<word_completed>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1C9DCFF0 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_1C9DCFF0 -> N_1BD1EFA0 [label="1", taillabel=<wrap_buffer_available0>, headlabel=<wrap_buffer_available0>, headlabel=<#0:0>];
N_1CD30990 -> N_1BD1EFA0 [label="1", taillabel=<cmd_ready_i>, headlabel=<cmd_ready_i>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivwrap_buffer_available -> N_1CB062B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available>, headlabel=<wrap_buffer_available>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_1CB062B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_Q -> N_5A2C8F0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C8F0 -> N_1CB062B0 [label="1", taillabel=<out>, headlabel=<cmd_packed_wrap>, headlabel=<#0:1>];
N_18318280 -> N_1CB45A20 [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<M_AXI_WREADY_I>, headlabel=<#0:0>];
partition_m_axi_wvalid -> N_1CB45A20 [label="1", taillabel=<m_axi_wvalid>, headlabel=<M_AXI_WVALID_q>, headlabel=<#0:1>];
N_5CF90C0 -> N_1CB45A20 [label="1", taillabel=<mi_stalling0>, headlabel=<mi_stalling0>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_1CB45A20 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_s_axi_wvalid -> N_1CB45020 [label="1", taillabel=<s_axi_wvalid>, headlabel=<S_AXI_WVALID>, headlabel=<#0:1>];
N_1CB45A20 -> N_1CB45020 [label="1", taillabel=<S_AXI_WREADY_I>, headlabel=<S_AXI_WREADY_I>, headlabel=<#0:0>];
partition_Q -> N_5A2C990 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C990 -> N_1820C4B0 [label="1", taillabel=<out>, headlabel=<cmd_fix>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivfirst_word_q -> N_1820C4B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/first_word_q>, headlabel=<first_word_q>, headlabel=<#0:1>];
partition_Q -> N_5A2C800 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C800 -> N_1D4E7BD0 [label="5", taillabel=<out>, headlabel=<cmd_mask>, headlabel=<#0:31>];
N_5CF9890 -> N_1D4E7BD0 [label="5", taillabel=<pre_next_word_i>, headlabel=<pre_next_word_i>, headlabel=<#0:0>];
N_1820C4B0 -> N_1BD1E0F0 [label="1", taillabel=<sel_first_word>, headlabel=<sel_first_word>, headlabel=<#0:0>];
partition_I1 -> N_1BD1E0F0 [label="5", taillabel=<I1>, headlabel=<pre_next_word_q>, headlabel=<#0:31>];
partition_Q -> N_5A2C7B0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C7B0 -> N_1BD1E0F0 [label="5", taillabel=<out>, headlabel=<cmd_next_word>, headlabel=<#0:31>];
partition_Q -> N_5A2CCB0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2CCB0 -> N_1820FC50 [label="5", taillabel=<out>, headlabel=<cmd_mask>, headlabel=<#0:31>];
N_1BD1E0F0 -> N_1820FC50 [label="5", taillabel=<next_word_i>, headlabel=<next_word_i>, headlabel=<#0:0>];
N_1820C4B0 -> N_1D6BCDA0 [label="1", taillabel=<sel_first_word>, headlabel=<sel_first_word>, headlabel=<#0:0>];
partition_I2 -> N_1D6BCDA0 [label="5", taillabel=<I2>, headlabel=<current_word_q>, headlabel=<#0:31>];
partition_Q -> N_5A2CB70 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2CB70 -> N_1D6BCDA0 [label="5", taillabel=<out>, headlabel=<cmd_first_word>, headlabel=<#0:31>];
N_184D42D0 -> N_178F3BB0 [label="8", taillabel=<length_counter>, headlabel=<length_counter>, headlabel=<#0:0>];
partition_Q -> N_5A2C850 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C850 -> N_178F3BB0 [label="1", taillabel=<out>, headlabel=<cmd_modified>, headlabel=<#0:1>];
N_19322C30 -> N_178F3BB0 [label="1", taillabel=<last_word0>, headlabel=<last_word0>, headlabel=<#0:0>];
N_1820FC50 -> N_18C242B0 [label="5", taillabel=<next_word>, headlabel=<next_word>, headlabel=<#0:0>];
partition_Q -> N_5A2C8A0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C8A0 -> N_18C242B0 [label="1", taillabel=<out>, headlabel=<cmd_complete_wrap>, headlabel=<#0:1>];
N_1C904820 -> N_18C242B0 [label="1", taillabel=<word_completed4>, headlabel=<word_completed4>, headlabel=<#0:0>];
N_178F3BB0 -> N_18C242B0 [label="1", taillabel=<p_956_in>, headlabel=<p_956_in>, headlabel=<#0:0>];
N_19322B90 -> N_18C242B0 [label="1", taillabel=<word_completed0>, headlabel=<word_completed0>, headlabel=<#0:0>];
partition_Q -> N_5A2CD50 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2CD50 -> N_18C242B0 [label="1", taillabel=<out>, headlabel=<cmd_fix>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_1D6F0DA0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_s_axi_wvalid -> N_1D6F0DA0 [label="1", taillabel=<s_axi_wvalid>, headlabel=<S_AXI_WVALID>, headlabel=<#0:1>];
N_18C242B0 -> N_1D6F0DA0 [label="1", taillabel=<word_completed>, headlabel=<word_completed>, headlabel=<#0:0>];
N_5CF90C0 -> N_1D6F0DA0 [label="1", taillabel=<mi_stalling0>, headlabel=<mi_stalling0>, headlabel=<#0:0>];
partition_m_axi_wvalid -> N_18318280 [label="1", taillabel=<m_axi_wvalid>, headlabel=<M_AXI_WVALID_q>, headlabel=<#0:1>];
partition_m_axi_wready -> N_18318280 [label="1", taillabel=<m_axi_wready>, headlabel=<M_AXI_WREADY>, headlabel=<#0:1>];
N_18318280 -> N_18C22FF0 [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<M_AXI_WREADY_I>, headlabel=<#0:0>];
N_1D6F0DA0 -> N_18C22FF0 [label="1", taillabel=<p_958_in>, headlabel=<p_958_in>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_1CD30990 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_s_axi_wlast -> N_1CD30990 [label="1", taillabel=<s_axi_wlast>, headlabel=<S_AXI_WLAST>, headlabel=<#0:1>];
N_18C22FF0 -> N_1CD30990 [label="1", taillabel=<p_959_in>, headlabel=<p_959_in>, headlabel=<#0:0>];
partition_Q -> N_5A2CA30 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2CA30 -> N_178C86E0 [label="5", taillabel=<out>, headlabel=<cmd_offset>, headlabel=<#0:31>];
partition_I2 -> N_178C86E0 [label="5", taillabel=<I2>, headlabel=<current_word_q>, headlabel=<#0:31>];
partition_Q -> N_5A2C9E0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2C9E0 -> N_178C86E0 [label="5", taillabel=<out>, headlabel=<cmd_first_word>, headlabel=<#0:31>];
N_1820C4B0 -> N_178C86E0 [label="1", taillabel=<sel_first_word>, headlabel=<sel_first_word>, headlabel=<#0:0>];
N_19194D50 -> N_1CAD61E0 [label="1", taillabel=<current_word_idx_0>, headlabel=<current_word_idx_0>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1CAD61E0 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CC99EF0 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CAD61E0 -> N_1CC99EF0 [label="1", taillabel=<p_929_in>, headlabel=<p_929_in>, headlabel=<#0:0>];
N_1CD30990 -> N_1BD4AE60 [label="1", taillabel=<cmd_ready_i>, headlabel=<cmd_ready_i>, headlabel=<#0:0>];
N_19323130 -> N_1BD4AE60 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_7517F70 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC99EF0 -> N_7517F70 [label="1", taillabel=<p_930_out>, headlabel=<p_930_out>, headlabel=<#0:0>];
N_1BD4AE60 -> N_7517F70 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_p_3_in925_in -> N_7517F70 [label="1", taillabel=<p_3_in925_in>, headlabel=<p_3_in925_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2CAD0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CAD0 -> N_1CCD0760 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CAD61E0 -> N_1CCD0760 [label="1", taillabel=<p_929_in>, headlabel=<p_929_in>, headlabel=<#0:0>];
N_1CCD0760 -> N_18AD03A0 [label="1", taillabel=<p_897_out>, headlabel=<p_897_out>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2CC10 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CC10 -> N_18AD03A0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_18AD03A0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_1 -> N_18AD03A0 [label="1", taillabel=<wstrb_wrap_buffer_1>, headlabel=<p_3_in894_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2CB20 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CB20 -> N_1D43C350 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CAD61E0 -> N_1D43C350 [label="1", taillabel=<p_929_in>, headlabel=<p_929_in>, headlabel=<#0:0>];
N_1D43C350 -> N_178F0820 [label="1", taillabel=<p_868_out>, headlabel=<p_868_out>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2CA80 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CA80 -> N_178F0820 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_178F0820 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_2 -> N_178F0820 [label="1", taillabel=<wstrb_wrap_buffer_2>, headlabel=<p_3_in865_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2CE40 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CE40 -> N_1CB05630 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CAD61E0 -> N_1CB05630 [label="1", taillabel=<p_929_in>, headlabel=<p_929_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2CC60 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CC60 -> N_184A7480 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_184A7480 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
N_1CB05630 -> N_184A7480 [label="1", taillabel=<p_839_out>, headlabel=<p_839_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_3 -> N_184A7480 [label="1", taillabel=<wstrb_wrap_buffer_3>, headlabel=<p_3_in836_in>, headlabel=<#0:1>];
N_19323090 -> N_1CC6AC30 [label="1", taillabel=<current_word_idx_1>, headlabel=<current_word_idx_1>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1CC6AC30 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CC9A490 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6AC30 -> N_1CC9A490 [label="1", taillabel=<p_809_in>, headlabel=<p_809_in>, headlabel=<#0:0>];
N_1CC9A490 -> N_17C27480 [label="1", taillabel=<p_810_out>, headlabel=<p_810_out>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17C27480 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD4AE60 -> N_17C27480 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_4 -> N_17C27480 [label="1", taillabel=<wstrb_wrap_buffer_4>, headlabel=<p_3_in805_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2D020 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D020 -> N_1CCD0300 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6AC30 -> N_1CCD0300 [label="1", taillabel=<p_809_in>, headlabel=<p_809_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2CD00 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2CD00 -> N_1CC6AC80 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CCD0300 -> N_1CC6AC80 [label="1", taillabel=<p_779_out>, headlabel=<p_779_out>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1CC6AC80 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_5 -> N_1CC6AC80 [label="1", taillabel=<wstrb_wrap_buffer_5>, headlabel=<p_3_in776_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2DE80 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DE80 -> N_17A37ED0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CC6AC30 -> N_17A37ED0 [label="1", taillabel=<p_809_in>, headlabel=<p_809_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BB80 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BB80 -> N_1CB05D10 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CB05D10 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
N_17A37ED0 -> N_1CB05D10 [label="1", taillabel=<p_750_out>, headlabel=<p_750_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_6 -> N_1CB05D10 [label="1", taillabel=<wstrb_wrap_buffer_6>, headlabel=<p_3_in747_in>, headlabel=<#0:1>];
N_1CC6AC30 -> N_1820E490 [label="1", taillabel=<p_809_in>, headlabel=<p_809_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DF70 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DF70 -> N_1820E490 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1820E490 -> N_1C9DEB20 [label="1", taillabel=<p_721_out>, headlabel=<p_721_out>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DF20 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DF20 -> N_1C9DEB20 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1C9DEB20 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_7 -> N_1C9DEB20 [label="1", taillabel=<wstrb_wrap_buffer_7>, headlabel=<p_3_in718_in>, headlabel=<#0:1>];
N_1D99DCA0 -> N_1D6BD570 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_194407B0 -> N_1D6BD570 [label="1", taillabel=<current_word_idx_2>, headlabel=<current_word_idx_2>, headlabel=<#0:0>];
N_1D6BD570 -> N_1D6BAB40 [label="1", taillabel=<p_691_in>, headlabel=<p_691_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1D6BAB40 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1D6BAB40 -> N_184A7110 [label="1", taillabel=<p_692_out>, headlabel=<p_692_out>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_184A7110 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD4AE60 -> N_184A7110 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_8 -> N_184A7110 [label="1", taillabel=<wstrb_wrap_buffer_8>, headlabel=<p_3_in687_in>, headlabel=<#0:1>];
N_1D6BD570 -> N_1820F1B0 [label="1", taillabel=<p_691_in>, headlabel=<p_691_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C080 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C080 -> N_1820F1B0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2C0D0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C0D0 -> N_1D69A140 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1820F1B0 -> N_1D69A140 [label="1", taillabel=<p_661_out>, headlabel=<p_661_out>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1D69A140 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_9 -> N_1D69A140 [label="1", taillabel=<wstrb_wrap_buffer_9>, headlabel=<p_3_in658_in>, headlabel=<#0:1>];
N_1D6BD570 -> N_1D6BAC80 [label="1", taillabel=<p_691_in>, headlabel=<p_691_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C670 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C670 -> N_1D6BAC80 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2C120 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C120 -> N_1BD8B900 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1BD8B900 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
N_1D6BAC80 -> N_1BD8B900 [label="1", taillabel=<p_632_out>, headlabel=<p_632_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_10 -> N_1BD8B900 [label="1", taillabel=<wstrb_wrap_buffer_10>, headlabel=<p_3_in629_in>, headlabel=<#0:1>];
N_1D6BD570 -> N_1C96BDB0 [label="1", taillabel=<p_691_in>, headlabel=<p_691_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C1C0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C1C0 -> N_1C96BDB0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2C030 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C030 -> N_1CD31020 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1C96BDB0 -> N_1CD31020 [label="1", taillabel=<p_603_out>, headlabel=<p_603_out>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1CD31020 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_11 -> N_1CD31020 [label="1", taillabel=<wstrb_wrap_buffer_11>, headlabel=<p_3_in600_in>, headlabel=<#0:1>];
N_1D99DCA0 -> N_1CD2F8B0 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_19440850 -> N_1CD2F8B0 [label="1", taillabel=<current_word_idx_3>, headlabel=<current_word_idx_3>, headlabel=<#0:0>];
N_1CD2F8B0 -> N_1CC6C080 [label="1", taillabel=<p_573_in>, headlabel=<p_573_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CC6C080 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD4AE60 -> N_181D63F0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_181D63F0 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6C080 -> N_181D63F0 [label="1", taillabel=<p_574_out>, headlabel=<p_574_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_12 -> N_181D63F0 [label="1", taillabel=<wstrb_wrap_buffer_12>, headlabel=<p_3_in569_in>, headlabel=<#0:1>];
N_1CD2F8B0 -> N_1D69BAE0 [label="1", taillabel=<p_573_in>, headlabel=<p_573_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BFE0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BFE0 -> N_1D69BAE0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CA6D070 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BF90 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BF90 -> N_1CA6D070 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1D69BAE0 -> N_1CA6D070 [label="1", taillabel=<p_543_out>, headlabel=<p_543_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_13 -> N_1CA6D070 [label="1", taillabel=<wstrb_wrap_buffer_13>, headlabel=<p_3_in540_in>, headlabel=<#0:1>];
N_1CD2F8B0 -> N_1D6BCC60 [label="1", taillabel=<p_573_in>, headlabel=<p_573_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BC70 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BC70 -> N_1D6BCC60 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2BC20 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BC20 -> N_1CC6AD70 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CC6AD70 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
N_1D6BCC60 -> N_1CC6AD70 [label="1", taillabel=<p_514_out>, headlabel=<p_514_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_14 -> N_1CC6AD70 [label="1", taillabel=<wstrb_wrap_buffer_14>, headlabel=<p_3_in511_in>, headlabel=<#0:1>];
N_1CD2F8B0 -> N_1D5D6E60 [label="1", taillabel=<p_573_in>, headlabel=<p_573_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BBD0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BBD0 -> N_1D5D6E60 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1BDBD2C0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C210 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C210 -> N_1BDBD2C0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1D5D6E60 -> N_1BDBD2C0 [label="1", taillabel=<p_485_out>, headlabel=<p_485_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_15 -> N_1BDBD2C0 [label="1", taillabel=<wstrb_wrap_buffer_15>, headlabel=<p_3_in482_in>, headlabel=<#0:1>];
N_191DEA00 -> N_1CC6CC10 [label="1", taillabel=<current_word_idx_4>, headlabel=<current_word_idx_4>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1CC6CC10 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_1CC6CC10 -> N_1D99A280 [label="1", taillabel=<p_455_in>, headlabel=<p_455_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1D99A280 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_1D6F18E0 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1D6F18E0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
N_1D99A280 -> N_1D6F18E0 [label="1", taillabel=<p_456_out>, headlabel=<p_456_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_16 -> N_1D6F18E0 [label="1", taillabel=<wstrb_wrap_buffer_16>, headlabel=<p_3_in451_in>, headlabel=<#0:1>];
N_1CC6CC10 -> N_1CC6C4E0 [label="1", taillabel=<p_455_in>, headlabel=<p_455_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C760 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C760 -> N_1CC6C4E0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CA6D610 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BF40 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BF40 -> N_1CA6D610 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6C4E0 -> N_1CA6D610 [label="1", taillabel=<p_425_out>, headlabel=<p_425_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_17 -> N_1CA6D610 [label="1", taillabel=<wstrb_wrap_buffer_17>, headlabel=<p_3_in422_in>, headlabel=<#0:1>];
N_1CC6CC10 -> N_1BDCC5A0 [label="1", taillabel=<p_455_in>, headlabel=<p_455_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BEF0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BEF0 -> N_1BDCC5A0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2BEA0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BEA0 -> N_17A34A00 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_17A34A00 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
N_1BDCC5A0 -> N_17A34A00 [label="1", taillabel=<p_396_out>, headlabel=<p_396_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_18 -> N_17A34A00 [label="1", taillabel=<wstrb_wrap_buffer_18>, headlabel=<p_3_in393_in>, headlabel=<#0:1>];
N_1CC6CC10 -> N_1CA46730 [label="1", taillabel=<p_455_in>, headlabel=<p_455_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BE50 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BE50 -> N_1CA46730 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_18318F50 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BE00 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BE00 -> N_18318F50 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CA46730 -> N_18318F50 [label="1", taillabel=<p_367_out>, headlabel=<p_367_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_19 -> N_18318F50 [label="1", taillabel=<wstrb_wrap_buffer_19>, headlabel=<p_3_in364_in>, headlabel=<#0:1>];
N_19441A20 -> N_1CA6D110 [label="1", taillabel=<current_word_idx_5>, headlabel=<current_word_idx_5>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1CA6D110 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_1CA6D110 -> N_1CC6DB60 [label="1", taillabel=<p_337_in>, headlabel=<p_337_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CC6DB60 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1BD24030 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1BD24030 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6DB60 -> N_1BD24030 [label="1", taillabel=<p_338_out>, headlabel=<p_338_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_20 -> N_1BD24030 [label="1", taillabel=<wstrb_wrap_buffer_20>, headlabel=<p_3_in333_in>, headlabel=<#0:1>];
N_1CA6D110 -> N_1CD30FD0 [label="1", taillabel=<p_337_in>, headlabel=<p_337_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BDB0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BDB0 -> N_1CD30FD0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_183BC3C0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BD60 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BD60 -> N_183BC3C0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CD30FD0 -> N_183BC3C0 [label="1", taillabel=<p_307_out>, headlabel=<p_307_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_21 -> N_183BC3C0 [label="1", taillabel=<wstrb_wrap_buffer_21>, headlabel=<p_3_in304_in>, headlabel=<#0:1>];
N_1CA6D110 -> N_18319AE0 [label="1", taillabel=<p_337_in>, headlabel=<p_337_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BD10 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BD10 -> N_18319AE0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CC6C2B0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2BCC0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2BCC0 -> N_1CC6C2B0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_18319AE0 -> N_1CC6C2B0 [label="1", taillabel=<p_278_out>, headlabel=<p_278_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_22 -> N_1CC6C2B0 [label="1", taillabel=<wstrb_wrap_buffer_22>, headlabel=<p_3_in275_in>, headlabel=<#0:1>];
N_1CA6D110 -> N_17C25090 [label="1", taillabel=<p_337_in>, headlabel=<p_337_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C3A0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C3A0 -> N_17C25090 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CC6C5D0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C300 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C300 -> N_1CC6C5D0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_17C25090 -> N_1CC6C5D0 [label="1", taillabel=<p_249_out>, headlabel=<p_249_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_23 -> N_1CC6C5D0 [label="1", taillabel=<wstrb_wrap_buffer_23>, headlabel=<p_3_in246_in>, headlabel=<#0:1>];
N_19441B10 -> N_1D959680 [label="1", taillabel=<current_word_idx_6>, headlabel=<current_word_idx_6>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1D959680 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_1D959680 -> N_1CCD1700 [label="1", taillabel=<p_219_in>, headlabel=<p_219_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CCD1700 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1C63EC60 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1C63EC60 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CCD1700 -> N_1C63EC60 [label="1", taillabel=<p_220_out>, headlabel=<p_220_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_24 -> N_1C63EC60 [label="1", taillabel=<wstrb_wrap_buffer_24>, headlabel=<p_3_in215_in>, headlabel=<#0:1>];
N_1D959680 -> N_1CC42EB0 [label="1", taillabel=<p_219_in>, headlabel=<p_219_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C2B0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C2B0 -> N_1CC42EB0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1BD4AE60 -> N_1CAD7E50 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C260 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C260 -> N_1CAD7E50 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC42EB0 -> N_1CAD7E50 [label="1", taillabel=<p_189_out>, headlabel=<p_189_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_25 -> N_1CAD7E50 [label="1", taillabel=<wstrb_wrap_buffer_25>, headlabel=<p_3_in186_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2D9D0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D9D0 -> N_1C7C03A0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1D959680 -> N_1C7C03A0 [label="1", taillabel=<p_219_in>, headlabel=<p_219_in>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1CB435E0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2D750 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D750 -> N_1CB435E0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1C7C03A0 -> N_1CB435E0 [label="1", taillabel=<p_160_out>, headlabel=<p_160_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_26 -> N_1CB435E0 [label="1", taillabel=<wstrb_wrap_buffer_26>, headlabel=<p_3_in157_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2DA20 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DA20 -> N_1CB068F0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1D959680 -> N_1CB068F0 [label="1", taillabel=<p_219_in>, headlabel=<p_219_in>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1C96AE10 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2D840 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D840 -> N_1C96AE10 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CB068F0 -> N_1C96AE10 [label="1", taillabel=<p_131_out>, headlabel=<p_131_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_27 -> N_1C96AE10 [label="1", taillabel=<wstrb_wrap_buffer_27>, headlabel=<p_3_in128_in>, headlabel=<#0:1>];
N_1943FEA0 -> N_1CA48800 [label="1", taillabel=<current_word_idx_7>, headlabel=<current_word_idx_7>, headlabel=<#0:0>];
N_1D99DCA0 -> N_1CA48800 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1BD1EEB0 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CA48800 -> N_1BD1EEB0 [label="1", taillabel=<p_101_in>, headlabel=<p_101_in>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1C937F70 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1C937F70 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1BD1EEB0 -> N_1C937F70 [label="1", taillabel=<p_102_out>, headlabel=<p_102_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_28 -> N_1C937F70 [label="1", taillabel=<wstrb_wrap_buffer_28>, headlabel=<p_3_in97_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2DA70 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DA70 -> N_181D7610 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CA48800 -> N_181D7610 [label="1", taillabel=<p_101_in>, headlabel=<p_101_in>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1C63EE40 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2D890 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D890 -> N_1C63EE40 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_181D7610 -> N_1C63EE40 [label="1", taillabel=<p_71_out>, headlabel=<p_71_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_29 -> N_1C63EE40 [label="1", taillabel=<wstrb_wrap_buffer_29>, headlabel=<p_3_in68_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2DAC0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DAC0 -> N_1D69B180 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CA48800 -> N_1D69B180 [label="1", taillabel=<p_101_in>, headlabel=<p_101_in>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1BD4CDA0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DB60 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DB60 -> N_1BD4CDA0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1D69B180 -> N_1BD4CDA0 [label="1", taillabel=<p_41_out>, headlabel=<p_41_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_30 -> N_1BD4CDA0 [label="1", taillabel=<wstrb_wrap_buffer_30>, headlabel=<p_3_in38_in>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2D980 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D980 -> N_184A5590 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CA48800 -> N_184A5590 [label="1", taillabel=<p_101_in>, headlabel=<p_101_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2D930 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D930 -> N_1BDBDAE0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_184A5590 -> N_1BDBDAE0 [label="1", taillabel=<p_8_out>, headlabel=<p_8_out>, headlabel=<#0:0>];
N_1BD4AE60 -> N_1BDBDAE0 [label="1", taillabel=<p_923_in>, headlabel=<p_923_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_31 -> N_1BDBDAE0 [label="1", taillabel=<wstrb_wrap_buffer_31>, headlabel=<p_3_in>, headlabel=<#0:1>];
N_1CB45020 -> N_184A76B0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivwrap_buffer_available -> N_184A76B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available>, headlabel=<wrap_buffer_available>, headlabel=<#0:1>];
N_178F3BB0 -> N_184A76B0 [label="1", taillabel=<p_956_in>, headlabel=<p_956_in>, headlabel=<#0:0>];
partition_p_3_in925_in -> N_1D99B720 [label="1", taillabel=<p_3_in925_in>, headlabel=<p_3_in925_in>, headlabel=<#0:1>];
N_184A76B0 -> N_1D99B720 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_m_axi_wvalid -> N_18318D70 [label="1", taillabel=<m_axi_wvalid>, headlabel=<M_AXI_WVALID_q>, headlabel=<#0:1>];
N_18318280 -> N_18318D70 [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<M_AXI_WREADY_I>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_1CC6D200 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
N_19322B90 -> N_1CC6D200 [label="1", taillabel=<word_completed0>, headlabel=<word_completed0>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CA46690 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_19194D50 -> N_1CA46690 [label="1", taillabel=<current_word_idx_0>, headlabel=<current_word_idx_0>, headlabel=<#0:0>];
N_1CC6D200 -> N_17C27570 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CA46690 -> N_17C27570 [label="1", taillabel=<p_950_out>, headlabel=<p_950_out>, headlabel=<#0:0>];
N_1943FF90 -> N_17C27570 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_17C27570 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1D99B720 -> N_1CB1B520 [label="1", taillabel=<p_949_out>, headlabel=<p_949_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB1B520 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17C27570 -> N_1CB1B520 [label="1", taillabel=<p_953_out>, headlabel=<p_953_out>, headlabel=<#0:0>];
N_1788DF40 -> N_184A5F40 [label="1", taillabel=<ARESET0>, headlabel=<ARESET>, headlabel=<#0:0>];
N_1CD30990 -> N_184A5F40 [label="1", taillabel=<cmd_ready_i>, headlabel=<cmd_ready_i>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_1 -> N_1D6F0CB0 [label="1", taillabel=<wstrb_wrap_buffer_1>, headlabel=<wstrb_wrap_buffer_1>, headlabel=<#0:1>];
N_184A76B0 -> N_1D6F0CB0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2D8E0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2D8E0 -> N_1BD8BFE0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_19194D50 -> N_1BD8BFE0 [label="1", taillabel=<current_word_idx_0>, headlabel=<current_word_idx_0>, headlabel=<#0:0>];
N_1CC6D200 -> N_1BD8CBC0 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1BD8BFE0 -> N_1BD8CBC0 [label="1", taillabel=<p_914_out>, headlabel=<p_914_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1BD8CBC0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1BD8CBC0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1D6F0CB0 -> N_1BD8D840 [label="1", taillabel=<p_913_out>, headlabel=<p_913_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BD8D840 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1BD8CBC0 -> N_1BD8D840 [label="1", taillabel=<p_917_out>, headlabel=<p_917_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_2 -> N_1BD8CA30 [label="1", taillabel=<wstrb_wrap_buffer_2>, headlabel=<wstrb_wrap_buffer_2>, headlabel=<#0:1>];
N_184A76B0 -> N_1BD8CA30 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DB10 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DB10 -> N_1BD8BB80 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_19194D50 -> N_1BD8BB80 [label="1", taillabel=<current_word_idx_0>, headlabel=<current_word_idx_0>, headlabel=<#0:0>];
N_1CC6D200 -> N_1BD8AD70 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1BD8BB80 -> N_1BD8AD70 [label="1", taillabel=<p_885_out>, headlabel=<p_885_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1BD8AD70 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1BD8AD70 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BD8CA30 -> N_1BD8A910 [label="1", taillabel=<p_884_out>, headlabel=<p_884_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BD8A910 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1BD8AD70 -> N_1BD8A910 [label="1", taillabel=<p_888_out>, headlabel=<p_888_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_3 -> N_1BD8A730 [label="1", taillabel=<wstrb_wrap_buffer_3>, headlabel=<wstrb_wrap_buffer_3>, headlabel=<#0:1>];
N_184A76B0 -> N_1BD8A730 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DCA0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DCA0 -> N_1BD8A320 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_19194D50 -> N_1BD8A320 [label="1", taillabel=<current_word_idx_0>, headlabel=<current_word_idx_0>, headlabel=<#0:0>];
N_1CC6D200 -> N_1BD8B2C0 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1BD8A320 -> N_1BD8B2C0 [label="1", taillabel=<p_856_out>, headlabel=<p_856_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1BD8B2C0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1BD8B2C0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BD8A730 -> N_1BD8A190 [label="1", taillabel=<p_855_out>, headlabel=<p_855_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BD8A190 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1BD8B2C0 -> N_1BD8A190 [label="1", taillabel=<p_859_out>, headlabel=<p_859_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_4 -> N_1BDCFE30 [label="1", taillabel=<wstrb_wrap_buffer_4>, headlabel=<wstrb_wrap_buffer_4>, headlabel=<#0:1>];
N_184A76B0 -> N_1BDCFE30 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19323090 -> N_1BDCC000 [label="1", taillabel=<current_word_idx_1>, headlabel=<current_word_idx_1>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1BDCC000 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6D200 -> N_1BDCC870 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1BDCC000 -> N_1BDCC870 [label="1", taillabel=<p_827_out>, headlabel=<p_827_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1BDCC870 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1BDCC870 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BDCFE30 -> N_1BDCCB40 [label="1", taillabel=<p_826_out>, headlabel=<p_826_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BDCCB40 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1BDCC870 -> N_1BDCCB40 [label="1", taillabel=<p_830_out>, headlabel=<p_830_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_5 -> N_1BDCCA00 [label="1", taillabel=<wstrb_wrap_buffer_5>, headlabel=<wstrb_wrap_buffer_5>, headlabel=<#0:1>];
N_184A76B0 -> N_1BDCCA00 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19323090 -> N_1BDCD810 [label="1", taillabel=<current_word_idx_1>, headlabel=<current_word_idx_1>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DBB0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DBB0 -> N_1BDCD810 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1BDCD3B0 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1BDCD810 -> N_1BDCD3B0 [label="1", taillabel=<p_796_out>, headlabel=<p_796_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1BDCD3B0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1BDCD3B0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BDCCA00 -> N_1BDCC820 [label="1", taillabel=<p_795_out>, headlabel=<p_795_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BDCC820 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1BDCD3B0 -> N_1BDCC820 [label="1", taillabel=<p_799_out>, headlabel=<p_799_out>, headlabel=<#0:0>];
N_184A76B0 -> N_1CB5E9B0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_6 -> N_1CB5E9B0 [label="1", taillabel=<wstrb_wrap_buffer_6>, headlabel=<wstrb_wrap_buffer_6>, headlabel=<#0:1>];
N_19323090 -> N_1CB5EF00 [label="1", taillabel=<current_word_idx_1>, headlabel=<current_word_idx_1>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DD40 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DD40 -> N_1CB5EF00 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1CB5E320 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB5EF00 -> N_1CB5E320 [label="1", taillabel=<p_767_out>, headlabel=<p_767_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB5E320 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB5E320 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB5E9B0 -> N_1CB5EFF0 [label="1", taillabel=<p_766_out>, headlabel=<p_766_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB5EFF0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB5E320 -> N_1CB5EFF0 [label="1", taillabel=<p_770_out>, headlabel=<p_770_out>, headlabel=<#0:0>];
N_184A76B0 -> N_1CB5E910 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_7 -> N_1CB5E910 [label="1", taillabel=<wstrb_wrap_buffer_7>, headlabel=<wstrb_wrap_buffer_7>, headlabel=<#0:1>];
N_19323090 -> N_1CB5EB90 [label="1", taillabel=<current_word_idx_1>, headlabel=<current_word_idx_1>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DCF0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DCF0 -> N_1CB5EB90 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1CB5F180 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB5EB90 -> N_1CB5F180 [label="1", taillabel=<p_738_out>, headlabel=<p_738_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB5F180 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB5F180 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB5E910 -> N_1CB5F2C0 [label="1", taillabel=<p_737_out>, headlabel=<p_737_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB5F2C0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB5F180 -> N_1CB5F2C0 [label="1", taillabel=<p_741_out>, headlabel=<p_741_out>, headlabel=<#0:0>];
N_184A76B0 -> N_1CB5F4F0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_8 -> N_1CB5F4F0 [label="1", taillabel=<wstrb_wrap_buffer_8>, headlabel=<wstrb_wrap_buffer_8>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_1CB5F720 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_194407B0 -> N_1CB5F720 [label="1", taillabel=<current_word_idx_2>, headlabel=<current_word_idx_2>, headlabel=<#0:0>];
N_1CC6D200 -> N_1CB60990 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB5F720 -> N_1CB60990 [label="1", taillabel=<p_709_out>, headlabel=<p_709_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB60990 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB60990 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB5F4F0 -> N_1CB605D0 [label="1", taillabel=<p_708_out>, headlabel=<p_708_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB605D0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB60990 -> N_1CB605D0 [label="1", taillabel=<p_712_out>, headlabel=<p_712_out>, headlabel=<#0:0>];
N_184A76B0 -> N_1CB60440 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_9 -> N_1CB60440 [label="1", taillabel=<wstrb_wrap_buffer_9>, headlabel=<wstrb_wrap_buffer_9>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2DC50 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DC50 -> N_1CB60300 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_194407B0 -> N_1CB60300 [label="1", taillabel=<current_word_idx_2>, headlabel=<current_word_idx_2>, headlabel=<#0:0>];
N_1CC6D200 -> N_1CB60AD0 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB60300 -> N_1CB60AD0 [label="1", taillabel=<p_678_out>, headlabel=<p_678_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB60AD0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB60AD0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB60440 -> N_1CB5F9F0 [label="1", taillabel=<p_677_out>, headlabel=<p_677_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB5F9F0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB60AD0 -> N_1CB5F9F0 [label="1", taillabel=<p_681_out>, headlabel=<p_681_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_10 -> N_1CB5F860 [label="1", taillabel=<wstrb_wrap_buffer_10>, headlabel=<wstrb_wrap_buffer_10>, headlabel=<#0:1>];
N_184A76B0 -> N_1CB5F860 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DC00 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DC00 -> N_1CB60EE0 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_194407B0 -> N_1CB60EE0 [label="1", taillabel=<current_word_idx_2>, headlabel=<current_word_idx_2>, headlabel=<#0:0>];
N_1CC6D200 -> N_1CB5EA00 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB60EE0 -> N_1CB5EA00 [label="1", taillabel=<p_649_out>, headlabel=<p_649_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB5EA00 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB5EA00 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB5F860 -> N_1CB61840 [label="1", taillabel=<p_648_out>, headlabel=<p_648_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB61840 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB5EA00 -> N_1CB61840 [label="1", taillabel=<p_652_out>, headlabel=<p_652_out>, headlabel=<#0:0>];
N_184A76B0 -> N_1CB61E30 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_11 -> N_1CB61E30 [label="1", taillabel=<wstrb_wrap_buffer_11>, headlabel=<wstrb_wrap_buffer_11>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_5A2DD90 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DD90 -> N_1CB61CF0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_194407B0 -> N_1CB61CF0 [label="1", taillabel=<current_word_idx_2>, headlabel=<current_word_idx_2>, headlabel=<#0:0>];
N_1CC6D200 -> N_1CB5E780 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB61CF0 -> N_1CB5E780 [label="1", taillabel=<p_620_out>, headlabel=<p_620_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB5E780 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB5E780 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB61E30 -> N_1CB60CB0 [label="1", taillabel=<p_619_out>, headlabel=<p_619_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB60CB0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB5E780 -> N_1CB60CB0 [label="1", taillabel=<p_623_out>, headlabel=<p_623_out>, headlabel=<#0:0>];
N_184A76B0 -> N_1CB617A0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_12 -> N_1CB617A0 [label="1", taillabel=<wstrb_wrap_buffer_12>, headlabel=<wstrb_wrap_buffer_12>, headlabel=<#0:1>];
partition_s_axi_wstrb -> N_1CB5F630 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_19440850 -> N_1CB5F630 [label="1", taillabel=<current_word_idx_3>, headlabel=<current_word_idx_3>, headlabel=<#0:0>];
N_1CC6D200 -> N_1CB60670 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB5F630 -> N_1CB60670 [label="1", taillabel=<p_591_out>, headlabel=<p_591_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB60670 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB60670 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB617A0 -> N_1CB9EF80 [label="1", taillabel=<p_590_out>, headlabel=<p_590_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB9EF80 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB60670 -> N_1CB9EF80 [label="1", taillabel=<p_594_out>, headlabel=<p_594_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_13 -> N_1CB9D680 [label="1", taillabel=<wstrb_wrap_buffer_13>, headlabel=<wstrb_wrap_buffer_13>, headlabel=<#0:1>];
N_184A76B0 -> N_1CB9D680 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DDE0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DDE0 -> N_1CB9CB90 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_19440850 -> N_1CB9CB90 [label="1", taillabel=<current_word_idx_3>, headlabel=<current_word_idx_3>, headlabel=<#0:0>];
N_1CC6D200 -> N_17831E50 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB9CB90 -> N_17831E50 [label="1", taillabel=<p_560_out>, headlabel=<p_560_out>, headlabel=<#0:0>];
N_1CB45020 -> N_17831E50 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_17831E50 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB9D680 -> N_17832E40 [label="1", taillabel=<p_559_out>, headlabel=<p_559_out>, headlabel=<#0:0>];
N_18318D70 -> N_17832E40 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17831E50 -> N_17832E40 [label="1", taillabel=<p_563_out>, headlabel=<p_563_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_14 -> N_17832C10 [label="1", taillabel=<wstrb_wrap_buffer_14>, headlabel=<wstrb_wrap_buffer_14>, headlabel=<#0:1>];
N_184A76B0 -> N_17832C10 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DE30 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DE30 -> N_17832990 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_19440850 -> N_17832990 [label="1", taillabel=<current_word_idx_3>, headlabel=<current_word_idx_3>, headlabel=<#0:0>];
N_1CC6D200 -> N_17832260 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_17832990 -> N_17832260 [label="1", taillabel=<p_531_out>, headlabel=<p_531_out>, headlabel=<#0:0>];
N_1CB45020 -> N_17832260 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_17832260 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17832C10 -> N_17831FE0 [label="1", taillabel=<p_530_out>, headlabel=<p_530_out>, headlabel=<#0:0>];
N_18318D70 -> N_17831FE0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17832260 -> N_17831FE0 [label="1", taillabel=<p_534_out>, headlabel=<p_534_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_15 -> N_17833610 [label="1", taillabel=<wstrb_wrap_buffer_15>, headlabel=<wstrb_wrap_buffer_15>, headlabel=<#0:1>];
N_184A76B0 -> N_17833610 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C170 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C170 -> N_17831EA0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_19440850 -> N_17831EA0 [label="1", taillabel=<current_word_idx_3>, headlabel=<current_word_idx_3>, headlabel=<#0:0>];
N_1CC6D200 -> N_17830E10 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_17831EA0 -> N_17830E10 [label="1", taillabel=<p_502_out>, headlabel=<p_502_out>, headlabel=<#0:0>];
N_1943FF90 -> N_17830E10 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_17830E10 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_17833610 -> N_17830FA0 [label="1", taillabel=<p_501_out>, headlabel=<p_501_out>, headlabel=<#0:0>];
N_18318D70 -> N_17830FA0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17830E10 -> N_17830FA0 [label="1", taillabel=<p_505_out>, headlabel=<p_505_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_16 -> N_17831180 [label="1", taillabel=<wstrb_wrap_buffer_16>, headlabel=<wstrb_wrap_buffer_16>, headlabel=<#0:1>];
N_184A76B0 -> N_17831180 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_191DEA00 -> N_17831270 [label="1", taillabel=<current_word_idx_4>, headlabel=<current_word_idx_4>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17831270 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6D200 -> N_17830870 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_17831270 -> N_17830870 [label="1", taillabel=<p_473_out>, headlabel=<p_473_out>, headlabel=<#0:0>];
N_1CB45020 -> N_17830870 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_17830870 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17831180 -> N_17830730 [label="1", taillabel=<p_472_out>, headlabel=<p_472_out>, headlabel=<#0:0>];
N_18318D70 -> N_17830730 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17830870 -> N_17830730 [label="1", taillabel=<p_476_out>, headlabel=<p_476_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_17 -> N_178300A0 [label="1", taillabel=<wstrb_wrap_buffer_17>, headlabel=<wstrb_wrap_buffer_17>, headlabel=<#0:1>];
N_184A76B0 -> N_178300A0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_191DEA00 -> N_17830320 [label="1", taillabel=<current_word_idx_4>, headlabel=<current_word_idx_4>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2DED0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2DED0 -> N_17830320 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_17830B90 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_17830320 -> N_17830B90 [label="1", taillabel=<p_442_out>, headlabel=<p_442_out>, headlabel=<#0:0>];
N_1CB45020 -> N_17830B90 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_17830B90 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178300A0 -> N_178315E0 [label="1", taillabel=<p_441_out>, headlabel=<p_441_out>, headlabel=<#0:0>];
N_18318D70 -> N_178315E0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17830B90 -> N_178315E0 [label="1", taillabel=<p_445_out>, headlabel=<p_445_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_18 -> N_178317C0 [label="1", taillabel=<wstrb_wrap_buffer_18>, headlabel=<wstrb_wrap_buffer_18>, headlabel=<#0:1>];
N_184A76B0 -> N_178317C0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_191DEA00 -> N_17831B80 [label="1", taillabel=<current_word_idx_4>, headlabel=<current_word_idx_4>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_5A2C350 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_5A2C350 -> N_17831B80 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_17833F70 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_17831B80 -> N_17833F70 [label="1", taillabel=<p_413_out>, headlabel=<p_413_out>, headlabel=<#0:0>];
N_1CB45020 -> N_17833F70 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_17833F70 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178317C0 -> N_17833BB0 [label="1", taillabel=<p_412_out>, headlabel=<p_412_out>, headlabel=<#0:0>];
N_18318D70 -> N_17833BB0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17833F70 -> N_17833BB0 [label="1", taillabel=<p_416_out>, headlabel=<p_416_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_19 -> N_17833980 [label="1", taillabel=<wstrb_wrap_buffer_19>, headlabel=<wstrb_wrap_buffer_19>, headlabel=<#0:1>];
N_184A76B0 -> N_17833980 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_191DEA00 -> N_178336B0 [label="1", taillabel=<current_word_idx_4>, headlabel=<current_word_idx_4>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768080 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768080 -> N_178336B0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_178332F0 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_178336B0 -> N_178332F0 [label="1", taillabel=<p_384_out>, headlabel=<p_384_out>, headlabel=<#0:0>];
N_1CB45020 -> N_178332F0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_178332F0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17833980 -> N_178F3D90 [label="1", taillabel=<p_383_out>, headlabel=<p_383_out>, headlabel=<#0:0>];
N_18318D70 -> N_178F3D90 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_178332F0 -> N_178F3D90 [label="1", taillabel=<p_387_out>, headlabel=<p_387_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_20 -> N_178F1E50 [label="1", taillabel=<wstrb_wrap_buffer_20>, headlabel=<wstrb_wrap_buffer_20>, headlabel=<#0:1>];
N_184A76B0 -> N_178F1E50 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441A20 -> N_178F1B30 [label="1", taillabel=<current_word_idx_5>, headlabel=<current_word_idx_5>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_178F1B30 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6D200 -> N_178F1130 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_178F1B30 -> N_178F1130 [label="1", taillabel=<p_355_out>, headlabel=<p_355_out>, headlabel=<#0:0>];
N_1CB45020 -> N_178F1130 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_178F1130 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178F1E50 -> N_178F0C80 [label="1", taillabel=<p_354_out>, headlabel=<p_354_out>, headlabel=<#0:0>];
N_18318D70 -> N_178F0C80 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_178F1130 -> N_178F0C80 [label="1", taillabel=<p_358_out>, headlabel=<p_358_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_21 -> N_178F0DC0 [label="1", taillabel=<wstrb_wrap_buffer_21>, headlabel=<wstrb_wrap_buffer_21>, headlabel=<#0:1>];
N_184A76B0 -> N_178F0DC0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441A20 -> N_178F0730 [label="1", taillabel=<current_word_idx_5>, headlabel=<current_word_idx_5>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768260 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768260 -> N_178F0730 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_5C8B450 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_178F0730 -> N_5C8B450 [label="1", taillabel=<p_324_out>, headlabel=<p_324_out>, headlabel=<#0:0>];
N_1CB45020 -> N_5C8B450 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_5C8B450 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178F0DC0 -> N_5C8B270 [label="1", taillabel=<p_323_out>, headlabel=<p_323_out>, headlabel=<#0:0>];
N_18318D70 -> N_5C8B270 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_5C8B450 -> N_5C8B270 [label="1", taillabel=<p_327_out>, headlabel=<p_327_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_22 -> N_5C8AFF0 [label="1", taillabel=<wstrb_wrap_buffer_22>, headlabel=<wstrb_wrap_buffer_22>, headlabel=<#0:1>];
N_184A76B0 -> N_5C8AFF0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441A20 -> N_5C8AA00 [label="1", taillabel=<current_word_idx_5>, headlabel=<current_word_idx_5>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768440 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768440 -> N_5C8AA00 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_5C8BA40 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_5C8AA00 -> N_5C8BA40 [label="1", taillabel=<p_295_out>, headlabel=<p_295_out>, headlabel=<#0:0>];
N_1CB45020 -> N_5C8BA40 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_5C8BA40 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_5C8AFF0 -> N_5C8B810 [label="1", taillabel=<p_294_out>, headlabel=<p_294_out>, headlabel=<#0:0>];
N_18318D70 -> N_5C8B810 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_5C8BA40 -> N_5C8B810 [label="1", taillabel=<p_298_out>, headlabel=<p_298_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_23 -> N_5C8B7C0 [label="1", taillabel=<wstrb_wrap_buffer_23>, headlabel=<wstrb_wrap_buffer_23>, headlabel=<#0:1>];
N_184A76B0 -> N_5C8B7C0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441A20 -> N_5C8B220 [label="1", taillabel=<current_word_idx_5>, headlabel=<current_word_idx_5>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768620 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768620 -> N_5C8B220 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1CB44B20 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_5C8B220 -> N_1CB44B20 [label="1", taillabel=<p_266_out>, headlabel=<p_266_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB44B20 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB44B20 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_5C8B7C0 -> N_1CB44620 [label="1", taillabel=<p_265_out>, headlabel=<p_265_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB44620 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB44B20 -> N_1CB44620 [label="1", taillabel=<p_269_out>, headlabel=<p_269_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_24 -> N_1CB43950 [label="1", taillabel=<wstrb_wrap_buffer_24>, headlabel=<wstrb_wrap_buffer_24>, headlabel=<#0:1>];
N_184A76B0 -> N_1CB43950 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441B10 -> N_1D5D6F50 [label="1", taillabel=<current_word_idx_6>, headlabel=<current_word_idx_6>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1D5D6F50 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6D200 -> N_1835EB20 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1D5D6F50 -> N_1835EB20 [label="1", taillabel=<p_237_out>, headlabel=<p_237_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1835EB20 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1835EB20 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB43950 -> N_184A7570 [label="1", taillabel=<p_236_out>, headlabel=<p_236_out>, headlabel=<#0:0>];
N_18318D70 -> N_184A7570 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1835EB20 -> N_184A7570 [label="1", taillabel=<p_240_out>, headlabel=<p_240_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_25 -> N_18D05B10 [label="1", taillabel=<wstrb_wrap_buffer_25>, headlabel=<wstrb_wrap_buffer_25>, headlabel=<#0:1>];
N_184A76B0 -> N_18D05B10 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441B10 -> N_1D9594F0 [label="1", taillabel=<current_word_idx_6>, headlabel=<current_word_idx_6>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768800 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768800 -> N_1D9594F0 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1CB43C20 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1D9594F0 -> N_1CB43C20 [label="1", taillabel=<p_206_out>, headlabel=<p_206_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB43C20 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB43C20 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_18D05B10 -> N_1BD224B0 [label="1", taillabel=<p_205_out>, headlabel=<p_205_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BD224B0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CB43C20 -> N_1BD224B0 [label="1", taillabel=<p_209_out>, headlabel=<p_209_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_26 -> N_1CCD14D0 [label="1", taillabel=<wstrb_wrap_buffer_26>, headlabel=<wstrb_wrap_buffer_26>, headlabel=<#0:1>];
N_184A76B0 -> N_1CCD14D0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441B10 -> N_1CCD0350 [label="1", taillabel=<current_word_idx_6>, headlabel=<current_word_idx_6>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_177689E0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_177689E0 -> N_1CCD0350 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1CC43860 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CCD0350 -> N_1CC43860 [label="1", taillabel=<p_177_out>, headlabel=<p_177_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CC43860 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CC43860 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CCD14D0 -> N_1D69BFE0 [label="1", taillabel=<p_176_out>, headlabel=<p_176_out>, headlabel=<#0:0>];
N_18318D70 -> N_1D69BFE0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1CC43860 -> N_1D69BFE0 [label="1", taillabel=<p_180_out>, headlabel=<p_180_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_27 -> N_1CB44940 [label="1", taillabel=<wstrb_wrap_buffer_27>, headlabel=<wstrb_wrap_buffer_27>, headlabel=<#0:1>];
N_184A76B0 -> N_1CB44940 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_19441B10 -> N_1CB44D00 [label="1", taillabel=<current_word_idx_6>, headlabel=<current_word_idx_6>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768BC0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768BC0 -> N_1CB44D00 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_18318D20 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB44D00 -> N_18318D20 [label="1", taillabel=<p_148_out>, headlabel=<p_148_out>, headlabel=<#0:0>];
N_1CB45020 -> N_18318D20 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_18318D20 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB44940 -> N_184D7C00 [label="1", taillabel=<p_147_out>, headlabel=<p_147_out>, headlabel=<#0:0>];
N_18318D70 -> N_184D7C00 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_18318D20 -> N_184D7C00 [label="1", taillabel=<p_151_out>, headlabel=<p_151_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_28 -> N_1CAD8530 [label="1", taillabel=<wstrb_wrap_buffer_28>, headlabel=<wstrb_wrap_buffer_28>, headlabel=<#0:1>];
N_184A76B0 -> N_1CAD8530 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_1943FEA0 -> N_1CB44C60 [label="1", taillabel=<current_word_idx_7>, headlabel=<current_word_idx_7>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1CB44C60 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_1CC6D200 -> N_184A4550 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CB44C60 -> N_184A4550 [label="1", taillabel=<p_119_out>, headlabel=<p_119_out>, headlabel=<#0:0>];
N_1CB45020 -> N_184A4550 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_184A4550 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CAD8530 -> N_1CB43450 [label="1", taillabel=<p_118_out>, headlabel=<p_118_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CB43450 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_184A4550 -> N_1CB43450 [label="1", taillabel=<p_122_out>, headlabel=<p_122_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_29 -> N_1CB44B70 [label="1", taillabel=<wstrb_wrap_buffer_29>, headlabel=<wstrb_wrap_buffer_29>, headlabel=<#0:1>];
N_184A76B0 -> N_1CB44B70 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_1943FEA0 -> N_1CC6A190 [label="1", taillabel=<current_word_idx_7>, headlabel=<current_word_idx_7>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768DA0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768DA0 -> N_1CC6A190 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1D4CF700 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CC6A190 -> N_1D4CF700 [label="1", taillabel=<p_88_out>, headlabel=<p_88_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1D4CF700 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D4CF700 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB44B70 -> N_18319630 [label="1", taillabel=<p_87_out>, headlabel=<p_87_out>, headlabel=<#0:0>];
N_18318D70 -> N_18319630 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1D4CF700 -> N_18319630 [label="1", taillabel=<p_91_out>, headlabel=<p_91_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_30 -> N_1CB07CA0 [label="1", taillabel=<wstrb_wrap_buffer_30>, headlabel=<wstrb_wrap_buffer_30>, headlabel=<#0:1>];
N_184A76B0 -> N_1CB07CA0 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_1943FEA0 -> N_19023180 [label="1", taillabel=<current_word_idx_7>, headlabel=<current_word_idx_7>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17768F80 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17768F80 -> N_19023180 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_1A783110 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_19023180 -> N_1A783110 [label="1", taillabel=<p_58_out>, headlabel=<p_58_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1A783110 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1A783110 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB07CA0 -> N_1BD547B0 [label="1", taillabel=<p_57_out>, headlabel=<p_57_out>, headlabel=<#0:0>];
N_18318D70 -> N_1BD547B0 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_1A783110 -> N_1BD547B0 [label="1", taillabel=<p_61_out>, headlabel=<p_61_out>, headlabel=<#0:0>];
partition_wstrb_wrap_buffer_31 -> N_1CAD7E00 [label="1", taillabel=<wstrb_wrap_buffer_31>, headlabel=<wstrb_wrap_buffer_31>, headlabel=<#0:1>];
N_184A76B0 -> N_1CAD7E00 [label="1", taillabel=<p_948_in>, headlabel=<p_948_in>, headlabel=<#0:0>];
N_1943FEA0 -> N_1CD2FFE0 [label="1", taillabel=<current_word_idx_7>, headlabel=<current_word_idx_7>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_177693E0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_177693E0 -> N_1CD2FFE0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1CC6D200 -> N_17A34CD0 [label="1", taillabel=<use_expander_data>, headlabel=<use_expander_data>, headlabel=<#0:0>];
N_1CD2FFE0 -> N_17A34CD0 [label="1", taillabel=<p_28_out>, headlabel=<p_28_out>, headlabel=<#0:0>];
N_1CB45020 -> N_17A34CD0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_17A34CD0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CAD7E00 -> N_1CAD8E40 [label="1", taillabel=<p_27_out>, headlabel=<p_27_out>, headlabel=<#0:0>];
N_18318D70 -> N_1CAD8E40 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
N_17A34CD0 -> N_1CAD8E40 [label="1", taillabel=<p_31_out>, headlabel=<p_31_out>, headlabel=<#0:0>];
N_1943FF90 -> N_19023540 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_19023540 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CA46690 -> N_19023540 [label="1", taillabel=<p_950_out>, headlabel=<p_950_out>, headlabel=<#0:0>];
N_19323130 -> N_1C9DCA50 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_1C9DCA50 [label="1", taillabel=<s_axi_wstrb>, headlabel=<S_AXI_WSTRB>, headlabel=<#0:1>];
N_19023540 -> N_1CD0A190 [label="1", taillabel=<p_936_in>, headlabel=<p_936_in>, headlabel=<#0:0>];
N_19323130 -> N_1CD0A190 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1CD0A190 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1D99B720 -> N_1CD0A190 [label="1", taillabel=<p_949_out>, headlabel=<p_949_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CD0A190 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1CD0A190 [label="1", taillabel=<m_axi_wstrb>, headlabel=<p_5_in943_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1CAD7D10 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CAD7D10 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BD8BFE0 -> N_1CAD7D10 [label="1", taillabel=<p_914_out>, headlabel=<p_914_out>, headlabel=<#0:0>];
N_19323130 -> N_1CC75D90 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17769480 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17769480 -> N_1CC75D90 [label="1", taillabel=<out>, headlabel=<p_0_in62_in>, headlabel=<#0:1>];
N_1CAD7D10 -> N_1D6BD610 [label="1", taillabel=<p_903_in>, headlabel=<p_903_in>, headlabel=<#0:0>];
N_19323130 -> N_1D6BD610 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1D6BD610 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1D6F0CB0 -> N_1D6BD610 [label="1", taillabel=<p_913_out>, headlabel=<p_913_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1D6BD610 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_17769430 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_17769430 -> N_1D6BD610 [label="1", taillabel=<out>, headlabel=<p_5_in910_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1D69C4E0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1D69C4E0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BD8BB80 -> N_1D69C4E0 [label="1", taillabel=<p_885_out>, headlabel=<p_885_out>, headlabel=<#0:0>];
N_19323130 -> N_1CB43D60 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_177694D0 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_177694D0 -> N_1CB43D60 [label="1", taillabel=<out>, headlabel=<p_0_in32_in>, headlabel=<#0:1>];
N_1D69C4E0 -> N_1CB437C0 [label="1", taillabel=<p_874_in>, headlabel=<p_874_in>, headlabel=<#0:0>];
N_19323130 -> N_1CB437C0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1CB437C0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1BD8CA30 -> N_1CB437C0 [label="1", taillabel=<p_884_out>, headlabel=<p_884_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CB437C0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_17769390 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_17769390 -> N_1CB437C0 [label="1", taillabel=<out>, headlabel=<p_5_in881_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1D69AC80 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1BD8A320 -> N_1D69AC80 [label="1", taillabel=<p_856_out>, headlabel=<p_856_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1D69AC80 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_19323130 -> N_190256B0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
partition_s_axi_wstrb -> N_17769340 [label="4", taillabel=<s_axi_wstrb>, headlabel=<in>, headlabel=<#0:15>];
N_17769340 -> N_190256B0 [label="1", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:1>];
N_1D69AC80 -> N_1C96B950 [label="1", taillabel=<p_845_in>, headlabel=<p_845_in>, headlabel=<#0:0>];
N_19323130 -> N_1C96B950 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_1C96B950 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1BD8A730 -> N_1C96B950 [label="1", taillabel=<p_855_out>, headlabel=<p_855_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1C96B950 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_17769570 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_17769570 -> N_1C96B950 [label="1", taillabel=<out>, headlabel=<p_5_in852_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1835DC20 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1835DC20 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1BDCC000 -> N_1835DC20 [label="1", taillabel=<p_827_out>, headlabel=<p_827_out>, headlabel=<#0:0>];
N_1835DC20 -> N_1CC6A0F0 [label="1", taillabel=<p_816_in>, headlabel=<p_816_in>, headlabel=<#0:0>];
N_19323130 -> N_1CC6A0F0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1CC6A0F0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1BDCFE30 -> N_1CC6A0F0 [label="1", taillabel=<p_826_out>, headlabel=<p_826_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CC6A0F0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_177695C0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_177695C0 -> N_1CC6A0F0 [label="1", taillabel=<out>, headlabel=<p_5_in823_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1CAD6FA0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1BDCD810 -> N_1CAD6FA0 [label="1", taillabel=<p_796_out>, headlabel=<p_796_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CAD6FA0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CAD6FA0 -> N_1CCD0990 [label="1", taillabel=<p_785_in>, headlabel=<p_785_in>, headlabel=<#0:0>];
N_19323130 -> N_1CCD0990 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1CCD0990 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1BDCCA00 -> N_1CCD0990 [label="1", taillabel=<p_795_out>, headlabel=<p_795_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CCD0990 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_17769610 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_17769610 -> N_1CCD0990 [label="1", taillabel=<out>, headlabel=<p_5_in792_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1CC441C0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB5EF00 -> N_1CC441C0 [label="1", taillabel=<p_767_out>, headlabel=<p_767_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1CC441C0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CC441C0 -> N_1BD1D7F0 [label="1", taillabel=<p_756_in>, headlabel=<p_756_in>, headlabel=<#0:0>];
N_19323130 -> N_1BD1D7F0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1BD1D7F0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB5E9B0 -> N_1BD1D7F0 [label="1", taillabel=<p_766_out>, headlabel=<p_766_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1BD1D7F0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6AF0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6AF0 -> N_1BD1D7F0 [label="1", taillabel=<out>, headlabel=<p_5_in763_in>, headlabel=<#0:1>];
N_1CB5EB90 -> N_184D7BB0 [label="1", taillabel=<p_738_out>, headlabel=<p_738_out>, headlabel=<#0:0>];
N_1CB45020 -> N_184D7BB0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_184D7BB0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_184D7BB0 -> N_17A34AA0 [label="1", taillabel=<p_727_in>, headlabel=<p_727_in>, headlabel=<#0:0>];
N_19323130 -> N_17A34AA0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_17A34AA0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB5E910 -> N_17A34AA0 [label="1", taillabel=<p_737_out>, headlabel=<p_737_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_17A34AA0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6A50 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6A50 -> N_17A34AA0 [label="1", taillabel=<out>, headlabel=<p_5_in734_in>, headlabel=<#0:1>];
N_1CB5F720 -> N_1CB05E50 [label="1", taillabel=<p_709_out>, headlabel=<p_709_out>, headlabel=<#0:0>];
N_1943FF90 -> N_1CB05E50 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CB05E50 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB05E50 -> N_1820CC30 [label="1", taillabel=<p_698_in>, headlabel=<p_698_in>, headlabel=<#0:0>];
N_19323130 -> N_1820CC30 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1820CC30 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB5F4F0 -> N_1820CC30 [label="1", taillabel=<p_708_out>, headlabel=<p_708_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1820CC30 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6D20 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6D20 -> N_1820CC30 [label="1", taillabel=<out>, headlabel=<p_5_in705_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1CE2EC30 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1CE2EC30 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB60300 -> N_1CE2EC30 [label="1", taillabel=<p_678_out>, headlabel=<p_678_out>, headlabel=<#0:0>];
N_1CE2EC30 -> N_1C9DDD60 [label="1", taillabel=<p_667_in>, headlabel=<p_667_in>, headlabel=<#0:0>];
N_19323130 -> N_1C9DDD60 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1C9DDD60 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB60440 -> N_1C9DDD60 [label="1", taillabel=<p_677_out>, headlabel=<p_677_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1C9DDD60 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D9C50 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D9C50 -> N_1C9DDD60 [label="1", taillabel=<out>, headlabel=<p_5_in674_in>, headlabel=<#0:1>];
N_1CB60EE0 -> N_18C22280 [label="1", taillabel=<p_649_out>, headlabel=<p_649_out>, headlabel=<#0:0>];
N_1943FF90 -> N_18C22280 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_18C22280 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_18C22280 -> N_1CAD9020 [label="1", taillabel=<p_638_in>, headlabel=<p_638_in>, headlabel=<#0:0>];
N_19323130 -> N_1CAD9020 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1CAD9020 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB5F860 -> N_1CAD9020 [label="1", taillabel=<p_648_out>, headlabel=<p_648_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CAD9020 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D9520 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D9520 -> N_1CAD9020 [label="1", taillabel=<out>, headlabel=<p_5_in645_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1BD54670 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB45020 -> N_1BD54670 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1CB61CF0 -> N_1BD54670 [label="1", taillabel=<p_620_out>, headlabel=<p_620_out>, headlabel=<#0:0>];
N_1BD54670 -> N_18318FA0 [label="1", taillabel=<p_609_in>, headlabel=<p_609_in>, headlabel=<#0:0>];
N_19323130 -> N_18318FA0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_18318FA0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB61E30 -> N_18318FA0 [label="1", taillabel=<p_619_out>, headlabel=<p_619_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_18318FA0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D8CB0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8CB0 -> N_18318FA0 [label="1", taillabel=<out>, headlabel=<p_5_in616_in>, headlabel=<#0:1>];
N_1943FF90 -> N_1820CE60 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB5F630 -> N_1820CE60 [label="1", taillabel=<p_591_out>, headlabel=<p_591_out>, headlabel=<#0:0>];
N_1CB45020 -> N_1820CE60 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1820CE60 -> N_1841B7F0 [label="1", taillabel=<p_580_in>, headlabel=<p_580_in>, headlabel=<#0:0>];
N_19323130 -> N_1841B7F0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1841B7F0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB617A0 -> N_1841B7F0 [label="1", taillabel=<p_590_out>, headlabel=<p_590_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1841B7F0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D8800 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8800 -> N_1841B7F0 [label="1", taillabel=<out>, headlabel=<p_5_in587_in>, headlabel=<#0:1>];
N_1CB45020 -> N_18318370 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_18318370 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB9CB90 -> N_18318370 [label="1", taillabel=<p_560_out>, headlabel=<p_560_out>, headlabel=<#0:0>];
N_18318370 -> N_1820E530 [label="1", taillabel=<p_549_in>, headlabel=<p_549_in>, headlabel=<#0:0>];
N_19323130 -> N_1820E530 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1820E530 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB9D680 -> N_1820E530 [label="1", taillabel=<p_559_out>, headlabel=<p_559_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1820E530 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D8350 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8350 -> N_1820E530 [label="1", taillabel=<out>, headlabel=<p_5_in556_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D69A5A0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D69A5A0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17832990 -> N_1D69A5A0 [label="1", taillabel=<p_531_out>, headlabel=<p_531_out>, headlabel=<#0:0>];
N_1D69A5A0 -> N_1820DD10 [label="1", taillabel=<p_520_in>, headlabel=<p_520_in>, headlabel=<#0:0>];
N_19323130 -> N_1820DD10 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1820DD10 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_17832C10 -> N_1820DD10 [label="1", taillabel=<p_530_out>, headlabel=<p_530_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1820DD10 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D74F0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D74F0 -> N_1820DD10 [label="1", taillabel=<out>, headlabel=<p_5_in527_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D6BD930 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D6BD930 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17831EA0 -> N_1D6BD930 [label="1", taillabel=<p_502_out>, headlabel=<p_502_out>, headlabel=<#0:0>];
N_1D6BD930 -> N_1CC75ED0 [label="1", taillabel=<p_491_in>, headlabel=<p_491_in>, headlabel=<#0:0>];
N_19323130 -> N_1CC75ED0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_1CC75ED0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_17833610 -> N_1CC75ED0 [label="1", taillabel=<p_501_out>, headlabel=<p_501_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CC75ED0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D7090 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7090 -> N_1CC75ED0 [label="1", taillabel=<out>, headlabel=<p_5_in498_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1CC98D70 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CC98D70 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17831270 -> N_1CC98D70 [label="1", taillabel=<p_473_out>, headlabel=<p_473_out>, headlabel=<#0:0>];
N_1CC98D70 -> N_1CD31570 [label="1", taillabel=<p_462_in>, headlabel=<p_462_in>, headlabel=<#0:0>];
N_19323130 -> N_1CD31570 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1CD31570 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_17831180 -> N_1CD31570 [label="1", taillabel=<p_472_out>, headlabel=<p_472_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CD31570 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D79A0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D79A0 -> N_1CD31570 [label="1", taillabel=<out>, headlabel=<p_5_in469_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1CD31110 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CD31110 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17830320 -> N_1CD31110 [label="1", taillabel=<p_442_out>, headlabel=<p_442_out>, headlabel=<#0:0>];
N_1CD31110 -> N_1835FED0 [label="1", taillabel=<p_431_in>, headlabel=<p_431_in>, headlabel=<#0:0>];
N_19323130 -> N_1835FED0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1835FED0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_178300A0 -> N_1835FED0 [label="1", taillabel=<p_441_out>, headlabel=<p_441_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1835FED0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D8EE0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8EE0 -> N_1835FED0 [label="1", taillabel=<out>, headlabel=<p_5_in438_in>, headlabel=<#0:1>];
N_1CB45020 -> N_181D7C50 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_181D7C50 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_17831B80 -> N_181D7C50 [label="1", taillabel=<p_413_out>, headlabel=<p_413_out>, headlabel=<#0:0>];
N_181D7C50 -> N_1CCCF950 [label="1", taillabel=<p_402_in>, headlabel=<p_402_in>, headlabel=<#0:0>];
N_19323130 -> N_1CCCF950 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1CCCF950 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_178317C0 -> N_1CCCF950 [label="1", taillabel=<p_412_out>, headlabel=<p_412_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CCCF950 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D8120 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8120 -> N_1CCCF950 [label="1", taillabel=<out>, headlabel=<p_5_in409_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1CD30F80 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CD30F80 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178336B0 -> N_1CD30F80 [label="1", taillabel=<p_384_out>, headlabel=<p_384_out>, headlabel=<#0:0>];
N_1CD30F80 -> N_1D99DE80 [label="1", taillabel=<p_373_in>, headlabel=<p_373_in>, headlabel=<#0:0>];
N_19323130 -> N_1D99DE80 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_1D99DE80 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_17833980 -> N_1D99DE80 [label="1", taillabel=<p_383_out>, headlabel=<p_383_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1D99DE80 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D7D10 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7D10 -> N_1D99DE80 [label="1", taillabel=<out>, headlabel=<p_5_in380_in>, headlabel=<#0:1>];
N_1CB45020 -> N_184A4050 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_184A4050 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178F1B30 -> N_184A4050 [label="1", taillabel=<p_355_out>, headlabel=<p_355_out>, headlabel=<#0:0>];
N_184A4050 -> N_178F0960 [label="1", taillabel=<p_344_in>, headlabel=<p_344_in>, headlabel=<#0:0>];
N_19323130 -> N_178F0960 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_178F0960 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_178F1E50 -> N_178F0960 [label="1", taillabel=<p_354_out>, headlabel=<p_354_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_178F0960 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D91B0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D91B0 -> N_178F0960 [label="1", taillabel=<out>, headlabel=<p_5_in351_in>, headlabel=<#0:1>];
N_1CB45020 -> N_190254D0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_190254D0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_178F0730 -> N_190254D0 [label="1", taillabel=<p_324_out>, headlabel=<p_324_out>, headlabel=<#0:0>];
N_190254D0 -> N_1CB06DA0 [label="1", taillabel=<p_313_in>, headlabel=<p_313_in>, headlabel=<#0:0>];
N_19323130 -> N_1CB06DA0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1CB06DA0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_178F0DC0 -> N_1CB06DA0 [label="1", taillabel=<p_323_out>, headlabel=<p_323_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CB06DA0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6500 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6500 -> N_1CB06DA0 [label="1", taillabel=<out>, headlabel=<p_5_in320_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1CD31BB0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CD31BB0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_5C8AA00 -> N_1CD31BB0 [label="1", taillabel=<p_295_out>, headlabel=<p_295_out>, headlabel=<#0:0>];
N_1CD31BB0 -> N_1820C190 [label="1", taillabel=<p_284_in>, headlabel=<p_284_in>, headlabel=<#0:0>];
N_19323130 -> N_1820C190 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1820C190 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_5C8AFF0 -> N_1820C190 [label="1", taillabel=<p_294_out>, headlabel=<p_294_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1820C190 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D62D0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D62D0 -> N_1820C190 [label="1", taillabel=<out>, headlabel=<p_5_in291_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D4E7EF0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D4E7EF0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_5C8B220 -> N_1D4E7EF0 [label="1", taillabel=<p_266_out>, headlabel=<p_266_out>, headlabel=<#0:0>];
N_1D4E7EF0 -> N_1CB43AE0 [label="1", taillabel=<p_255_in>, headlabel=<p_255_in>, headlabel=<#0:0>];
N_19323130 -> N_1CB43AE0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_1CB43AE0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_5C8B7C0 -> N_1CB43AE0 [label="1", taillabel=<p_265_out>, headlabel=<p_265_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CB43AE0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D97F0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D97F0 -> N_1CB43AE0 [label="1", taillabel=<out>, headlabel=<p_5_in262_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1C9DED00 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1C9DED00 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1D5D6F50 -> N_1C9DED00 [label="1", taillabel=<p_237_out>, headlabel=<p_237_out>, headlabel=<#0:0>];
N_1C9DED00 -> N_1CB45D90 [label="1", taillabel=<p_226_in>, headlabel=<p_226_in>, headlabel=<#0:0>];
N_19323130 -> N_1CB45D90 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1CB45D90 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB43950 -> N_1CB45D90 [label="1", taillabel=<p_236_out>, headlabel=<p_236_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CB45D90 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D61E0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D61E0 -> N_1CB45D90 [label="1", taillabel=<out>, headlabel=<p_5_in233_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1CC6DDE0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CC6DDE0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1D9594F0 -> N_1CC6DDE0 [label="1", taillabel=<p_206_out>, headlabel=<p_206_out>, headlabel=<#0:0>];
N_1CC6DDE0 -> N_1D0FD930 [label="1", taillabel=<p_195_in>, headlabel=<p_195_in>, headlabel=<#0:0>];
N_19323130 -> N_1D0FD930 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1D0FD930 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_18D05B10 -> N_1D0FD930 [label="1", taillabel=<p_205_out>, headlabel=<p_205_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1D0FD930 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6230 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6230 -> N_1D0FD930 [label="1", taillabel=<out>, headlabel=<p_5_in202_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D0FDA20 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D0FDA20 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CCD0350 -> N_1D0FDA20 [label="1", taillabel=<p_177_out>, headlabel=<p_177_out>, headlabel=<#0:0>];
N_1D0FDA20 -> N_1D162B40 [label="1", taillabel=<p_166_in>, headlabel=<p_166_in>, headlabel=<#0:0>];
N_19323130 -> N_1D162B40 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1D162B40 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CCD14D0 -> N_1D162B40 [label="1", taillabel=<p_176_out>, headlabel=<p_176_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1D162B40 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6370 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6370 -> N_1D162B40 [label="1", taillabel=<out>, headlabel=<p_5_in173_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D1625A0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D1625A0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB44D00 -> N_1D1625A0 [label="1", taillabel=<p_148_out>, headlabel=<p_148_out>, headlabel=<#0:0>];
N_1D1625A0 -> N_1D21DED0 [label="1", taillabel=<p_137_in>, headlabel=<p_137_in>, headlabel=<#0:0>];
N_19323130 -> N_1D21DED0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_1D21DED0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB44940 -> N_1D21DED0 [label="1", taillabel=<p_147_out>, headlabel=<p_147_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1D21DED0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6320 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6320 -> N_1D21DED0 [label="1", taillabel=<out>, headlabel=<p_5_in144_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D9B41C0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D9B41C0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CB44C60 -> N_1D9B41C0 [label="1", taillabel=<p_119_out>, headlabel=<p_119_out>, headlabel=<#0:0>];
N_1D9B41C0 -> N_1D9B4BC0 [label="1", taillabel=<p_108_in>, headlabel=<p_108_in>, headlabel=<#0:0>];
N_19323130 -> N_1D9B4BC0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1C9DCA50 -> N_1D9B4BC0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CAD8530 -> N_1D9B4BC0 [label="1", taillabel=<p_118_out>, headlabel=<p_118_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1D9B4BC0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6410 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6410 -> N_1D9B4BC0 [label="1", taillabel=<out>, headlabel=<p_5_in115_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1D25F7C0 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1D25F7C0 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CC6A190 -> N_1D25F7C0 [label="1", taillabel=<p_88_out>, headlabel=<p_88_out>, headlabel=<#0:0>];
N_1D25F7C0 -> N_1A7807D0 [label="1", taillabel=<p_77_in>, headlabel=<p_77_in>, headlabel=<#0:0>];
N_19323130 -> N_1A7807D0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CC75D90 -> N_1A7807D0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB44B70 -> N_1A7807D0 [label="1", taillabel=<p_87_out>, headlabel=<p_87_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1A7807D0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6460 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6460 -> N_1A7807D0 [label="1", taillabel=<out>, headlabel=<p_5_in84_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1A780A00 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1A780A00 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_19023180 -> N_1A780A00 [label="1", taillabel=<p_58_out>, headlabel=<p_58_out>, headlabel=<#0:0>];
N_1A780A00 -> N_1CE2FBD0 [label="1", taillabel=<p_47_in>, headlabel=<p_47_in>, headlabel=<#0:0>];
N_19323130 -> N_1CE2FBD0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB43D60 -> N_1CE2FBD0 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CB07CA0 -> N_1CE2FBD0 [label="1", taillabel=<p_57_out>, headlabel=<p_57_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_1CE2FBD0 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D65A0 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D65A0 -> N_1CE2FBD0 [label="1", taillabel=<out>, headlabel=<p_5_in54_in>, headlabel=<#0:1>];
N_1CB45020 -> N_1CE2FD60 [label="1", taillabel=<pop_si_data>, headlabel=<pop_si_data>, headlabel=<#0:0>];
N_1943FF90 -> N_1CE2FD60 [label="1", taillabel=<p_10_in>, headlabel=<p_10_in>, headlabel=<#0:0>];
N_1CD2FFE0 -> N_1CE2FD60 [label="1", taillabel=<p_28_out>, headlabel=<p_28_out>, headlabel=<#0:0>];
N_1CE2FD60 -> N_5CF9A70 [label="1", taillabel=<p_16_in>, headlabel=<p_16_in>, headlabel=<#0:0>];
N_19323130 -> N_5CF9A70 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_190256B0 -> N_5CF9A70 [label="1", taillabel=<p_0_out>, headlabel=<p_0_in>, headlabel=<#0:0>];
N_1CAD7E00 -> N_5CF9A70 [label="1", taillabel=<p_27_out>, headlabel=<p_27_out>, headlabel=<#0:0>];
N_1CC6D250 -> N_5CF9A70 [label="1", taillabel=<p_23_in>, headlabel=<p_23_in>, headlabel=<#0:0>];
partition_m_axi_wstrb -> N_1D5D6550 [label="32", taillabel=<m_axi_wstrb>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D6550 -> N_5CF9A70 [label="1", taillabel=<out>, headlabel=<p_5_in24_in>, headlabel=<#0:1>];
N_1CB062B0 -> N_5CF90C0 [label="1", taillabel=<store_in_wrap_buffer_enabled>, headlabel=<store_in_wrap_buffer_enabled>, headlabel=<#0:0>];
partition_Q -> N_1D5D6FF0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D6FF0 -> N_5CF9890 [label="3", taillabel=<out>, headlabel=<cmd_step>, headlabel=<#0:7>];
N_1BD1E0F0 -> N_5CF9890 [label="5", taillabel=<next_word_i>, headlabel=<next_word_i>, headlabel=<#0:0>];
partition_Q -> N_5A2CBC0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_5A2CBC0 -> N_1C904820 [label="1", taillabel=<out>, headlabel=<cmd_fix>, headlabel=<#0:1>];
partition_CLK -> N_19195DE0 [label="1", taillabel=<CLK>, headlabel=<clk>, headlabel=<#0:1>];
N_18C22FF0 -> N_19195DE0 [label="1", taillabel=<p_959_in>, headlabel=<sel>, headlabel=<#0:0>];
N_1788DF40 -> N_19195DE0 [label="1", taillabel=<ARESET0>, headlabel=<clear>, headlabel=<#0:0>];
partition_Q -> N_19195DE0 [label="8", taillabel=<Q>, headlabel=<data>, headlabel=<#0:255>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivfirst_mi_word_q -> N_19195DE0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/first_mi_word_q>, headlabel=<load>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.gen_non_fifo_w_upsizer.write_data_instdivfirst_mi_word_q -> N_184D42D0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/first_mi_word_q>, headlabel=<first_mi_word_q>, headlabel=<#0:1>];
N_19195DE0 -> N_184D42D0 [label="8", taillabel=<out>, headlabel=<USE_RTL_LENGTH.length_counter_q_reg>, headlabel=<#0:0>];
partition_Q -> N_184D42D0 [label="8", taillabel=<Q>, headlabel=<cmd_length>, headlabel=<#0:255>];
partition_Q -> N_1D5D6280 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D6280 -> N_19322C30 [label="5", taillabel=<out>, headlabel=<cmd_last_word>, headlabel=<#0:31>];
N_1D6BCDA0 -> N_19322C30 [label="5", taillabel=<current_word>, headlabel=<current_word>, headlabel=<#0:0>];
partition_Q -> N_1D5D70E0 [label="40", taillabel=<Q>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D70E0 -> N_19322B90 [label="1", taillabel=<out>, headlabel=<cmd_modified>, headlabel=<#0:1>];
N_178C86E0 -> N_5A2C710 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_5A2C710 -> N_19194D50 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_1788DF40 -> N_19323130 [label="1", taillabel=<ARESET0>, headlabel=<ARESET>, headlabel=<#0:0>];
N_178C86E0 -> N_1D5D7040 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D7040 -> N_19323090 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_178C86E0 -> N_1D5D74A0 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D74A0 -> N_194407B0 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_178C86E0 -> N_1D5D75E0 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D75E0 -> N_19440850 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_178C86E0 -> N_1D5D7590 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D7590 -> N_191DEA00 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_178C86E0 -> N_1D5D7540 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D7540 -> N_19441A20 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_178C86E0 -> N_1D5D7450 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D7450 -> N_19441B10 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_178C86E0 -> N_1D5D7180 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D7180 -> N_1943FEA0 [label="3", taillabel=<out>, headlabel=<current_word_adjusted>, headlabel=<#0:7>];
N_1D99DCA0 -> N_1943FF90 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:0>];
N_1D99B720 -> N_19440210 [label="1", taillabel=<p_949_out>, headlabel=<p_949_out>, headlabel=<#0:0>];
partition_I3 -> N_19440210 [label="8", taillabel=<I3>, headlabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17C27570 -> N_19440210 [label="1", taillabel=<p_953_out>, headlabel=<p_953_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_19440210 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_1D6F0CB0 -> N_18F91D40 [label="1", taillabel=<p_913_out>, headlabel=<p_913_out>, headlabel=<#0:0>];
partition_I4 -> N_18F91D40 [label="8", taillabel=<I4>, headlabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1BD8CBC0 -> N_18F91D40 [label="1", taillabel=<p_917_out>, headlabel=<p_917_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7630 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7630 -> N_18F91D40 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1BD8CA30 -> N_18AEDC00 [label="1", taillabel=<p_884_out>, headlabel=<p_884_out>, headlabel=<#0:0>];
partition_I5 -> N_18AEDC00 [label="8", taillabel=<I5>, headlabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1BD8AD70 -> N_18AEDC00 [label="1", taillabel=<p_888_out>, headlabel=<p_888_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7B80 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7B80 -> N_18AEDC00 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1BD8A730 -> N_1CC6D660 [label="1", taillabel=<p_855_out>, headlabel=<p_855_out>, headlabel=<#0:0>];
partition_I6 -> N_1CC6D660 [label="8", taillabel=<I6>, headlabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1BD8B2C0 -> N_1CC6D660 [label="1", taillabel=<p_859_out>, headlabel=<p_859_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7C70 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7C70 -> N_1CC6D660 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1BDCFE30 -> N_1CCD1840 [label="1", taillabel=<p_826_out>, headlabel=<p_826_out>, headlabel=<#0:0>];
partition_I7 -> N_1CCD1840 [label="8", taillabel=<I7>, headlabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1BDCC870 -> N_1CCD1840 [label="1", taillabel=<p_830_out>, headlabel=<p_830_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1CCD1840 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_1BDCCA00 -> N_1820E210 [label="1", taillabel=<p_795_out>, headlabel=<p_795_out>, headlabel=<#0:0>];
partition_I8 -> N_1820E210 [label="8", taillabel=<I8>, headlabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1BDCD3B0 -> N_1820E210 [label="1", taillabel=<p_799_out>, headlabel=<p_799_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7C20 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7C20 -> N_1820E210 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB5E9B0 -> N_1CB43720 [label="1", taillabel=<p_766_out>, headlabel=<p_766_out>, headlabel=<#0:0>];
partition_I9 -> N_1CB43720 [label="8", taillabel=<I9>, headlabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB5E320 -> N_1CB43720 [label="1", taillabel=<p_770_out>, headlabel=<p_770_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7BD0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7BD0 -> N_1CB43720 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB5E910 -> N_1831B700 [label="1", taillabel=<p_737_out>, headlabel=<p_737_out>, headlabel=<#0:0>];
partition_I10 -> N_1831B700 [label="8", taillabel=<I10>, headlabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB5F180 -> N_1831B700 [label="1", taillabel=<p_741_out>, headlabel=<p_741_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7CC0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7CC0 -> N_1831B700 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB5F4F0 -> N_1820F930 [label="1", taillabel=<p_708_out>, headlabel=<p_708_out>, headlabel=<#0:0>];
partition_I11 -> N_1820F930 [label="8", taillabel=<I11>, headlabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB60990 -> N_1820F930 [label="1", taillabel=<p_712_out>, headlabel=<p_712_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1820F930 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_1CB60440 -> N_1CCD1430 [label="1", taillabel=<p_677_out>, headlabel=<p_677_out>, headlabel=<#0:0>];
partition_I12 -> N_1CCD1430 [label="8", taillabel=<I12>, headlabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB60AD0 -> N_1CCD1430 [label="1", taillabel=<p_681_out>, headlabel=<p_681_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7B30 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7B30 -> N_1CCD1430 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB5F860 -> N_1D43B770 [label="1", taillabel=<p_648_out>, headlabel=<p_648_out>, headlabel=<#0:0>];
partition_I13 -> N_1D43B770 [label="8", taillabel=<I13>, headlabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB5EA00 -> N_1D43B770 [label="1", taillabel=<p_652_out>, headlabel=<p_652_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7AE0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7AE0 -> N_1D43B770 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB61E30 -> N_1CB420F0 [label="1", taillabel=<p_619_out>, headlabel=<p_619_out>, headlabel=<#0:0>];
partition_I14 -> N_1CB420F0 [label="8", taillabel=<I14>, headlabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB5E780 -> N_1CB420F0 [label="1", taillabel=<p_623_out>, headlabel=<p_623_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7E00 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7E00 -> N_1CB420F0 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB617A0 -> N_1CB07200 [label="1", taillabel=<p_590_out>, headlabel=<p_590_out>, headlabel=<#0:0>];
partition_I15 -> N_1CB07200 [label="8", taillabel=<I15>, headlabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB60670 -> N_1CB07200 [label="1", taillabel=<p_594_out>, headlabel=<p_594_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1CB07200 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_1CB9D680 -> N_18318BE0 [label="1", taillabel=<p_559_out>, headlabel=<p_559_out>, headlabel=<#0:0>];
partition_I16 -> N_18318BE0 [label="8", taillabel=<I16>, headlabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17831E50 -> N_18318BE0 [label="1", taillabel=<p_563_out>, headlabel=<p_563_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7DB0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7DB0 -> N_18318BE0 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_17832C10 -> N_1D6BB310 [label="1", taillabel=<p_530_out>, headlabel=<p_530_out>, headlabel=<#0:0>];
partition_I17 -> N_1D6BB310 [label="8", taillabel=<I17>, headlabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17832260 -> N_1D6BB310 [label="1", taillabel=<p_534_out>, headlabel=<p_534_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7EA0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7EA0 -> N_1D6BB310 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_17833610 -> N_17C26F30 [label="1", taillabel=<p_501_out>, headlabel=<p_501_out>, headlabel=<#0:0>];
partition_I18 -> N_17C26F30 [label="8", taillabel=<I18>, headlabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17830E10 -> N_17C26F30 [label="1", taillabel=<p_505_out>, headlabel=<p_505_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D80D0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D80D0 -> N_17C26F30 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_17831180 -> N_1CD2FD60 [label="1", taillabel=<p_472_out>, headlabel=<p_472_out>, headlabel=<#0:0>];
partition_I19 -> N_1CD2FD60 [label="8", taillabel=<I19>, headlabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17830870 -> N_1CD2FD60 [label="1", taillabel=<p_476_out>, headlabel=<p_476_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1CD2FD60 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_178300A0 -> N_1CC6CB20 [label="1", taillabel=<p_441_out>, headlabel=<p_441_out>, headlabel=<#0:0>];
partition_I20 -> N_1CC6CB20 [label="8", taillabel=<I20>, headlabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17830B90 -> N_1CC6CB20 [label="1", taillabel=<p_445_out>, headlabel=<p_445_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7E50 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7E50 -> N_1CC6CB20 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_178317C0 -> N_1CAA13E0 [label="1", taillabel=<p_412_out>, headlabel=<p_412_out>, headlabel=<#0:0>];
partition_I21 -> N_1CAA13E0 [label="8", taillabel=<I21>, headlabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17833F70 -> N_1CAA13E0 [label="1", taillabel=<p_416_out>, headlabel=<p_416_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D7D60 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D7D60 -> N_1CAA13E0 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_17833980 -> N_1CB07480 [label="1", taillabel=<p_383_out>, headlabel=<p_383_out>, headlabel=<#0:0>];
partition_I22 -> N_1CB07480 [label="8", taillabel=<I22>, headlabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_178332F0 -> N_1CB07480 [label="1", taillabel=<p_387_out>, headlabel=<p_387_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D8170 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8170 -> N_1CB07480 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_178F1E50 -> N_1C9DDB30 [label="1", taillabel=<p_354_out>, headlabel=<p_354_out>, headlabel=<#0:0>];
partition_I23 -> N_1C9DDB30 [label="8", taillabel=<I23>, headlabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_178F1130 -> N_1C9DDB30 [label="1", taillabel=<p_358_out>, headlabel=<p_358_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1C9DDB30 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_178F0DC0 -> N_1CAA0DF0 [label="1", taillabel=<p_323_out>, headlabel=<p_323_out>, headlabel=<#0:0>];
partition_I24 -> N_1CAA0DF0 [label="8", taillabel=<I24>, headlabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_5C8B450 -> N_1CAA0DF0 [label="1", taillabel=<p_327_out>, headlabel=<p_327_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D8300 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8300 -> N_1CAA0DF0 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_5C8AFF0 -> N_1CAA1390 [label="1", taillabel=<p_294_out>, headlabel=<p_294_out>, headlabel=<#0:0>];
partition_I25 -> N_1CAA1390 [label="8", taillabel=<I25>, headlabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_5C8BA40 -> N_1CAA1390 [label="1", taillabel=<p_298_out>, headlabel=<p_298_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D82B0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D82B0 -> N_1CAA1390 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_5C8B7C0 -> N_19025020 [label="1", taillabel=<p_265_out>, headlabel=<p_265_out>, headlabel=<#0:0>];
partition_I26 -> N_19025020 [label="8", taillabel=<I26>, headlabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB44B20 -> N_19025020 [label="1", taillabel=<p_269_out>, headlabel=<p_269_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D8260 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8260 -> N_19025020 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB43950 -> N_181D4460 [label="1", taillabel=<p_236_out>, headlabel=<p_236_out>, headlabel=<#0:0>];
partition_I27 -> N_181D4460 [label="8", taillabel=<I27>, headlabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1835EB20 -> N_181D4460 [label="1", taillabel=<p_240_out>, headlabel=<p_240_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_181D4460 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_18D05B10 -> N_1CB43680 [label="1", taillabel=<p_205_out>, headlabel=<p_205_out>, headlabel=<#0:0>];
partition_I28 -> N_1CB43680 [label="8", taillabel=<I28>, headlabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CB43C20 -> N_1CB43680 [label="1", taillabel=<p_209_out>, headlabel=<p_209_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D81C0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D81C0 -> N_1CB43680 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CCD14D0 -> N_17C24640 [label="1", taillabel=<p_176_out>, headlabel=<p_176_out>, headlabel=<#0:0>];
partition_I29 -> N_17C24640 [label="8", taillabel=<I29>, headlabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1CC43860 -> N_17C24640 [label="1", taillabel=<p_180_out>, headlabel=<p_180_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D8210 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8210 -> N_17C24640 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB44940 -> N_B42A940 [label="1", taillabel=<p_147_out>, headlabel=<p_147_out>, headlabel=<#0:0>];
partition_I30 -> N_B42A940 [label="8", taillabel=<I30>, headlabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_18318D20 -> N_B42A940 [label="1", taillabel=<p_151_out>, headlabel=<p_151_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D8440 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D8440 -> N_B42A940 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CAD8530 -> N_18ACF2C0 [label="1", taillabel=<p_118_out>, headlabel=<p_118_out>, headlabel=<#0:0>];
partition_I31 -> N_18ACF2C0 [label="8", taillabel=<I31>, headlabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_184A4550 -> N_18ACF2C0 [label="1", taillabel=<p_122_out>, headlabel=<p_122_out>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_18ACF2C0 [label="8", taillabel=<s_axi_wdata>, headlabel=<S_AXI_WDATA>, headlabel=<#0:255>];
N_1CB44B70 -> N_17A37520 [label="1", taillabel=<p_87_out>, headlabel=<I111>, headlabel=<#0:0>];
partition_I32 -> N_17A37520 [label="8", taillabel=<I32>, headlabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1D4CF700 -> N_17A37520 [label="1", taillabel=<p_91_out>, headlabel=<I112>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D83F0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D83F0 -> N_17A37520 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CB07CA0 -> N_1841A940 [label="1", taillabel=<p_57_out>, headlabel=<I114>, headlabel=<#0:0>];
partition_I33 -> N_1841A940 [label="8", taillabel=<I33>, headlabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_1A783110 -> N_1841A940 [label="1", taillabel=<p_61_out>, headlabel=<I115>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D84E0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D84E0 -> N_1841A940 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_1CAD7E00 -> N_1841BCA0 [label="1", taillabel=<p_27_out>, headlabel=<I117>, headlabel=<#0:0>];
partition_I34 -> N_1841BCA0 [label="8", taillabel=<I34>, headlabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<#0:255>];
N_17A34CD0 -> N_1841BCA0 [label="1", taillabel=<p_31_out>, headlabel=<I118>, headlabel=<#0:0>];
partition_s_axi_wdata -> N_1D5D87B0 [label="32", taillabel=<s_axi_wdata>, headlabel=<in>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D5D87B0 -> N_1841BCA0 [label="8", taillabel=<out>, headlabel=<p_2_in>, headlabel=<#0:255>];
N_18318D70 -> N_1CC6D250 [label="1", taillabel=<pop_mi_data>, headlabel=<pop_mi_data>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_1CA46820 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<M_VALID_Q>, headlabel=<#0:1>];
N_1CD30990 -> N_1CA46820 [label="1", taillabel=<cmd_ready_i>, headlabel=<M_READY>, headlabel=<#0:0>];
N_1BD8AAA0 -> N_1D6BD6B0 [label="5", taillabel=<out>, headlabel=<USE_RTL_ADDR.addr_q_reg>, headlabel=<#0:0>];
N_1CB43A40 -> N_1D6BD6B0 [label="1", taillabel=<buffer_full_early1>, headlabel=<buffer_full_early1>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_Full_q -> N_1D6BD6B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Full_q>, headlabel=<buffer_Full_q>, headlabel=<#0:1>];
N_1D43CDF0 -> N_1D6BD6B0 [label="1", taillabel=<valid_Write>, headlabel=<valid_Write>, headlabel=<#0:0>];
N_1CD30C60 -> N_1D43CDF0 [label="1", taillabel=<S_READY>, headlabel=<S_READY>, headlabel=<#0:0>];
N_18D059D0 -> N_1D43CDF0 [label="1", taillabel=<cmd_push>, headlabel=<S_VALID>, headlabel=<#0:0>];
N_1CB43A40 -> N_1CA6A3C0 [label="1", taillabel=<buffer_full_early1>, headlabel=<buffer_full_early1>, headlabel=<#0:0>];
N_1D43CDF0 -> N_1CA6A3C0 [label="1", taillabel=<valid_Write>, headlabel=<valid_Write>, headlabel=<#0:0>];
N_1835DB30 -> N_1CD30A30 [label="1", taillabel=<buffer_Empty>, headlabel=<buffer_Empty>, headlabel=<#0:0>];
N_1D43CDF0 -> N_1CD30A30 [label="1", taillabel=<valid_Write>, headlabel=<valid_Write>, headlabel=<#0:0>];
N_1CA46820 -> N_1CD30A30 [label="1", taillabel=<M_READY_I>, headlabel=<M_READY_I>, headlabel=<#0:0>];
N_1CA6A3C0 -> N_1BD4D480 [label="1", taillabel=<addr_q13_out>, headlabel=<addr_q13_out>, headlabel=<#0:0>];
N_1CD30A30 -> N_1BD4D480 [label="1", taillabel=<addr_q0>, headlabel=<addr_q0>, headlabel=<#0:0>];
N_1BD4D480 -> N_1C63D040 [label="1", taillabel=<addr_q>, headlabel=<addr_q>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I -> N_1C63D040 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I>, headlabel=<data_Exists_I>, headlabel=<#0:1>];
N_1835DB30 -> N_1CD318E0 [label="1", taillabel=<buffer_Empty>, headlabel=<buffer_Empty>, headlabel=<#0:0>];
N_18D059D0 -> N_1CD318E0 [label="1", taillabel=<cmd_push>, headlabel=<S_VALID>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I -> N_1CD318E0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I>, headlabel=<data_Exists_I>, headlabel=<#0:1>];
N_1CA46820 -> N_1CD318E0 [label="1", taillabel=<M_READY_I>, headlabel=<M_READY_I>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivwr_cmd_valid -> N_17C24AA0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/wr_cmd_valid>, headlabel=<M_VALID_Q>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I -> N_17C24AA0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I>, headlabel=<data_Exists_I>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_awvalid -> N_1CAD7540 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_awvalid>, headlabel=<S_AXI_AVALID>, headlabel=<#0:1>];
N_1CD2F900 -> N_1CAD7540 [label="1", taillabel=<allow_new_cmd>, headlabel=<allow_new_cmd>, headlabel=<#0:0>];
partition_m_axi_awready -> N_7515C70 [label="1", taillabel=<m_axi_awready>, headlabel=<M_AXI_AREADY>, headlabel=<#0:1>];
N_1CAD7540 -> N_7515C70 [label="1", taillabel=<p_1_in>, headlabel=<p_1_in>, headlabel=<#0:0>];
N_1CD30C60 -> N_1CD2F900 [label="1", taillabel=<S_READY>, headlabel=<s_ready>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivcmd_push_block -> N_1CD2F900 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block>, headlabel=<cmd_push_block>, headlabel=<#0:1>];
N_1788DF40 -> N_1831A440 [label="1", taillabel=<ARESET0>, headlabel=<ARESET>, headlabel=<#0:0>];
N_1CD2F900 -> N_1831A440 [label="1", taillabel=<allow_new_cmd>, headlabel=<allow_new_cmd>, headlabel=<#0:0>];
partition_m_axi_awready -> N_1831A440 [label="1", taillabel=<m_axi_awready>, headlabel=<M_AXI_AREADY>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivcmd_push_block -> N_18D059D0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block>, headlabel=<cmd_push_block>, headlabel=<#0:1>];
N_1CAD7540 -> N_18D059D0 [label="1", taillabel=<p_1_in>, headlabel=<p_1_in>, headlabel=<#0:0>];
N_1CA46820 -> N_1CB43A40 [label="1", taillabel=<M_READY_I>, headlabel=<GEN_CMD_QUEUE.cmd_queue/M_READY_I>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_WRITE.write_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_Full_q -> N_1CD30C60 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Full_q>, headlabel=<buffer_Full_q>, headlabel=<#0:1>];
partition_CLK -> N_1BD8AAA0 [label="1", taillabel=<CLK>, headlabel=<clk>, headlabel=<#0:1>];
N_1C63D040 -> N_1BD8AAA0 [label="1", taillabel=<addr_q0_out>, headlabel=<sel>, headlabel=<#0:0>];
N_1788DF40 -> N_1BD8AAA0 [label="1", taillabel=<ARESET0>, headlabel=<clear>, headlabel=<#0:0>];
N_1CA6A3C0 -> N_1BD8AAA0 [label="1", taillabel=<addr_q13_out>, headlabel=<addsub>, headlabel=<#0:0>];
N_1BD8AAA0 -> N_1835DB30 [label="5", taillabel=<out>, headlabel=<GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg>, headlabel=<#0:0>];
partition_I35 -> N_1D5D7A40 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D7A40 -> N_17A35400 [label="5", taillabel=<out>, headlabel=<cmd_mask>, headlabel=<#0:31>];
N_184A4B90 -> N_17A35400 [label="5", taillabel=<pre_next_word_i>, headlabel=<pre_next_word_i>, headlabel=<#0:0>];
N_1820D590 -> N_1CC6D890 [label="1", taillabel=<sel_first_word>, headlabel=<sel_first_word>, headlabel=<#0:0>];
partition_I36 -> N_1CC6D890 [label="5", taillabel=<I36>, headlabel=<pre_next_word_1>, headlabel=<#0:31>];
partition_I35 -> N_1D5D79F0 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D79F0 -> N_1CC6D890 [label="5", taillabel=<out>, headlabel=<cmd_next_word>, headlabel=<#0:31>];
partition_I35 -> N_1D5D7900 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D7900 -> N_1CCD0620 [label="5", taillabel=<out>, headlabel=<cmd_mask>, headlabel=<#0:31>];
N_1CC6D890 -> N_1CCD0620 [label="5", taillabel=<next_word_i>, headlabel=<next_word_i>, headlabel=<#0:0>];
partition_I35 -> N_1D5D7130 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D7130 -> N_1CA9EE60 [label="1", taillabel=<out>, headlabel=<cmd_fix>, headlabel=<#0:1>];
N_1CCD0620 -> N_1CA9EE60 [label="5", taillabel=<next_word>, headlabel=<next_word>, headlabel=<#0:0>];
partition_I35 -> N_1D5D63C0 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D63C0 -> N_1CA9EE60 [label="1", taillabel=<out>, headlabel=<cmd_complete_wrap>, headlabel=<#0:1>];
N_18318960 -> N_1CA9EE60 [label="1", taillabel=<S_AXI_RLAST_I>, headlabel=<S_AXI_RLAST_I>, headlabel=<#0:0>];
N_184A4910 -> N_1CA9EE60 [label="1", taillabel=<word_completed3>, headlabel=<word_completed3>, headlabel=<#0:0>];
partition_I35 -> N_1D5D65F0 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D65F0 -> N_1CA9EE60 [label="1", taillabel=<out>, headlabel=<cmd_modified>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivrd_cmd_valid -> N_1CA9EE60 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/rd_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_s_axi_rready -> N_1BD8CA80 [label="1", taillabel=<s_axi_rready>, headlabel=<S_AXI_RREADY>, headlabel=<#0:1>];
N_1CA9EE60 -> N_1BD8CA80 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivrd_cmd_valid -> N_1C63E8F0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/rd_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivmr_rvalid -> N_1C63E8F0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/mr_rvalid>, headlabel=<M_AXI_RVALID>, headlabel=<#0:1>];
N_1BD8CA80 -> N_19025520 [label="1", taillabel=<M_AXI_RREADY_I>, headlabel=<M_AXI_RREADY_I>, headlabel=<#0:0>];
N_1C63E8F0 -> N_19025520 [label="1", taillabel=<M_AXI_RVALID_I>, headlabel=<M_AXI_RVALID_I>, headlabel=<#0:0>];
partition_I35 -> N_1D5D64B0 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D64B0 -> N_1831A490 [label="1", taillabel=<out>, headlabel=<cmd_packed_wrap>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivfirst_mi_word_q -> N_1831A490 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_mi_word_q>, headlabel=<first_mi_word_q>, headlabel=<#0:1>];
N_184A4910 -> N_1831A490 [label="1", taillabel=<word_completed3>, headlabel=<word_completed3>, headlabel=<#0:0>];
N_1C63E8F0 -> N_1831A490 [label="1", taillabel=<M_AXI_RVALID_I>, headlabel=<M_AXI_RVALID_I>, headlabel=<#0:0>];
N_1CA9EE60 -> N_17A349B0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB042D0 -> N_17A349B0 [label="1", taillabel=<p_15_in>, headlabel=<p_15_in>, headlabel=<#0:0>];
N_1831A490 -> N_17A349B0 [label="1", taillabel=<p_7_in>, headlabel=<p_7_in>, headlabel=<#0:0>];
N_1CA9EE60 -> N_1CAD6AF0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB042D0 -> N_1CAD6AF0 [label="1", taillabel=<p_15_in>, headlabel=<p_15_in>, headlabel=<#0:0>];
N_1D4041E0 -> N_1CAD6AF0 [label="1", taillabel=<last_beat>, headlabel=<last_beat>, headlabel=<#0:0>];
N_17A349B0 -> N_1BD1FF40 [label="1", taillabel=<wrap_buffer_available08_out>, headlabel=<wrap_buffer_available08_out>, headlabel=<#0:0>];
N_1CAD6AF0 -> N_1BD1FF40 [label="1", taillabel=<wrap_buffer_available0>, headlabel=<wrap_buffer_available0>, headlabel=<#0:0>];
N_1D4041E0 -> N_1BD1A3C0 [label="1", taillabel=<last_beat>, headlabel=<last_beat>, headlabel=<#0:0>];
N_1CA9EE60 -> N_1BD1A3C0 [label="1", taillabel=<p_13_in>, headlabel=<p_13_in>, headlabel=<#0:0>];
N_1CB042D0 -> N_1BD1A3C0 [label="1", taillabel=<p_15_in>, headlabel=<p_15_in>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivwrap_buffer_available -> N_1BD1A3C0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available>, headlabel=<wrap_buffer_available>, headlabel=<#0:1>];
N_1BD1A3C0 -> N_1CA6B860 [label="1", taillabel=<use_wrap_buffer0>, headlabel=<use_wrap_buffer0>, headlabel=<#0:0>];
N_184A5180 -> N_1CA6B860 [label="1", taillabel=<cmd_ready_i>, headlabel=<cmd_ready_i>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer -> N_1CC6A9B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer>, headlabel=<use_wrap_buffer>, headlabel=<#0:1>];
N_1C63E8F0 -> N_1CC6A9B0 [label="1", taillabel=<M_AXI_RVALID_I>, headlabel=<M_AXI_RVALID_I>, headlabel=<#0:0>];
partition_s_axi_rready -> N_1CB042D0 [label="1", taillabel=<s_axi_rready>, headlabel=<S_AXI_RREADY>, headlabel=<#0:1>];
N_1CC6A9B0 -> N_1CB042D0 [label="1", taillabel=<S_AXI_RVALID_I>, headlabel=<S_AXI_RVALID_I>, headlabel=<#0:0>];
partition_I35 -> N_1D5D8490 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D8490 -> N_1820D590 [label="1", taillabel=<out>, headlabel=<cmd_fix>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivfirst_word -> N_1820D590 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_word>, headlabel=<first_word>, headlabel=<#0:1>];
N_1820D590 -> N_1D959DB0 [label="1", taillabel=<sel_first_word>, headlabel=<sel_first_word>, headlabel=<#0:0>];
partition_I37 -> N_1D959DB0 [label="5", taillabel=<I37>, headlabel=<current_word_1>, headlabel=<#0:31>];
partition_I35 -> N_1D5D8C60 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D8C60 -> N_1D959DB0 [label="5", taillabel=<out>, headlabel=<cmd_first_word>, headlabel=<#0:31>];
N_1D404AA0 -> N_18318960 [label="1", taillabel=<last_word3>, headlabel=<last_word3>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer -> N_18318960 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer>, headlabel=<use_wrap_buffer>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivwrap_buffer_available -> N_18318960 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available>, headlabel=<wrap_buffer_available>, headlabel=<#0:1>];
N_1D4041E0 -> N_18318960 [label="1", taillabel=<last_beat>, headlabel=<last_beat>, headlabel=<#0:0>];
N_18318960 -> N_184A5180 [label="1", taillabel=<S_AXI_RLAST_I>, headlabel=<S_AXI_RLAST_I>, headlabel=<#0:0>];
N_1CB042D0 -> N_184A5180 [label="1", taillabel=<p_15_in>, headlabel=<p_15_in>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivrd_cmd_valid -> N_184A5180 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/rd_cmd_valid>, headlabel=<cmd_valid>, headlabel=<#0:1>];
partition_I35 -> N_1D5D88F0 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D88F0 -> N_184A5040 [label="5", taillabel=<out>, headlabel=<cmd_offset>, headlabel=<#0:31>];
N_1D959DB0 -> N_184A5040 [label="5", taillabel=<current_word>, headlabel=<current_word>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer -> N_184A4EB0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer>, headlabel=<use_wrap_buffer>, headlabel=<#0:1>];
partition_I38 -> N_1D5D88A0 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D88A0 -> N_184A4EB0 [label="2", taillabel=<out>, headlabel=<M_AXI_RRESP>, headlabel=<#0:3>];
partition_I39 -> N_184A4EB0 [label="2", taillabel=<I39>, headlabel=<rresp_wrap_buffer>, headlabel=<#0:3>];
partition_I35 -> N_1D5D8990 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D8990 -> N_184A4B90 [label="3", taillabel=<out>, headlabel=<cmd_step>, headlabel=<#0:7>];
N_1CC6D890 -> N_184A4B90 [label="5", taillabel=<next_word_i>, headlabel=<next_word_i>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer -> N_184A4910 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer>, headlabel=<use_wrap_buffer>, headlabel=<#0:1>];
partition_CLK -> N_1D407930 [label="1", taillabel=<CLK>, headlabel=<clk>, headlabel=<#0:1>];
N_19025520 -> N_1D407930 [label="1", taillabel=<pop_mi_data>, headlabel=<sel>, headlabel=<#0:0>];
N_1788DF40 -> N_1D407930 [label="1", taillabel=<ARESET0>, headlabel=<clear>, headlabel=<#0:0>];
partition_I35 -> N_1D407930 [label="8", taillabel=<I35>, headlabel=<data>, headlabel=<#0:255>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivfirst_mi_word_q -> N_1D407930 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_mi_word_q>, headlabel=<load>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivfirst_mi_word_q -> N_1D404320 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_mi_word_q>, headlabel=<first_mi_word_q>, headlabel=<#0:1>];
N_1D407930 -> N_1D404320 [label="8", taillabel=<out>, headlabel=<USE_RTL_LENGTH.length_counter_q_reg>, headlabel=<#0:0>];
partition_I35 -> N_1D404320 [label="8", taillabel=<I35>, headlabel=<cmd_length>, headlabel=<#0:255>];
N_1D404320 -> N_1D4041E0 [label="8", taillabel=<length_counter>, headlabel=<length_counter>, headlabel=<#0:0>];
partition_I35 -> N_1D5D8D00 [label="40", taillabel=<I35>, headlabel=<in>, headlabel=<#40'b0000000000000000000000000000000000000000:40'b0000000011111111111111111111111111111111>];
N_1D5D8D00 -> N_1D404AA0 [label="5", taillabel=<out>, headlabel=<cmd_last_word>, headlabel=<#0:31>];
N_1D959DB0 -> N_1D404AA0 [label="5", taillabel=<current_word>, headlabel=<current_word>, headlabel=<#0:0>];
partition_I38 -> N_1BD213E0 [label="32", taillabel=<I38>, headlabel=<data0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D5D97A0 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D97A0 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D5D9CF0 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D9CF0 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data2>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D5D9BB0 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D9BB0 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data3>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D5D9C00 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D9C00 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data4>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D5D69B0 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D69B0 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data5>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D5D6A00 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D5D6A00 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data6>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I38 -> N_1D9B4E90 [label="258", taillabel=<I38>, headlabel=<in>, headlabel=<#258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:258'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B4E90 -> N_1BD213E0 [label="32", taillabel=<out>, headlabel=<data7>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_184A5040 -> N_1D5D83A0 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D83A0 -> N_1BD213E0 [label="3", taillabel=<out>, headlabel=<sel0>, headlabel=<#0:7>];
partition_I40 -> N_1BD1EBE0 [label="32", taillabel=<I40>, headlabel=<data0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B3A90 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B3A90 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B45D0 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B45D0 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data2>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B5520 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B5520 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data3>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B3CC0 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B3CC0 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data4>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B28C0 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B28C0 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data5>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B52F0 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B52F0 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data6>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
partition_I40 -> N_1D9B4800 [label="256", taillabel=<I40>, headlabel=<in>, headlabel=<#256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1D9B4800 -> N_1BD1EBE0 [label="32", taillabel=<out>, headlabel=<data7>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_184A5040 -> N_1D5D8D50 [label="5", taillabel=<current_word_adjusted>, headlabel=<in>, headlabel=<#0:0>];
N_1D5D8D50 -> N_1BD1EBE0 [label="3", taillabel=<out>, headlabel=<sel0>, headlabel=<#0:7>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.gen_non_fifo_r_upsizer.read_data_instdivuse_wrap_buffer -> N_1BD1F4A0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer>, headlabel=<use_wrap_buffer>, headlabel=<#0:1>];
N_1BD213E0 -> N_1BD1F4A0 [label="32", taillabel=<out0>, headlabel=<S_AXI_RDATA_I0>, headlabel=<#32'b00000000000000000000000000000000:32'b00000000000000000000000000000000>];
N_1BD1EBE0 -> N_1BD1F4A0 [label="32", taillabel=<out0>, headlabel=<S_AXI_RDATA_I00_in>, headlabel=<#32'b00000000000000000000000000000000:32'b00000000000000000000000000000000>];
partition_m_axi_rready -> N_1BD21340 [label="1", taillabel=<m_axi_rready>, headlabel=<s_ready_i>, headlabel=<#0:1>];
N_1BD8CA80 -> N_1BD21340 [label="1", taillabel=<M_AXI_RREADY_I>, headlabel=<M_READY>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivmr_rvalid -> N_1BD21340 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/mr_rvalid>, headlabel=<m_valid_i>, headlabel=<#0:1>];
partition_m_axi_rvalid -> N_1BD21340 [label="1", taillabel=<m_axi_rvalid>, headlabel=<S_VALID>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivmr_rvalid -> N_1BD1E140 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/mr_rvalid>, headlabel=<m_valid_i>, headlabel=<#0:1>];
N_1BD8CA80 -> N_1BD1E140 [label="1", taillabel=<M_AXI_RREADY_I>, headlabel=<M_READY>, headlabel=<#0:0>];
partition_m_axi_rvalid -> N_1BD1F680 [label="1", taillabel=<m_axi_rvalid>, headlabel=<S_VALID>, headlabel=<#0:1>];
partition_m_axi_rready -> N_1BD1F680 [label="1", taillabel=<m_axi_rready>, headlabel=<s_ready_i>, headlabel=<#0:1>];
N_1BD1E140 -> N_1BD1F680 [label="1", taillabel=<p_1_in>, headlabel=<p_1_in>, headlabel=<#0:0>];
partition_s_axi_aresetn -> N_1BD1E410 [label="1", taillabel=<s_axi_aresetn>, headlabel=<aresetn>, headlabel=<#0:1>];
partition_m_axi_rready -> N_1BD212A0 [label="1", taillabel=<m_axi_rready>, headlabel=<s_ready_i>, headlabel=<#0:1>];
partition_I41 -> N_1BD212A0 [label="260", taillabel=<I41>, headlabel=<skid_buffer>, headlabel=<#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
partition_S_PAYLOAD_DATA -> N_49CFB30 [label="259", taillabel=<S_PAYLOAD_DATA>, headlabel=<1>, headlabel=<#259'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:259'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_49CFB30 -> N_1BD212A0 [label="260", taillabel=<out>, headlabel=<S_PAYLOAD_DATA>, headlabel=<#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivrd_cmd_valid -> N_1BD21160 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/rd_cmd_valid>, headlabel=<M_VALID_Q>, headlabel=<#0:1>];
N_184A5180 -> N_1BD21160 [label="1", taillabel=<cmd_ready_i>, headlabel=<M_READY>, headlabel=<#0:0>];
N_1788C5A0 -> N_1BD1E780 [label="5", taillabel=<out>, headlabel=<USE_RTL_ADDR.addr_q_reg>, headlabel=<#0:0>];
N_1788D680 -> N_1BD1E780 [label="1", taillabel=<buffer_full_early1>, headlabel=<buffer_full_early1>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_Full_q -> N_1BD1E780 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Full_q>, headlabel=<buffer_Full_q>, headlabel=<#0:1>];
N_1BD1EB90 -> N_1BD1E780 [label="1", taillabel=<valid_Write>, headlabel=<valid_Write>, headlabel=<#0:0>];
N_1788D450 -> N_1BD1EB90 [label="1", taillabel=<S_READY>, headlabel=<S_READY>, headlabel=<#0:0>];
N_1788FE80 -> N_1BD1EB90 [label="1", taillabel=<cmd_push>, headlabel=<S_VALID>, headlabel=<#0:0>];
N_1788D680 -> N_1BD1EAF0 [label="1", taillabel=<buffer_full_early1>, headlabel=<buffer_full_early1>, headlabel=<#0:0>];
N_1BD1EB90 -> N_1BD1EAF0 [label="1", taillabel=<valid_Write>, headlabel=<valid_Write>, headlabel=<#0:0>];
N_1788CA00 -> N_1788D540 [label="1", taillabel=<buffer_Empty>, headlabel=<buffer_Empty>, headlabel=<#0:0>];
N_1BD1EB90 -> N_1788D540 [label="1", taillabel=<valid_Write>, headlabel=<valid_Write>, headlabel=<#0:0>];
N_1BD21160 -> N_1788D540 [label="1", taillabel=<M_READY_I>, headlabel=<M_READY_I>, headlabel=<#0:0>];
N_1BD1EAF0 -> N_1788F8E0 [label="1", taillabel=<addr_q13_out>, headlabel=<addr_q13_out>, headlabel=<#0:0>];
N_1788D540 -> N_1788F8E0 [label="1", taillabel=<addr_q0>, headlabel=<addr_q0>, headlabel=<#0:0>];
N_1788F8E0 -> N_1788F890 [label="1", taillabel=<addr_q>, headlabel=<addr_q>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I -> N_1788F890 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I>, headlabel=<data_Exists_I>, headlabel=<#0:1>];
N_1788CA00 -> N_1788D950 [label="1", taillabel=<buffer_Empty>, headlabel=<buffer_Empty>, headlabel=<#0:0>];
N_1788FE80 -> N_1788D950 [label="1", taillabel=<cmd_push>, headlabel=<S_VALID>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I -> N_1788D950 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I>, headlabel=<data_Exists_I>, headlabel=<#0:1>];
N_1BD21160 -> N_1788D950 [label="1", taillabel=<M_READY_I>, headlabel=<M_READY_I>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivrd_cmd_valid -> N_1788EA30 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/rd_cmd_valid>, headlabel=<M_VALID_Q>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivdata_Exists_I -> N_1788EA30 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I>, headlabel=<data_Exists_I>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_arvalid -> N_1788DEA0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_arvalid>, headlabel=<S_AXI_AVALID>, headlabel=<#0:1>];
N_1788EBC0 -> N_1788DEA0 [label="1", taillabel=<allow_new_cmd>, headlabel=<allow_new_cmd>, headlabel=<#0:0>];
partition_m_axi_arready -> N_1788F4D0 [label="1", taillabel=<m_axi_arready>, headlabel=<M_AXI_AREADY>, headlabel=<#0:1>];
N_1788DEA0 -> N_1788F4D0 [label="1", taillabel=<p_1_in>, headlabel=<p_1_in>, headlabel=<#0:0>];
N_1788D450 -> N_1788EBC0 [label="1", taillabel=<S_READY>, headlabel=<s_ready>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivcmd_push_block -> N_1788EBC0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block>, headlabel=<cmd_push_block>, headlabel=<#0:1>];
N_1788DF40 -> N_1788FE30 [label="1", taillabel=<ARESET0>, headlabel=<ARESET>, headlabel=<#0:0>];
N_1788EBC0 -> N_1788FE30 [label="1", taillabel=<allow_new_cmd>, headlabel=<allow_new_cmd>, headlabel=<#0:0>];
partition_m_axi_arready -> N_1788FE30 [label="1", taillabel=<m_axi_arready>, headlabel=<M_AXI_AREADY>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivcmd_push_block -> N_1788FE80 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block>, headlabel=<cmd_push_block>, headlabel=<#0:1>];
N_1788DEA0 -> N_1788FE80 [label="1", taillabel=<p_1_in>, headlabel=<p_1_in>, headlabel=<#0:0>];
N_1BD21160 -> N_1788D680 [label="1", taillabel=<M_READY_I>, headlabel=<GEN_CMD_QUEUE.cmd_queue/M_READY_I>, headlabel=<#0:0>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivUSE_READ.read_addr_instdivGEN_CMD_QUEUE.cmd_queuedivbuffer_Full_q -> N_1788D450 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Full_q>, headlabel=<buffer_Full_q>, headlabel=<#0:1>];
partition_CLK -> N_1788C5A0 [label="1", taillabel=<CLK>, headlabel=<clk>, headlabel=<#0:1>];
N_1788F890 -> N_1788C5A0 [label="1", taillabel=<addr_q0_out>, headlabel=<sel>, headlabel=<#0:0>];
N_1788DF40 -> N_1788C5A0 [label="1", taillabel=<ARESET0>, headlabel=<clear>, headlabel=<#0:0>];
N_1BD1EAF0 -> N_1788C5A0 [label="1", taillabel=<addr_q13_out>, headlabel=<addsub>, headlabel=<#0:0>];
N_1788C5A0 -> N_1788CA00 [label="5", taillabel=<out>, headlabel=<GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg>, headlabel=<#0:0>];
partition_s_axi_awready -> N_1788CF00 [label="1", taillabel=<s_axi_awready>, headlabel=<s_ready_i>, headlabel=<#0:1>];
N_1788DDB0 -> N_1788CF00 [label="1", taillabel=<m_valid_i1>, headlabel=<m_valid_i1>, headlabel=<#0:0>];
partition_s_axi_awvalid -> N_1788CF00 [label="1", taillabel=<s_axi_awvalid>, headlabel=<S_VALID>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_awvalid -> N_1788CF50 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_awvalid>, headlabel=<m_valid_i>, headlabel=<#0:1>];
N_1788E080 -> N_1788CF50 [label="1", taillabel=<s_ready_i1>, headlabel=<s_ready_i1>, headlabel=<#0:0>];
N_1831A440 -> N_1788CF50 [label="1", taillabel=<S_AXI_AREADY_I>, headlabel=<M_READY>, headlabel=<#0:0>];
partition_s_axi_arready -> N_1788D9F0 [label="1", taillabel=<s_axi_arready>, headlabel=<s_ready_i>, headlabel=<#0:1>];
N_1788E3A0 -> N_1788D9F0 [label="1", taillabel=<m_valid_i1>, headlabel=<m_valid_i1>, headlabel=<#0:0>];
partition_s_axi_arvalid -> N_1788D9F0 [label="1", taillabel=<s_axi_arvalid>, headlabel=<S_VALID>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_arvalid -> N_1788DD10 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_arvalid>, headlabel=<m_valid_i>, headlabel=<#0:1>];
N_1788E580 -> N_1788DD10 [label="1", taillabel=<s_ready_i1>, headlabel=<s_ready_i1>, headlabel=<#0:0>];
N_1788FE30 -> N_1788DD10 [label="1", taillabel=<S_AXI_AREADY_I>, headlabel=<M_READY>, headlabel=<#0:0>];
N_1831A440 -> N_1788DDB0 [label="1", taillabel=<S_AXI_AREADY_I>, headlabel=<sr_awready>, headlabel=<#0:0>];
partition_s_axi_aresetn -> N_1788DF40 [label="1", taillabel=<s_axi_aresetn>, headlabel=<s_axi_aresetn>, headlabel=<#0:1>];
partition_s_axi_awvalid -> N_1788E080 [label="1", taillabel=<s_axi_awvalid>, headlabel=<s_axi_awvalid>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_awvalid -> N_1788E2B0 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_awvalid>, headlabel=<m_valid_i>, headlabel=<#0:1>];
N_1788FE30 -> N_1788E3A0 [label="1", taillabel=<S_AXI_AREADY_I>, headlabel=<sr_arready>, headlabel=<#0:0>];
partition_s_axi_arvalid -> N_1788E580 [label="1", taillabel=<s_axi_arvalid>, headlabel=<s_axi_arvalid>, headlabel=<#0:1>];
partition_gen_upsizer.gen_full_upsizer.axi_upsizer_instdivsr_arvalid -> N_1788E620 [label="1", taillabel=<gen_upsizer.gen_full_upsizer.axi_upsizer_inst/sr_arvalid>, headlabel=<m_valid_i>, headlabel=<#0:1>];
}
digraph logic5D44890 {
graph [label="logic5D44890", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44890_S_AXI_WVALID [label="S_AXI_WVALID", shape=invhouse, color="#e4f1b2"];
logic5D44890_store_in_wrap_buffer_enabled [label="store_in_wrap_buffer_enabled", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44890_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=house, color="#e4f1b2"];
}
N_1CC75F20 [label="N_1CC75F20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/store_in_wrap_buffer\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/store_in_wrap_buffer ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D44890_S_AXI_WVALID -> N_1CC75F20 [label="1", taillabel=<S_AXI_WVALID>, headlabel=<B>, headlabel=<#0:1>];
logic5D44890_store_in_wrap_buffer_enabled -> N_1CC75F20 [label="1", taillabel=<store_in_wrap_buffer_enabled>, headlabel=<A>, headlabel=<#0:1>];
N_1CC75F20 -> logic5D44890_store_in_wrap_buffer [label="1", taillabel=<out[store_in_wrap_buffer]>, headlabel=<store_in_wrap_buffer>, headlabel=<#0:1>];
}
digraph logic5D44940 {
graph [label="logic5D44940", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44940_word_completed [label="word_completed", shape=invhouse, color="#e4f1b2"];
logic5D44940_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44940_wrap_buffer_available0 [label="wrap_buffer_available0", shape=house, color="#e4f1b2"];
}
N_1CC6BEF0 [label="N_1CC6BEF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available0\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available0 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D44940_word_completed -> N_1CC6BEF0 [label="1", taillabel=<word_completed>, headlabel=<B>, headlabel=<#0:1>];
logic5D44940_store_in_wrap_buffer -> N_1CC6BEF0 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_1CC6BEF0 -> logic5D44940_wrap_buffer_available0 [label="1", taillabel=<out[wrap_buffer_available0]>, headlabel=<wrap_buffer_available0>, headlabel=<#0:1>];
}
digraph case5D449F0 {
graph [label="case5D449F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case5D449F0_wrap_buffer_available0 [label="wrap_buffer_available0", shape=invhouse, color="#e4f1b2"];
case5D449F0_cmd_ready_i [label="cmd_ready_i", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case5D449F0_wrap_buffer_available [label="wrap_buffer_available", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CA6D660 [label="N_1CA6D660\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca3900000001 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_75156D0 [label="N_75156D0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_75156D0_P_1CC3CA00 [label="1b1", color="#f1f1b2", shape=plaintext];
N_75156D0_P_1CC3CA00 -> N_75156D0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6D660_P_1CC3C8E0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6D660_P_1CC3C8E0 -> N_1CA6D660 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6D660_P_1CC3C610 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6D660_P_1CC3C610 -> N_1CA6D660 [label="1", headlabel=<0>, headlabel=<0>];
N_1CA6D660 -> N_75156D0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case5D449F0_wrap_buffer_available0 -> N_1CA6D660 [label="1", taillabel=<wrap_buffer_available0>, headlabel=<in>, headlabel=<#0:1>];
case5D449F0_cmd_ready_i -> N_75156D0 [label="1", taillabel=<cmd_ready_i>, headlabel=<0>, headlabel=<#0:1>];
N_75156D0 -> case5D449F0_wrap_buffer_available [label="1", taillabel=<out>, headlabel=<wrap_buffer_available>, headlabel=<#0:1>];
}
digraph logic5D44AA0 {
graph [label="logic5D44AA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44AA0_wrap_buffer_available [label="wrap_buffer_available", shape=invhouse, color="#e4f1b2"];
logic5D44AA0_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
logic5D44AA0_cmd_packed_wrap [label="cmd_packed_wrap", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44AA0_store_in_wrap_buffer_enabled [label="store_in_wrap_buffer_enabled", shape=house, color="#e4f1b2"];
}
N_1BD4C710 [label="N_1BD4C710\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/store_in_wrap_buffer_enabled\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/store_in_wrap_buffer_enabled ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CAD8990 [label="N_1CAD8990\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/store_in_wrap_buffer_enabled1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/store_in_wrap_buffer_enabled1 ]\n\n#0:1\n", color="#bbebff"];
N_1CAD8990 -> N_1BD4C710 [label="1", taillabel=<out[store_in_wrap_buffer_enabled1]>, headlabel=<B>, headlabel=<#0:1>];
logic5D44AA0_wrap_buffer_available -> N_1CAD8990 [label="1", taillabel=<wrap_buffer_available>, headlabel=<in>, headlabel=<#0:1>];
logic5D44AA0_cmd_valid -> N_1BD4C710 [label="1", taillabel=<cmd_valid>, headlabel=<P_1CC3C280>, headlabel=<#0:1>];
logic5D44AA0_cmd_packed_wrap -> N_1BD4C710 [label="1", taillabel=<cmd_packed_wrap>, headlabel=<A>, headlabel=<#0:1>];
N_1BD4C710 -> logic5D44AA0_store_in_wrap_buffer_enabled [label="1", taillabel=<out[store_in_wrap_buffer_enabled]>, headlabel=<store_in_wrap_buffer_enabled>, headlabel=<#0:1>];
}
digraph logic5D44B50 {
graph [label="logic5D44B50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44B50_M_AXI_WREADY_I [label="M_AXI_WREADY_I", shape=invhouse, color="#e4f1b2"];
logic5D44B50_M_AXI_WVALID_q [label="M_AXI_WVALID_q", shape=invhouse, color="#e4f1b2"];
logic5D44B50_mi_stalling0 [label="mi_stalling0", shape=invhouse, color="#e4f1b2"];
logic5D44B50_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44B50_S_AXI_WREADY_I [label="S_AXI_WREADY_I", shape=house, color="#e4f1b2"];
}
N_1CB07020 [label="N_1CB07020\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/S_AXI_WREADY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/S_AXI_WREADY_I ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB064E0 [label="N_1CB064E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data1 ]\n\n#0:1\n", color="#bbebff"];
N_1CCCFE00 [label="N_1CCCFE00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/mi_stalling\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/mi_stalling ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC6C9E0 [label="N_1CC6C9E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/mi_stalling1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/mi_stalling1 ]\n\n#0:1\n", color="#bbebff"];
N_1CB064E0 -> N_1CB07020 [label="1", taillabel=<out[pop_si_data1]>, headlabel=<B>, headlabel=<#0:1>];
N_1CCCFE00 -> N_1CB064E0 [label="1", taillabel=<out[mi_stalling]>, headlabel=<in>, headlabel=<#0:1>];
N_1CC6C9E0 -> N_1CCCFE00 [label="1", taillabel=<out[mi_stalling1]>, headlabel=<A>, headlabel=<#0:1>];
logic5D44B50_M_AXI_WREADY_I -> N_1CC6C9E0 [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<in>, headlabel=<#0:1>];
logic5D44B50_M_AXI_WVALID_q -> N_1CCCFE00 [label="1", taillabel=<M_AXI_WVALID_q>, headlabel=<P_1CC3BC50>, headlabel=<#0:1>];
logic5D44B50_mi_stalling0 -> N_1CCCFE00 [label="1", taillabel=<mi_stalling0>, headlabel=<B>, headlabel=<#0:1>];
logic5D44B50_cmd_valid -> N_1CB07020 [label="1", taillabel=<cmd_valid>, headlabel=<A>, headlabel=<#0:1>];
N_1CB07020 -> logic5D44B50_S_AXI_WREADY_I [label="1", taillabel=<out[S_AXI_WREADY_I]>, headlabel=<S_AXI_WREADY_I>, headlabel=<#0:1>];
}
digraph logic5D44C00 {
graph [label="logic5D44C00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44C00_S_AXI_WVALID [label="S_AXI_WVALID", shape=invhouse, color="#e4f1b2"];
logic5D44C00_S_AXI_WREADY_I [label="S_AXI_WREADY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44C00_pop_si_data [label="pop_si_data", shape=house, color="#e4f1b2"];
}
N_178F1540 [label="N_178F1540\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D44C00_S_AXI_WVALID -> N_178F1540 [label="1", taillabel=<S_AXI_WVALID>, headlabel=<B>, headlabel=<#0:1>];
logic5D44C00_S_AXI_WREADY_I -> N_178F1540 [label="1", taillabel=<S_AXI_WREADY_I>, headlabel=<A>, headlabel=<#0:1>];
N_178F1540 -> logic5D44C00_pop_si_data [label="1", taillabel=<out[pop_si_data]>, headlabel=<pop_si_data>, headlabel=<#0:1>];
}
digraph logic5D44CB0 {
graph [label="logic5D44CB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44CB0_cmd_fix [label="cmd_fix", shape=invhouse, color="#e4f1b2"];
logic5D44CB0_first_word_q [label="first_word_q", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44CB0_sel_first_word [label="sel_first_word", shape=house, color="#e4f1b2"];
}
N_1BDBD770 [label="N_1BDBD770\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sel_first_word\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sel_first_word ]\n\n#0:1\n", color="#bbebff"];
logic5D44CB0_cmd_fix -> N_1BDBD770 [label="1", taillabel=<cmd_fix>, headlabel=<B>, headlabel=<#0:1>];
logic5D44CB0_first_word_q -> N_1BDBD770 [label="1", taillabel=<first_word_q>, headlabel=<A>, headlabel=<#0:1>];
N_1BDBD770 -> logic5D44CB0_sel_first_word [label="1", taillabel=<out[sel_first_word]>, headlabel=<sel_first_word>, headlabel=<#0:1>];
}
digraph logic5D44D60 {
graph [label="logic5D44D60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44D60_cmd_mask [label="cmd_mask[4:0]", shape=invhouse, color="#e4f1b2"];
logic5D44D60_pre_next_word_i [label="pre_next_word_i[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44D60_pre_next_word [label="pre_next_word[4:0]", shape=house, color="#e4f1b2"];
}
N_184D7D90 [label="N_184D7D90\n&:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pre_next_word[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pre_next_word ]\n\n#0:31\n", color="#bbebff"];
logic5D44D60_cmd_mask -> N_184D7D90 [label="5", taillabel=<cmd_mask>, headlabel=<B>, headlabel=<#0:31>];
logic5D44D60_pre_next_word_i -> N_184D7D90 [label="5", taillabel=<pre_next_word_i>, headlabel=<A>, headlabel=<#0:31>];
N_184D7D90 -> logic5D44D60_pre_next_word [label="5", taillabel=<out[pre_next_word]>, headlabel=<pre_next_word>, headlabel=<#0:31>];
}
digraph case5D44E10 {
graph [label="case5D44E10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case5D44E10_sel_first_word [label="sel_first_word", shape=invhouse, color="#e4f1b2"];
case5D44E10_pre_next_word_q [label="pre_next_word_q[4:0]", shape=invhouse, color="#e4f1b2"];
case5D44E10_cmd_next_word [label="cmd_next_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case5D44E10_next_word_i [label="next_word_i[4:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CC9B430 [label="N_1CC9B430\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_183187D0 [label="N_183187D0\nmerge:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i ]\n\n#0:31\n", shape=house, color="#ffee80"];
}
N_1CC9B430_P_1CA65930 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC9B430_P_1CA65930 -> N_1CC9B430 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC9B430_P_1CA65990 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC9B430_P_1CA65990 -> N_1CC9B430 [label="1", headlabel=<0>, headlabel=<0>];
N_1CC9B430 -> N_183187D0 [label="2", style=dashed, constraint=false, taillabel=<out[next_word_i0]>, headlabel=<sel>, headlabel=<#0:3>];
case5D44E10_sel_first_word -> N_1CC9B430 [label="1", taillabel=<sel_first_word>, headlabel=<in>, headlabel=<#0:1>];
case5D44E10_pre_next_word_q -> N_183187D0 [label="5", taillabel=<pre_next_word_q>, headlabel=<0>, headlabel=<#0:31>];
case5D44E10_cmd_next_word -> N_183187D0 [label="5", taillabel=<cmd_next_word>, headlabel=<1>, headlabel=<#0:31>];
N_183187D0 -> case5D44E10_next_word_i [label="5", taillabel=<out[next_word_i]>, headlabel=<next_word_i>, headlabel=<#0:31>];
}
digraph logic5D44EC0 {
graph [label="logic5D44EC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D44EC0_cmd_mask [label="cmd_mask[4:0]", shape=invhouse, color="#e4f1b2"];
logic5D44EC0_next_word_i [label="next_word_i[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D44EC0_next_word [label="next_word[4:0]", shape=house, color="#e4f1b2"];
}
N_1820CE10 [label="N_1820CE10\n&:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word ]\n\n#0:31\n", color="#bbebff"];
logic5D44EC0_cmd_mask -> N_1820CE10 [label="5", taillabel=<cmd_mask>, headlabel=<B>, headlabel=<#0:31>];
logic5D44EC0_next_word_i -> N_1820CE10 [label="5", taillabel=<next_word_i>, headlabel=<A>, headlabel=<#0:31>];
N_1820CE10 -> logic5D44EC0_next_word [label="5", taillabel=<out[next_word]>, headlabel=<next_word>, headlabel=<#0:31>];
}
digraph case5D44F70 {
graph [label="case5D44F70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case5D44F70_sel_first_word [label="sel_first_word", shape=invhouse, color="#e4f1b2"];
case5D44F70_current_word_q [label="current_word_q[4:0]", shape=invhouse, color="#e4f1b2"];
case5D44F70_cmd_first_word [label="cmd_first_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case5D44F70_current_word [label="current_word[4:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1C9DC640 [label="N_1C9DC640\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca3900000001 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178F0050 [label="N_178F0050\nmerge:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word ]\n\n#0:31\n", shape=house, color="#ffee80"];
}
N_1C9DC640_P_1CA63770 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1C9DC640_P_1CA63770 -> N_1C9DC640 [label="1", headlabel=<1>, headlabel=<1>];
N_1C9DC640_P_1CA62000 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1C9DC640_P_1CA62000 -> N_1C9DC640 [label="1", headlabel=<0>, headlabel=<0>];
N_1C9DC640 -> N_178F0050 [label="2", style=dashed, constraint=false, taillabel=<out[next_word_i0]>, headlabel=<sel>, headlabel=<#0:3>];
case5D44F70_sel_first_word -> N_1C9DC640 [label="1", taillabel=<sel_first_word>, headlabel=<in>, headlabel=<#0:1>];
case5D44F70_current_word_q -> N_178F0050 [label="5", taillabel=<current_word_q>, headlabel=<0>, headlabel=<#0:31>];
case5D44F70_cmd_first_word -> N_178F0050 [label="5", taillabel=<cmd_first_word>, headlabel=<1>, headlabel=<#0:31>];
N_178F0050 -> case5D44F70_current_word [label="5", taillabel=<out[current_word]>, headlabel=<current_word>, headlabel=<#0:31>];
}
digraph logic5D45020 {
graph [label="logic5D45020", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45020_length_counter [label="length_counter[7:0]", shape=invhouse, color="#e4f1b2"];
logic5D45020_cmd_modified [label="cmd_modified", shape=invhouse, color="#e4f1b2"];
logic5D45020_last_word0 [label="last_word0", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45020_p_956_in [label="p_956_in", shape=house, color="#e4f1b2"];
}
N_1BD55AC0 [label="N_1BD55AC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/last_word\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/last_word ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1EF00 [label="N_1BD1EF00\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/last_beat\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/last_beat ]\n\n#0:1\n", color="#bbebff"];
N_1BD1EF00_B [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1BD1EF00_B -> N_1BD1EF00 [label="8", headlabel=<B>];
N_1BD1EF00 -> N_1BD55AC0 [label="1", taillabel=<out[last_beat]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45020_length_counter -> N_1BD1EF00 [label="8", taillabel=<length_counter>, headlabel=<A>, headlabel=<#0:255>];
logic5D45020_cmd_modified -> N_1BD55AC0 [label="1", taillabel=<cmd_modified>, headlabel=<P_1D35CAF0>, headlabel=<#0:1>];
logic5D45020_last_word0 -> N_1BD55AC0 [label="1", taillabel=<last_word0>, headlabel=<A>, headlabel=<#0:1>];
N_1BD55AC0 -> logic5D45020_p_956_in [label="1", taillabel=<out[p_956_in]>, headlabel=<p_956_in>, headlabel=<#0:1>];
}
digraph logic5D450D0 {
graph [label="logic5D450D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D450D0_next_word [label="next_word[4:0]", shape=invhouse, color="#e4f1b2"];
logic5D450D0_cmd_complete_wrap [label="cmd_complete_wrap", shape=invhouse, color="#e4f1b2"];
logic5D450D0_word_completed4 [label="word_completed4", shape=invhouse, color="#e4f1b2"];
logic5D450D0_p_956_in [label="p_956_in", shape=invhouse, color="#e4f1b2"];
logic5D450D0_word_completed0 [label="word_completed0", shape=invhouse, color="#e4f1b2"];
logic5D450D0_cmd_fix [label="cmd_fix", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D450D0_word_completed [label="word_completed", shape=house, color="#e4f1b2"];
}
N_1CC9A670 [label="N_1CC9A670\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed ]\n\n#0:1\n", color="#bbebff"];
N_1CB04AF0 [label="N_1CB04AF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed1\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CAA1430 [label="N_1CAA1430\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed2\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed2 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1ECD0 [label="N_1BD1ECD0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed4\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed4 ]\n\n#0:1\n", color="#bbebff"];
N_1BD5AD70 [label="N_1BD5AD70\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed3\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed3 ]\n\n#0:1\n", color="#bbebff"];
N_1BD5AD70_B [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1BD5AD70_B -> N_1BD5AD70 [label="5", headlabel=<B>];
N_1CB04AF0 -> N_1CC9A670 [label="1", taillabel=<out[word_completed1]>, headlabel=<P_1D35D210>, headlabel=<#0:1>];
N_1CAA1430 -> N_1CC9A670 [label="1", taillabel=<out[word_completed2]>, headlabel=<P_1D35D420>, headlabel=<#0:1>];
N_1BD1ECD0 -> N_1CAA1430 [label="1", taillabel=<out[word_completed4957_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1BD5AD70 -> N_1CAA1430 [label="1", taillabel=<out[word_completed3]>, headlabel=<B>, headlabel=<#0:1>];
logic5D450D0_next_word -> N_1BD5AD70 [label="5", taillabel=<next_word>, headlabel=<A>, headlabel=<#0:31>];
logic5D450D0_cmd_complete_wrap -> N_1BD1ECD0 [label="1", taillabel=<cmd_complete_wrap>, headlabel=<in>, headlabel=<#0:1>];
logic5D450D0_word_completed4 -> N_1CAA1430 [label="1", taillabel=<word_completed4>, headlabel=<P_1D35B8C0>, headlabel=<#0:1>];
logic5D450D0_word_completed4 -> N_1CB04AF0 [label="1", taillabel=<word_completed4>, headlabel=<B>, headlabel=<#0:1>];
logic5D450D0_p_956_in -> N_1CB04AF0 [label="1", taillabel=<p_956_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D450D0_word_completed0 -> N_1CC9A670 [label="1", taillabel=<word_completed0>, headlabel=<B>, headlabel=<#0:1>];
logic5D450D0_cmd_fix -> N_1CC9A670 [label="1", taillabel=<cmd_fix>, headlabel=<A>, headlabel=<#0:1>];
N_1CC9A670 -> logic5D450D0_word_completed [label="1", taillabel=<out[word_completed]>, headlabel=<word_completed>, headlabel=<#0:1>];
}
digraph logic5D45180 {
graph [label="logic5D45180", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45180_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
logic5D45180_S_AXI_WVALID [label="S_AXI_WVALID", shape=invhouse, color="#e4f1b2"];
logic5D45180_word_completed [label="word_completed", shape=invhouse, color="#e4f1b2"];
logic5D45180_mi_stalling0 [label="mi_stalling0", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45180_p_958_in [label="p_958_in", shape=house, color="#e4f1b2"];
}
N_1CAD7590 [label="N_1CAD7590\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WVALID_I\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WVALID_I ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45180_cmd_valid -> N_1CAD7590 [label="1", taillabel=<cmd_valid>, headlabel=<P_1D35B710>, headlabel=<#0:1>];
logic5D45180_S_AXI_WVALID -> N_1CAD7590 [label="1", taillabel=<S_AXI_WVALID>, headlabel=<P_1D35CF40>, headlabel=<#0:1>];
logic5D45180_word_completed -> N_1CAD7590 [label="1", taillabel=<word_completed>, headlabel=<B>, headlabel=<#0:1>];
logic5D45180_mi_stalling0 -> N_1CAD7590 [label="1", taillabel=<mi_stalling0>, headlabel=<A>, headlabel=<#0:1>];
N_1CAD7590 -> logic5D45180_p_958_in [label="1", taillabel=<out[p_958_in]>, headlabel=<p_958_in>, headlabel=<#0:1>];
}
digraph logic5D45230 {
graph [label="logic5D45230", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45230_M_AXI_WVALID_q [label="M_AXI_WVALID_q", shape=invhouse, color="#e4f1b2"];
logic5D45230_M_AXI_WREADY [label="M_AXI_WREADY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45230_M_AXI_WREADY_I [label="M_AXI_WREADY_I", shape=house, color="#e4f1b2"];
}
N_1D6BB450 [label="N_1D6BB450\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I ]\n\n#0:1\n", color="#bbebff"];
N_1CB06C10 [label="N_1CB06C10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I0 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18C22F50 [label="N_18C22F50\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1CB06C10 -> N_1D6BB450 [label="1", taillabel=<out[M_AXI_WREADY_I0119_in]>, headlabel=<A>, headlabel=<#0:1>];
N_18C22F50 -> N_1D6BB450 [label="1", taillabel=<out[M_AXI_WREADY_I0]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45230_M_AXI_WVALID_q -> N_1CB06C10 [label="1", taillabel=<M_AXI_WVALID_q>, headlabel=<B>, headlabel=<#0:1>];
logic5D45230_M_AXI_WVALID_q -> N_18C22F50 [label="1", taillabel=<M_AXI_WVALID_q>, headlabel=<in>, headlabel=<#0:1>];
logic5D45230_M_AXI_WREADY -> N_1CB06C10 [label="1", taillabel=<M_AXI_WREADY>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BB450 -> logic5D45230_M_AXI_WREADY_I [label="1", taillabel=<out[M_AXI_WREADY_I]>, headlabel=<M_AXI_WREADY_I>, headlabel=<#0:1>];
}
digraph logic5D452E0 {
graph [label="logic5D452E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D452E0_M_AXI_WREADY_I [label="M_AXI_WREADY_I", shape=invhouse, color="#e4f1b2"];
logic5D452E0_p_958_in [label="p_958_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D452E0_p_959_in [label="p_959_in", shape=house, color="#e4f1b2"];
}
N_1CC45390 [label="N_1CC45390\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_mi_data_i\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_mi_data_i ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D452E0_M_AXI_WREADY_I -> N_1CC45390 [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<B>, headlabel=<#0:1>];
logic5D452E0_p_958_in -> N_1CC45390 [label="1", taillabel=<p_958_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CC45390 -> logic5D452E0_p_959_in [label="1", taillabel=<out[p_959_in]>, headlabel=<p_959_in>, headlabel=<#0:1>];
}
digraph logic5D45390 {
graph [label="logic5D45390", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45390_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
logic5D45390_S_AXI_WLAST [label="S_AXI_WLAST", shape=invhouse, color="#e4f1b2"];
logic5D45390_p_959_in [label="p_959_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45390_cmd_ready_i [label="cmd_ready_i", shape=house, color="#e4f1b2"];
}
N_1CCD1A20 [label="N_1CCD1A20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/cmd_ready_i\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/cmd_ready_i ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45390_cmd_valid -> N_1CCD1A20 [label="1", taillabel=<cmd_valid>, headlabel=<P_1CC3B7A0>, headlabel=<#0:1>];
logic5D45390_S_AXI_WLAST -> N_1CCD1A20 [label="1", taillabel=<S_AXI_WLAST>, headlabel=<B>, headlabel=<#0:1>];
logic5D45390_p_959_in -> N_1CCD1A20 [label="1", taillabel=<p_959_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CCD1A20 -> logic5D45390_cmd_ready_i [label="1", taillabel=<out[cmd_ready_i]>, headlabel=<cmd_ready_i>, headlabel=<#0:1>];
}
digraph case5D45440 {
graph [label="case5D45440", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case5D45440_cmd_offset [label="cmd_offset[4:0]", shape=invhouse, color="#e4f1b2"];
case5D45440_current_word_q [label="current_word_q[4:0]", shape=invhouse, color="#e4f1b2"];
case5D45440_cmd_first_word [label="cmd_first_word[4:0]", shape=invhouse, color="#e4f1b2"];
case5D45440_sel_first_word [label="sel_first_word", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case5D45440_current_word_adjusted [label="current_word_adjusted[4:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_18319810 [label="N_18319810\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_word_i0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D6F13E0 [label="N_1D6F13E0\nmerge:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_adjusted[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_adjusted ]\n\n#0:31\n", shape=house, color="#ffee80"];
}
N_1D6BD200 [label="N_1D6BD200\n|:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1_out[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1_out ]\n\n#0:31\n", color="#bbebff"];
N_1C9DE710 [label="N_1C9DE710\n|:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_0_out[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_0_out ]\n\n#0:31\n", color="#bbebff"];
N_18319810_P_1CC3A090 [label="1b1", color="#f1f1b2", shape=plaintext];
N_18319810_P_1CC3A090 -> N_18319810 [label="1", headlabel=<1>, headlabel=<1>];
N_18319810_P_1CC3A240 [label="1bx", color="#f1f1b2", shape=plaintext];
N_18319810_P_1CC3A240 -> N_18319810 [label="1", headlabel=<0>, headlabel=<0>];
N_18319810 -> N_1D6F13E0 [label="2", style=dashed, constraint=false, taillabel=<out[next_word_i0]>, headlabel=<sel>, headlabel=<#0:3>];
N_1D6BD200 -> N_1D6F13E0 [label="5", taillabel=<out[p_1_out]>, headlabel=<1>, headlabel=<#0:31>];
N_1C9DE710 -> N_1D6F13E0 [label="5", taillabel=<out[p_0_out]>, headlabel=<0>, headlabel=<#0:31>];
case5D45440_cmd_offset -> N_1D6BD200 [label="5", taillabel=<cmd_offset>, headlabel=<B>, headlabel=<#0:31>];
case5D45440_cmd_offset -> N_1C9DE710 [label="5", taillabel=<cmd_offset>, headlabel=<B>, headlabel=<#0:31>];
case5D45440_current_word_q -> N_1C9DE710 [label="5", taillabel=<current_word_q>, headlabel=<A>, headlabel=<#0:31>];
case5D45440_cmd_first_word -> N_1D6BD200 [label="5", taillabel=<cmd_first_word>, headlabel=<A>, headlabel=<#0:31>];
case5D45440_sel_first_word -> N_18319810 [label="1", taillabel=<sel_first_word>, headlabel=<in>, headlabel=<#0:1>];
N_1D6F13E0 -> case5D45440_current_word_adjusted [label="5", taillabel=<out[current_word_adjusted]>, headlabel=<current_word_adjusted>, headlabel=<#0:31>];
}
digraph logic5D454F0 {
graph [label="logic5D454F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D454F0_current_word_idx_0 [label="current_word_idx_0[0:0]", shape=invhouse, color="#e4f1b2"];
logic5D454F0_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D454F0_p_929_in [label="p_929_in", shape=house, color="#e4f1b2"];
}
N_1CB07570 [label="N_1CB07570\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_928_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_928_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D454F0_current_word_idx_0 -> N_1CB07570 [label="1", taillabel=<current_word_idx_0>, headlabel=<B>, headlabel=<#0:1>];
logic5D454F0_store_in_wrap_buffer -> N_1CB07570 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_1CB07570 -> logic5D454F0_p_929_in [label="1", taillabel=<out[p_929_in]>, headlabel=<p_929_in>, headlabel=<#0:1>];
}
digraph logic5D455A0 {
graph [label="logic5D455A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D455A0_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic5D455A0_p_929_in [label="p_929_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D455A0_p_930_out [label="p_930_out", shape=house, color="#e4f1b2"];
}
N_1841AE40 [label="N_1841AE40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_930_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_930_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D455A0_S_AXI_WSTRB -> N_1841AE40 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic5D455A0_p_929_in -> N_1841AE40 [label="1", taillabel=<p_929_in>, headlabel=<A>, headlabel=<#0:1>];
N_1841AE40 -> logic5D455A0_p_930_out [label="1", taillabel=<out[p_930_out]>, headlabel=<p_930_out>, headlabel=<#0:1>];
}
digraph logic5D45650 {
graph [label="logic5D45650", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45650_cmd_ready_i [label="cmd_ready_i", shape=invhouse, color="#e4f1b2"];
logic5D45650_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45650_p_923_in [label="p_923_in", shape=house, color="#e4f1b2"];
}
N_1CC6CB70 [label="N_1CC6CB70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_919_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_919_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB45CF0 [label="N_1CB45CF0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_918_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_918_in ]\n\n#0:1\n", color="#bbebff"];
N_1CB45CF0 -> N_1CC6CB70 [label="1", taillabel=<out[p_918_in]>, headlabel=<A>, headlabel=<#0:1>];
logic5D45650_cmd_ready_i -> N_1CB45CF0 [label="1", taillabel=<cmd_ready_i>, headlabel=<in>, headlabel=<#0:1>];
logic5D45650_p_13_in -> N_1CC6CB70 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CC6CB70 -> logic5D45650_p_923_in [label="1", taillabel=<out[p_923_in]>, headlabel=<p_923_in>, headlabel=<#0:1>];
}
digraph logic5D45700 {
graph [label="logic5D45700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45700_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic5D45700_p_930_out [label="p_930_out", shape=invhouse, color="#e4f1b2"];
logic5D45700_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic5D45700_p_3_in925_in [label="p_3_in925_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45700_p_115_out [label="p_115_out", shape=house, color="#e4f1b2"];
}
N_1CB619D0 [label="N_1CB619D0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_115_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_115_out ]\n\n#0:1\n", color="#bbebff"];
N_184A5950 [label="N_184A5950\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_926_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_926_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18ACFF40 [label="N_18ACFF40\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_924_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_924_in ]\n\n#0:1\n", color="#bbebff"];
N_1835EFD0 [label="N_1835EFD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_922_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_922_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A5950 -> N_1CB619D0 [label="1", taillabel=<out[p_926_out]>, headlabel=<A>, headlabel=<#0:1>];
N_18ACFF40 -> N_184A5950 [label="1", taillabel=<out[p_924_in]>, headlabel=<P_5956DB0>, headlabel=<#0:1>];
N_1835EFD0 -> N_1CB619D0 [label="1", taillabel=<out[p_922_out]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45700_S_AXI_WSTRB -> N_1835EFD0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<P_5956AB0>, headlabel=<#0:1>];
logic5D45700_p_930_out -> N_1835EFD0 [label="1", taillabel=<p_930_out>, headlabel=<B>, headlabel=<#0:1>];
logic5D45700_p_930_out -> N_18ACFF40 [label="1", taillabel=<p_930_out>, headlabel=<in>, headlabel=<#0:1>];
logic5D45700_p_923_in -> N_184A5950 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45700_p_923_in -> N_1835EFD0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45700_p_3_in925_in -> N_184A5950 [label="1", taillabel=<p_3_in925_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB619D0 -> logic5D45700_p_115_out [label="1", taillabel=<out[p_115_out]>, headlabel=<p_115_out>, headlabel=<#0:1>];
}
digraph logic5D457B0 {
graph [label="logic5D457B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D457B0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic5D457B0_p_929_in [label="p_929_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D457B0_p_897_out [label="p_897_out", shape=house, color="#e4f1b2"];
}
N_1CC6C8F0 [label="N_1CC6C8F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_897_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_897_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D457B0_p_0_in62_in -> N_1CC6C8F0 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D457B0_p_929_in -> N_1CC6C8F0 [label="1", taillabel=<p_929_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CC6C8F0 -> logic5D457B0_p_897_out [label="1", taillabel=<out[p_897_out]>, headlabel=<p_897_out>, headlabel=<#0:1>];
}
digraph logic5D45860 {
graph [label="logic5D45860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45860_p_897_out [label="p_897_out", shape=invhouse, color="#e4f1b2"];
logic5D45860_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic5D45860_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic5D45860_p_3_in894_in [label="p_3_in894_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45860_p_111_out [label="p_111_out", shape=house, color="#e4f1b2"];
}
N_17A347D0 [label="N_17A347D0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_111_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_111_out ]\n\n#0:1\n", color="#bbebff"];
N_B4295E0 [label="N_B4295E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_895_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_895_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17A34640 [label="N_17A34640\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_893_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_893_in ]\n\n#0:1\n", color="#bbebff"];
N_1C9DECB0 [label="N_1C9DECB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_891_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_891_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_B4295E0 -> N_17A347D0 [label="1", taillabel=<out[p_895_out]>, headlabel=<A>, headlabel=<#0:1>];
N_17A34640 -> N_B4295E0 [label="1", taillabel=<out[p_893_in]>, headlabel=<P_1D35CC40>, headlabel=<#0:1>];
N_1C9DECB0 -> N_17A347D0 [label="1", taillabel=<out[p_891_out]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45860_p_897_out -> N_1C9DECB0 [label="1", taillabel=<p_897_out>, headlabel=<P_1D35C130>, headlabel=<#0:1>];
logic5D45860_p_897_out -> N_17A34640 [label="1", taillabel=<p_897_out>, headlabel=<in>, headlabel=<#0:1>];
logic5D45860_p_0_in62_in -> N_1C9DECB0 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45860_p_923_in -> N_1C9DECB0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45860_p_923_in -> N_B4295E0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45860_p_3_in894_in -> N_B4295E0 [label="1", taillabel=<p_3_in894_in>, headlabel=<B>, headlabel=<#0:1>];
N_17A347D0 -> logic5D45860_p_111_out [label="1", taillabel=<out[p_111_out]>, headlabel=<p_111_out>, headlabel=<#0:1>];
}
digraph logic5D45910 {
graph [label="logic5D45910", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45910_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic5D45910_p_929_in [label="p_929_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45910_p_868_out [label="p_868_out", shape=house, color="#e4f1b2"];
}
N_1820C320 [label="N_1820C320\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_868_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_868_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45910_p_0_in32_in -> N_1820C320 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45910_p_929_in -> N_1820C320 [label="1", taillabel=<p_929_in>, headlabel=<A>, headlabel=<#0:1>];
N_1820C320 -> logic5D45910_p_868_out [label="1", taillabel=<out[p_868_out]>, headlabel=<p_868_out>, headlabel=<#0:1>];
}
digraph logic5D459C0 {
graph [label="logic5D459C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D459C0_p_868_out [label="p_868_out", shape=invhouse, color="#e4f1b2"];
logic5D459C0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic5D459C0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic5D459C0_p_3_in865_in [label="p_3_in865_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D459C0_p_107_out [label="p_107_out", shape=house, color="#e4f1b2"];
}
N_17A37E80 [label="N_17A37E80\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out ]\n\n#0:1\n", color="#bbebff"];
N_1BD1FB80 [label="N_1BD1FB80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_866_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_866_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1A781AE0 [label="N_1A781AE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_864_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_864_in ]\n\n#0:1\n", color="#bbebff"];
N_1D6BA5A0 [label="N_1D6BA5A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_862_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_862_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1FB80 -> N_17A37E80 [label="1", taillabel=<out[p_866_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1A781AE0 -> N_1BD1FB80 [label="1", taillabel=<out[p_864_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D6BA5A0 -> N_17A37E80 [label="1", taillabel=<out[p_862_out]>, headlabel=<B>, headlabel=<#0:1>];
logic5D459C0_p_868_out -> N_1D6BA5A0 [label="1", taillabel=<p_868_out>, headlabel=<P_1D35ACF0>, headlabel=<#0:1>];
logic5D459C0_p_868_out -> N_1A781AE0 [label="1", taillabel=<p_868_out>, headlabel=<in>, headlabel=<#0:1>];
logic5D459C0_p_0_in32_in -> N_1D6BA5A0 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D459C0_p_923_in -> N_1BD1FB80 [label="1", taillabel=<p_923_in>, headlabel=<P_1D35AA50>, headlabel=<#0:1>];
logic5D459C0_p_923_in -> N_1D6BA5A0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D459C0_p_3_in865_in -> N_1BD1FB80 [label="1", taillabel=<p_3_in865_in>, headlabel=<A>, headlabel=<#0:1>];
N_17A37E80 -> logic5D459C0_p_107_out [label="1", taillabel=<out[p_107_out]>, headlabel=<p_107_out>, headlabel=<#0:1>];
}
digraph logic5D45A70 {
graph [label="logic5D45A70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45A70_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic5D45A70_p_929_in [label="p_929_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45A70_p_839_out [label="p_839_out", shape=house, color="#e4f1b2"];
}
N_1CB18050 [label="N_1CB18050\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_839_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_839_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45A70_p_0_in -> N_1CB18050 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45A70_p_929_in -> N_1CB18050 [label="1", taillabel=<p_929_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB18050 -> logic5D45A70_p_839_out [label="1", taillabel=<out[p_839_out]>, headlabel=<p_839_out>, headlabel=<#0:1>];
}
digraph logic5D45B20 {
graph [label="logic5D45B20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45B20_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic5D45B20_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic5D45B20_p_839_out [label="p_839_out", shape=invhouse, color="#e4f1b2"];
logic5D45B20_p_3_in836_in [label="p_3_in836_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45B20_p_104_out [label="p_104_out", shape=house, color="#e4f1b2"];
}
N_18A12FF0 [label="N_18A12FF0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_104_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_104_out ]\n\n#0:1\n", color="#bbebff"];
N_1C96A0F0 [label="N_1C96A0F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_837_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_837_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69A730 [label="N_1D69A730\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_835_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_835_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC9A800 [label="N_1CC9A800\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_833_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_833_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C96A0F0 -> N_18A12FF0 [label="1", taillabel=<out[p_837_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D69A730 -> N_1C96A0F0 [label="1", taillabel=<out[p_835_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC9A800 -> N_18A12FF0 [label="1", taillabel=<out[p_833_out]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45B20_p_0_in -> N_1CC9A800 [label="1", taillabel=<p_0_in>, headlabel=<P_1D35DD50>, headlabel=<#0:1>];
logic5D45B20_p_923_in -> N_1CC9A800 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45B20_p_923_in -> N_1C96A0F0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45B20_p_839_out -> N_1CC9A800 [label="1", taillabel=<p_839_out>, headlabel=<A>, headlabel=<#0:1>];
logic5D45B20_p_839_out -> N_1D69A730 [label="1", taillabel=<p_839_out>, headlabel=<in>, headlabel=<#0:1>];
logic5D45B20_p_3_in836_in -> N_1C96A0F0 [label="1", taillabel=<p_3_in836_in>, headlabel=<P_1D35A600>, headlabel=<#0:1>];
N_18A12FF0 -> logic5D45B20_p_104_out [label="1", taillabel=<out[p_104_out]>, headlabel=<p_104_out>, headlabel=<#0:1>];
}
digraph logic5D45BD0 {
graph [label="logic5D45BD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45BD0_current_word_idx_1 [label="current_word_idx_1[0:0]", shape=invhouse, color="#e4f1b2"];
logic5D45BD0_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45BD0_p_809_in [label="p_809_in", shape=house, color="#e4f1b2"];
}
N_184A6940 [label="N_184A6940\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_808_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_808_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45BD0_current_word_idx_1 -> N_184A6940 [label="1", taillabel=<current_word_idx_1>, headlabel=<B>, headlabel=<#0:1>];
logic5D45BD0_store_in_wrap_buffer -> N_184A6940 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_184A6940 -> logic5D45BD0_p_809_in [label="1", taillabel=<out[p_809_in]>, headlabel=<p_809_in>, headlabel=<#0:1>];
}
digraph logic5D45C80 {
graph [label="logic5D45C80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45C80_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic5D45C80_p_809_in [label="p_809_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45C80_p_810_out [label="p_810_out", shape=house, color="#e4f1b2"];
}
N_1CAA1930 [label="N_1CAA1930\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_810_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_810_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45C80_S_AXI_WSTRB -> N_1CAA1930 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic5D45C80_p_809_in -> N_1CAA1930 [label="1", taillabel=<p_809_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CAA1930 -> logic5D45C80_p_810_out [label="1", taillabel=<out[p_810_out]>, headlabel=<p_810_out>, headlabel=<#0:1>];
}
digraph logic5D45D30 {
graph [label="logic5D45D30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45D30_p_810_out [label="p_810_out", shape=invhouse, color="#e4f1b2"];
logic5D45D30_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic5D45D30_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic5D45D30_p_3_in805_in [label="p_3_in805_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45D30_p_101_out [label="p_101_out", shape=house, color="#e4f1b2"];
}
N_184A4140 [label="N_184A4140\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_101_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_101_out ]\n\n#0:1\n", color="#bbebff"];
N_1D69A230 [label="N_1D69A230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_806_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_806_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_181D6210 [label="N_181D6210\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_804_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_804_in ]\n\n#0:1\n", color="#bbebff"];
N_1831A080 [label="N_1831A080\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_802_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_802_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69A230 -> N_184A4140 [label="1", taillabel=<out[p_806_out]>, headlabel=<A>, headlabel=<#0:1>];
N_181D6210 -> N_1D69A230 [label="1", taillabel=<out[p_804_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1831A080 -> N_184A4140 [label="1", taillabel=<out[p_802_out]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45D30_p_810_out -> N_1831A080 [label="1", taillabel=<p_810_out>, headlabel=<P_597BE30>, headlabel=<#0:1>];
logic5D45D30_p_810_out -> N_181D6210 [label="1", taillabel=<p_810_out>, headlabel=<in>, headlabel=<#0:1>];
logic5D45D30_S_AXI_WSTRB -> N_1831A080 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic5D45D30_p_923_in -> N_1D69A230 [label="1", taillabel=<p_923_in>, headlabel=<P_5958220>, headlabel=<#0:1>];
logic5D45D30_p_923_in -> N_1831A080 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45D30_p_3_in805_in -> N_1D69A230 [label="1", taillabel=<p_3_in805_in>, headlabel=<A>, headlabel=<#0:1>];
N_184A4140 -> logic5D45D30_p_101_out [label="1", taillabel=<out[p_101_out]>, headlabel=<p_101_out>, headlabel=<#0:1>];
}
digraph logic5D45DE0 {
graph [label="logic5D45DE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45DE0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic5D45DE0_p_809_in [label="p_809_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45DE0_p_779_out [label="p_779_out", shape=house, color="#e4f1b2"];
}
N_1C9DC780 [label="N_1C9DC780\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_779_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_779_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45DE0_p_0_in62_in -> N_1C9DC780 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45DE0_p_809_in -> N_1C9DC780 [label="1", taillabel=<p_809_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DC780 -> logic5D45DE0_p_779_out [label="1", taillabel=<out[p_779_out]>, headlabel=<p_779_out>, headlabel=<#0:1>];
}
digraph logic5D45E90 {
graph [label="logic5D45E90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45E90_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic5D45E90_p_779_out [label="p_779_out", shape=invhouse, color="#e4f1b2"];
logic5D45E90_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic5D45E90_p_3_in776_in [label="p_3_in776_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45E90_p_97_out [label="p_97_out", shape=house, color="#e4f1b2"];
}
N_1D69C670 [label="N_1D69C670\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_97_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_97_out ]\n\n#0:1\n", color="#bbebff"];
N_1D6F0C60 [label="N_1D6F0C60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_777_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_777_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69C530 [label="N_1D69C530\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_775_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_775_in ]\n\n#0:1\n", color="#bbebff"];
N_190232C0 [label="N_190232C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_773_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_773_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6F0C60 -> N_1D69C670 [label="1", taillabel=<out[p_777_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D69C530 -> N_1D6F0C60 [label="1", taillabel=<out[p_775_in]>, headlabel=<B>, headlabel=<#0:1>];
N_190232C0 -> N_1D69C670 [label="1", taillabel=<out[p_773_out]>, headlabel=<B>, headlabel=<#0:1>];
logic5D45E90_p_0_in62_in -> N_190232C0 [label="1", taillabel=<p_0_in62_in>, headlabel=<P_597BF20>, headlabel=<#0:1>];
logic5D45E90_p_779_out -> N_190232C0 [label="1", taillabel=<p_779_out>, headlabel=<B>, headlabel=<#0:1>];
logic5D45E90_p_779_out -> N_1D69C530 [label="1", taillabel=<p_779_out>, headlabel=<in>, headlabel=<#0:1>];
logic5D45E90_p_923_in -> N_190232C0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45E90_p_923_in -> N_1D6F0C60 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic5D45E90_p_3_in776_in -> N_1D6F0C60 [label="1", taillabel=<p_3_in776_in>, headlabel=<P_597C1F0>, headlabel=<#0:1>];
N_1D69C670 -> logic5D45E90_p_97_out [label="1", taillabel=<out[p_97_out]>, headlabel=<p_97_out>, headlabel=<#0:1>];
}
digraph logic5D45F40 {
graph [label="logic5D45F40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic5D45F40_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic5D45F40_p_809_in [label="p_809_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic5D45F40_p_750_out [label="p_750_out", shape=house, color="#e4f1b2"];
}
N_1C7C0A30 [label="N_1C7C0A30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_750_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_750_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic5D45F40_p_0_in32_in -> N_1C7C0A30 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic5D45F40_p_809_in -> N_1C7C0A30 [label="1", taillabel=<p_809_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C7C0A30 -> logic5D45F40_p_750_out [label="1", taillabel=<out[p_750_out]>, headlabel=<p_750_out>, headlabel=<#0:1>];
}
digraph logic49C3340 {
graph [label="logic49C3340", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic49C3340_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic49C3340_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic49C3340_p_750_out [label="p_750_out", shape=invhouse, color="#e4f1b2"];
logic49C3340_p_3_in747_in [label="p_3_in747_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic49C3340_p_93_out [label="p_93_out", shape=house, color="#e4f1b2"];
}
N_1CB443A0 [label="N_1CB443A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_93_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_93_out ]\n\n#0:1\n", color="#bbebff"];
N_184A73E0 [label="N_184A73E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_748_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_748_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19440760 [label="N_19440760\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_746_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_746_in ]\n\n#0:1\n", color="#bbebff"];
N_1BD8C3F0 [label="N_1BD8C3F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_744_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_744_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A73E0 -> N_1CB443A0 [label="1", taillabel=<out[p_748_out]>, headlabel=<A>, headlabel=<#0:1>];
N_19440760 -> N_184A73E0 [label="1", taillabel=<out[p_746_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD8C3F0 -> N_1CB443A0 [label="1", taillabel=<out[p_744_out]>, headlabel=<B>, headlabel=<#0:1>];
logic49C3340_p_0_in32_in -> N_1BD8C3F0 [label="1", taillabel=<p_0_in32_in>, headlabel=<P_597CC10>, headlabel=<#0:1>];
logic49C3340_p_923_in -> N_184A73E0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic49C3340_p_923_in -> N_1BD8C3F0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic49C3340_p_750_out -> N_1BD8C3F0 [label="1", taillabel=<p_750_out>, headlabel=<A>, headlabel=<#0:1>];
logic49C3340_p_750_out -> N_19440760 [label="1", taillabel=<p_750_out>, headlabel=<in>, headlabel=<#0:1>];
logic49C3340_p_3_in747_in -> N_184A73E0 [label="1", taillabel=<p_3_in747_in>, headlabel=<P_597CEE0>, headlabel=<#0:1>];
N_1CB443A0 -> logic49C3340_p_93_out [label="1", taillabel=<out[p_93_out]>, headlabel=<p_93_out>, headlabel=<#0:1>];
}
digraph logic49C34A0 {
graph [label="logic49C34A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic49C34A0_p_809_in [label="p_809_in", shape=invhouse, color="#e4f1b2"];
logic49C34A0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic49C34A0_p_721_out [label="p_721_out", shape=house, color="#e4f1b2"];
}
N_178F0A50 [label="N_178F0A50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_721_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_721_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic49C34A0_p_809_in -> N_178F0A50 [label="1", taillabel=<p_809_in>, headlabel=<B>, headlabel=<#0:1>];
logic49C34A0_p_0_in -> N_178F0A50 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_178F0A50 -> logic49C34A0_p_721_out [label="1", taillabel=<out[p_721_out]>, headlabel=<p_721_out>, headlabel=<#0:1>];
}
digraph logic99C6000 {
graph [label="logic99C6000", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6000_p_721_out [label="p_721_out", shape=invhouse, color="#e4f1b2"];
logic99C6000_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C6000_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6000_p_3_in718_in [label="p_3_in718_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6000_p_90_out [label="p_90_out", shape=house, color="#e4f1b2"];
}
N_1D6BD660 [label="N_1D6BD660\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_90_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_90_out ]\n\n#0:1\n", color="#bbebff"];
N_1BD1AF50 [label="N_1BD1AF50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_719_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_719_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB19090 [label="N_1CB19090\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_717_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_717_in ]\n\n#0:1\n", color="#bbebff"];
N_19023860 [label="N_19023860\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_715_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_715_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1AF50 -> N_1D6BD660 [label="1", taillabel=<out[p_719_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB19090 -> N_1BD1AF50 [label="1", taillabel=<out[p_717_in]>, headlabel=<P_597DC90>, headlabel=<#0:1>];
N_19023860 -> N_1D6BD660 [label="1", taillabel=<out[p_715_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6000_p_721_out -> N_19023860 [label="1", taillabel=<p_721_out>, headlabel=<P_597D9C0>, headlabel=<#0:1>];
logic99C6000_p_721_out -> N_1CB19090 [label="1", taillabel=<p_721_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6000_p_0_in -> N_19023860 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6000_p_923_in -> N_19023860 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6000_p_923_in -> N_1BD1AF50 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6000_p_3_in718_in -> N_1BD1AF50 [label="1", taillabel=<p_3_in718_in>, headlabel=<B>, headlabel=<#0:1>];
N_1D6BD660 -> logic99C6000_p_90_out [label="1", taillabel=<out[p_90_out]>, headlabel=<p_90_out>, headlabel=<#0:1>];
}
digraph logic99C60B0 {
graph [label="logic99C60B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C60B0_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
logic99C60B0_current_word_idx_2 [label="current_word_idx_2[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C60B0_p_691_in [label="p_691_in", shape=house, color="#e4f1b2"];
}
N_1D69C580 [label="N_1D69C580\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_690_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_690_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C60B0_store_in_wrap_buffer -> N_1D69C580 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<B>, headlabel=<#0:1>];
logic99C60B0_current_word_idx_2 -> N_1D69C580 [label="1", taillabel=<current_word_idx_2>, headlabel=<A>, headlabel=<#0:1>];
N_1D69C580 -> logic99C60B0_p_691_in [label="1", taillabel=<out[p_691_in]>, headlabel=<p_691_in>, headlabel=<#0:1>];
}
digraph logic99C6160 {
graph [label="logic99C6160", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6160_p_691_in [label="p_691_in", shape=invhouse, color="#e4f1b2"];
logic99C6160_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6160_p_692_out [label="p_692_out", shape=house, color="#e4f1b2"];
}
N_18ACF770 [label="N_18ACF770\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_692_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_692_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6160_p_691_in -> N_18ACF770 [label="1", taillabel=<p_691_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6160_S_AXI_WSTRB -> N_18ACF770 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_18ACF770 -> logic99C6160_p_692_out [label="1", taillabel=<out[p_692_out]>, headlabel=<p_692_out>, headlabel=<#0:1>];
}
digraph logic99C6210 {
graph [label="logic99C6210", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6210_p_692_out [label="p_692_out", shape=invhouse, color="#e4f1b2"];
logic99C6210_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C6210_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6210_p_3_in687_in [label="p_3_in687_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6210_p_85_out86_out [label="p_85_out86_out", shape=house, color="#e4f1b2"];
}
N_1CD2FEF0 [label="N_1CD2FEF0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_85_out86_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_85_out86_out ]\n\n#0:1\n", color="#bbebff"];
N_19140350 [label="N_19140350\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_688_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_688_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC45B10 [label="N_1CC45B10\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_686_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_686_in ]\n\n#0:1\n", color="#bbebff"];
N_75154F0 [label="N_75154F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_684_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_684_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19140350 -> N_1CD2FEF0 [label="1", taillabel=<out[p_688_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CC45B10 -> N_19140350 [label="1", taillabel=<out[p_686_in]>, headlabel=<B>, headlabel=<#0:1>];
N_75154F0 -> N_1CD2FEF0 [label="1", taillabel=<out[p_684_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6210_p_692_out -> N_75154F0 [label="1", taillabel=<p_692_out>, headlabel=<P_597A5D0>, headlabel=<#0:1>];
logic99C6210_p_692_out -> N_1CC45B10 [label="1", taillabel=<p_692_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6210_S_AXI_WSTRB -> N_75154F0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C6210_p_923_in -> N_19140350 [label="1", taillabel=<p_923_in>, headlabel=<P_597A8A0>, headlabel=<#0:1>];
logic99C6210_p_923_in -> N_75154F0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6210_p_3_in687_in -> N_19140350 [label="1", taillabel=<p_3_in687_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD2FEF0 -> logic99C6210_p_85_out86_out [label="1", taillabel=<out[p_85_out86_out]>, headlabel=<p_85_out86_out>, headlabel=<#0:1>];
}
digraph logic99C62C0 {
graph [label="logic99C62C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C62C0_p_691_in [label="p_691_in", shape=invhouse, color="#e4f1b2"];
logic99C62C0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C62C0_p_661_out [label="p_661_out", shape=house, color="#e4f1b2"];
}
N_1D43C6C0 [label="N_1D43C6C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_661_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_661_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C62C0_p_691_in -> N_1D43C6C0 [label="1", taillabel=<p_691_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C62C0_p_0_in62_in -> N_1D43C6C0 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D43C6C0 -> logic99C62C0_p_661_out [label="1", taillabel=<out[p_661_out]>, headlabel=<p_661_out>, headlabel=<#0:1>];
}
digraph logic99C6370 {
graph [label="logic99C6370", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6370_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C6370_p_661_out [label="p_661_out", shape=invhouse, color="#e4f1b2"];
logic99C6370_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6370_p_3_in658_in [label="p_3_in658_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6370_p_81_out82_out [label="p_81_out82_out", shape=house, color="#e4f1b2"];
}
N_1CD31DE0 [label="N_1CD31DE0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_81_out82_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_81_out82_out ]\n\n#0:1\n", color="#bbebff"];
N_1CCD0670 [label="N_1CCD0670\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_659_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_659_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BADC0 [label="N_1D6BADC0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_657_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_657_in ]\n\n#0:1\n", color="#bbebff"];
N_1820C460 [label="N_1820C460\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_655_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_655_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CCD0670 -> N_1CD31DE0 [label="1", taillabel=<out[p_659_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BADC0 -> N_1CCD0670 [label="1", taillabel=<out[p_657_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1820C460 -> N_1CD31DE0 [label="1", taillabel=<out[p_655_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6370_p_0_in62_in -> N_1820C460 [label="1", taillabel=<p_0_in62_in>, headlabel=<P_597B2C0>, headlabel=<#0:1>];
logic99C6370_p_661_out -> N_1820C460 [label="1", taillabel=<p_661_out>, headlabel=<B>, headlabel=<#0:1>];
logic99C6370_p_661_out -> N_1D6BADC0 [label="1", taillabel=<p_661_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6370_p_923_in -> N_1820C460 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6370_p_923_in -> N_1CCD0670 [label="1", taillabel=<p_923_in>, headlabel=<P_597B590>, headlabel=<#0:1>];
logic99C6370_p_3_in658_in -> N_1CCD0670 [label="1", taillabel=<p_3_in658_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CD31DE0 -> logic99C6370_p_81_out82_out [label="1", taillabel=<out[p_81_out82_out]>, headlabel=<p_81_out82_out>, headlabel=<#0:1>];
}
digraph logic99C6420 {
graph [label="logic99C6420", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6420_p_691_in [label="p_691_in", shape=invhouse, color="#e4f1b2"];
logic99C6420_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6420_p_632_out [label="p_632_out", shape=house, color="#e4f1b2"];
}
N_1CAA1840 [label="N_1CAA1840\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_632_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_632_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6420_p_691_in -> N_1CAA1840 [label="1", taillabel=<p_691_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6420_p_0_in32_in -> N_1CAA1840 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CAA1840 -> logic99C6420_p_632_out [label="1", taillabel=<out[p_632_out]>, headlabel=<p_632_out>, headlabel=<#0:1>];
}
digraph logic99C64D0 {
graph [label="logic99C64D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C64D0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C64D0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C64D0_p_632_out [label="p_632_out", shape=invhouse, color="#e4f1b2"];
logic99C64D0_p_3_in629_in [label="p_3_in629_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C64D0_p_77_out [label="p_77_out", shape=house, color="#e4f1b2"];
}
N_1CAD8800 [label="N_1CAD8800\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_77_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_77_out ]\n\n#0:1\n", color="#bbebff"];
N_1835CF50 [label="N_1835CF50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_630_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_630_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178F0190 [label="N_178F0190\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_628_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_628_in ]\n\n#0:1\n", color="#bbebff"];
N_1CB18FF0 [label="N_1CB18FF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_626_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_626_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835CF50 -> N_1CAD8800 [label="1", taillabel=<out[p_630_out]>, headlabel=<A>, headlabel=<#0:1>];
N_178F0190 -> N_1835CF50 [label="1", taillabel=<out[p_628_in]>, headlabel=<P_5995E40>, headlabel=<#0:1>];
N_1CB18FF0 -> N_1CAD8800 [label="1", taillabel=<out[p_626_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C64D0_p_0_in32_in -> N_1CB18FF0 [label="1", taillabel=<p_0_in32_in>, headlabel=<P_5995B70>, headlabel=<#0:1>];
logic99C64D0_p_923_in -> N_1835CF50 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C64D0_p_923_in -> N_1CB18FF0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C64D0_p_632_out -> N_1CB18FF0 [label="1", taillabel=<p_632_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C64D0_p_632_out -> N_178F0190 [label="1", taillabel=<p_632_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C64D0_p_3_in629_in -> N_1835CF50 [label="1", taillabel=<p_3_in629_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CAD8800 -> logic99C64D0_p_77_out [label="1", taillabel=<out[p_77_out]>, headlabel=<p_77_out>, headlabel=<#0:1>];
}
digraph logic99C6580 {
graph [label="logic99C6580", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6580_p_691_in [label="p_691_in", shape=invhouse, color="#e4f1b2"];
logic99C6580_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6580_p_603_out [label="p_603_out", shape=house, color="#e4f1b2"];
}
N_1D5D6CD0 [label="N_1D5D6CD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_603_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_603_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6580_p_691_in -> N_1D5D6CD0 [label="1", taillabel=<p_691_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6580_p_0_in -> N_1D5D6CD0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D5D6CD0 -> logic99C6580_p_603_out [label="1", taillabel=<out[p_603_out]>, headlabel=<p_603_out>, headlabel=<#0:1>];
}
digraph logic99C6630 {
graph [label="logic99C6630", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6630_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C6630_p_603_out [label="p_603_out", shape=invhouse, color="#e4f1b2"];
logic99C6630_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6630_p_3_in600_in [label="p_3_in600_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6630_p_74_out [label="p_74_out", shape=house, color="#e4f1b2"];
}
N_1CA48940 [label="N_1CA48940\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_74_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_74_out ]\n\n#0:1\n", color="#bbebff"];
N_18318C80 [label="N_18318C80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_601_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_601_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69BA40 [label="N_1D69BA40\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_599_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_599_in ]\n\n#0:1\n", color="#bbebff"];
N_1820F5C0 [label="N_1820F5C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_597_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_597_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18318C80 -> N_1CA48940 [label="1", taillabel=<out[p_601_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D69BA40 -> N_18318C80 [label="1", taillabel=<out[p_599_in]>, headlabel=<P_5995F30>, headlabel=<#0:1>];
N_1820F5C0 -> N_1CA48940 [label="1", taillabel=<out[p_597_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6630_p_0_in -> N_1820F5C0 [label="1", taillabel=<p_0_in>, headlabel=<P_1C7EE990>, headlabel=<#0:1>];
logic99C6630_p_603_out -> N_1820F5C0 [label="1", taillabel=<p_603_out>, headlabel=<B>, headlabel=<#0:1>];
logic99C6630_p_603_out -> N_1D69BA40 [label="1", taillabel=<p_603_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6630_p_923_in -> N_1820F5C0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6630_p_923_in -> N_18318C80 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6630_p_3_in600_in -> N_18318C80 [label="1", taillabel=<p_3_in600_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CA48940 -> logic99C6630_p_74_out [label="1", taillabel=<out[p_74_out]>, headlabel=<p_74_out>, headlabel=<#0:1>];
}
digraph logic99C66E0 {
graph [label="logic99C66E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C66E0_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
logic99C66E0_current_word_idx_3 [label="current_word_idx_3[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C66E0_p_573_in [label="p_573_in", shape=house, color="#e4f1b2"];
}
N_18ACF220 [label="N_18ACF220\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_572_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_572_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C66E0_store_in_wrap_buffer -> N_18ACF220 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<B>, headlabel=<#0:1>];
logic99C66E0_current_word_idx_3 -> N_18ACF220 [label="1", taillabel=<current_word_idx_3>, headlabel=<A>, headlabel=<#0:1>];
N_18ACF220 -> logic99C66E0_p_573_in [label="1", taillabel=<out[p_573_in]>, headlabel=<p_573_in>, headlabel=<#0:1>];
}
digraph logic99C6790 {
graph [label="logic99C6790", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6790_p_573_in [label="p_573_in", shape=invhouse, color="#e4f1b2"];
logic99C6790_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6790_p_574_out [label="p_574_out", shape=house, color="#e4f1b2"];
}
N_1CD2FE00 [label="N_1CD2FE00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_574_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_574_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6790_p_573_in -> N_1CD2FE00 [label="1", taillabel=<p_573_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6790_S_AXI_WSTRB -> N_1CD2FE00 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_1CD2FE00 -> logic99C6790_p_574_out [label="1", taillabel=<out[p_574_out]>, headlabel=<p_574_out>, headlabel=<#0:1>];
}
digraph logic99C6840 {
graph [label="logic99C6840", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6840_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6840_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C6840_p_574_out [label="p_574_out", shape=invhouse, color="#e4f1b2"];
logic99C6840_p_3_in569_in [label="p_3_in569_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6840_p_71_out [label="p_71_out", shape=house, color="#e4f1b2"];
}
N_1D5D6EB0 [label="N_1D5D6EB0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out ]\n\n#0:1\n", color="#bbebff"];
N_1CCD0440 [label="N_1CCD0440\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_570_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_570_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_7517E80 [label="N_7517E80\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_568_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_568_in ]\n\n#0:1\n", color="#bbebff"];
N_178F1720 [label="N_178F1720\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_566_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_566_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CCD0440 -> N_1D5D6EB0 [label="1", taillabel=<out[p_570_out]>, headlabel=<A>, headlabel=<#0:1>];
N_7517E80 -> N_1CCD0440 [label="1", taillabel=<out[p_568_in]>, headlabel=<P_1C7F17E0>, headlabel=<#0:1>];
N_178F1720 -> N_1D5D6EB0 [label="1", taillabel=<out[p_566_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6840_p_923_in -> N_1CCD0440 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6840_p_923_in -> N_178F1720 [label="1", taillabel=<p_923_in>, headlabel=<P_1C7F1660>, headlabel=<#0:1>];
logic99C6840_S_AXI_WSTRB -> N_178F1720 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C6840_p_574_out -> N_178F1720 [label="1", taillabel=<p_574_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C6840_p_574_out -> N_7517E80 [label="1", taillabel=<p_574_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6840_p_3_in569_in -> N_1CCD0440 [label="1", taillabel=<p_3_in569_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D5D6EB0 -> logic99C6840_p_71_out [label="1", taillabel=<out[p_71_out]>, headlabel=<p_71_out>, headlabel=<#0:1>];
}
digraph logic99C68F0 {
graph [label="logic99C68F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C68F0_p_573_in [label="p_573_in", shape=invhouse, color="#e4f1b2"];
logic99C68F0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C68F0_p_543_out [label="p_543_out", shape=house, color="#e4f1b2"];
}
N_1CC6AB40 [label="N_1CC6AB40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_543_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_543_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C68F0_p_573_in -> N_1CC6AB40 [label="1", taillabel=<p_573_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C68F0_p_0_in62_in -> N_1CC6AB40 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CC6AB40 -> logic99C68F0_p_543_out [label="1", taillabel=<out[p_543_out]>, headlabel=<p_543_out>, headlabel=<#0:1>];
}
digraph logic99C69A0 {
graph [label="logic99C69A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C69A0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C69A0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C69A0_p_543_out [label="p_543_out", shape=invhouse, color="#e4f1b2"];
logic99C69A0_p_3_in540_in [label="p_3_in540_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C69A0_p_67_out [label="p_67_out", shape=house, color="#e4f1b2"];
}
N_1CA6CBC0 [label="N_1CA6CBC0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_67_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_67_out ]\n\n#0:1\n", color="#bbebff"];
N_1CA48DA0 [label="N_1CA48DA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_541_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_541_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835D130 [label="N_1835D130\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_539_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_539_in ]\n\n#0:1\n", color="#bbebff"];
N_1D83E490 [label="N_1D83E490\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_537_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_537_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA48DA0 -> N_1CA6CBC0 [label="1", taillabel=<out[p_541_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1835D130 -> N_1CA48DA0 [label="1", taillabel=<out[p_539_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D83E490 -> N_1CA6CBC0 [label="1", taillabel=<out[p_537_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C69A0_p_923_in -> N_1D83E490 [label="1", taillabel=<p_923_in>, headlabel=<P_1C11FBC0>, headlabel=<#0:1>];
logic99C69A0_p_923_in -> N_1CA48DA0 [label="1", taillabel=<p_923_in>, headlabel=<P_1C121AE0>, headlabel=<#0:1>];
logic99C69A0_p_0_in62_in -> N_1D83E490 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C69A0_p_543_out -> N_1D83E490 [label="1", taillabel=<p_543_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C69A0_p_543_out -> N_1835D130 [label="1", taillabel=<p_543_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C69A0_p_3_in540_in -> N_1CA48DA0 [label="1", taillabel=<p_3_in540_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6CBC0 -> logic99C69A0_p_67_out [label="1", taillabel=<out[p_67_out]>, headlabel=<p_67_out>, headlabel=<#0:1>];
}
digraph logic99C6A50 {
graph [label="logic99C6A50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6A50_p_573_in [label="p_573_in", shape=invhouse, color="#e4f1b2"];
logic99C6A50_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6A50_p_514_out [label="p_514_out", shape=house, color="#e4f1b2"];
}
N_1BD21E30 [label="N_1BD21E30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_514_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_514_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6A50_p_573_in -> N_1BD21E30 [label="1", taillabel=<p_573_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6A50_p_0_in32_in -> N_1BD21E30 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BD21E30 -> logic99C6A50_p_514_out [label="1", taillabel=<out[p_514_out]>, headlabel=<p_514_out>, headlabel=<#0:1>];
}
digraph logic99C6B00 {
graph [label="logic99C6B00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6B00_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C6B00_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6B00_p_514_out [label="p_514_out", shape=invhouse, color="#e4f1b2"];
logic99C6B00_p_3_in511_in [label="p_3_in511_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6B00_p_63_out [label="p_63_out", shape=house, color="#e4f1b2"];
}
N_1820C5A0 [label="N_1820C5A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_63_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_63_out ]\n\n#0:1\n", color="#bbebff"];
N_1835E260 [label="N_1835E260\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_512_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_512_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CDF4B90 [label="N_1CDF4B90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_510_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_510_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC6DB10 [label="N_1CC6DB10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_508_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_508_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835E260 -> N_1820C5A0 [label="1", taillabel=<out[p_512_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CDF4B90 -> N_1835E260 [label="1", taillabel=<out[p_510_in]>, headlabel=<P_1C11EFC0>, headlabel=<#0:1>];
N_1CC6DB10 -> N_1820C5A0 [label="1", taillabel=<out[p_508_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6B00_p_0_in32_in -> N_1CC6DB10 [label="1", taillabel=<p_0_in32_in>, headlabel=<P_1C11EAB0>, headlabel=<#0:1>];
logic99C6B00_p_923_in -> N_1835E260 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C6B00_p_923_in -> N_1CC6DB10 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6B00_p_514_out -> N_1CC6DB10 [label="1", taillabel=<p_514_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C6B00_p_514_out -> N_1CDF4B90 [label="1", taillabel=<p_514_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6B00_p_3_in511_in -> N_1835E260 [label="1", taillabel=<p_3_in511_in>, headlabel=<B>, headlabel=<#0:1>];
N_1820C5A0 -> logic99C6B00_p_63_out [label="1", taillabel=<out[p_63_out]>, headlabel=<p_63_out>, headlabel=<#0:1>];
}
digraph logic99C6BB0 {
graph [label="logic99C6BB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6BB0_p_573_in [label="p_573_in", shape=invhouse, color="#e4f1b2"];
logic99C6BB0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6BB0_p_485_out [label="p_485_out", shape=house, color="#e4f1b2"];
}
N_19024F30 [label="N_19024F30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_485_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_485_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6BB0_p_573_in -> N_19024F30 [label="1", taillabel=<p_573_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6BB0_p_0_in -> N_19024F30 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_19024F30 -> logic99C6BB0_p_485_out [label="1", taillabel=<out[p_485_out]>, headlabel=<p_485_out>, headlabel=<#0:1>];
}
digraph logic99C6C60 {
graph [label="logic99C6C60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6C60_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6C60_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C6C60_p_485_out [label="p_485_out", shape=invhouse, color="#e4f1b2"];
logic99C6C60_p_3_in482_in [label="p_3_in482_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6C60_p_60_out [label="p_60_out", shape=house, color="#e4f1b2"];
}
N_1C9DDBD0 [label="N_1C9DDBD0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_60_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_60_out ]\n\n#0:1\n", color="#bbebff"];
N_1CC43FE0 [label="N_1CC43FE0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_483_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_483_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18318A50 [label="N_18318A50\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_481_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_481_in ]\n\n#0:1\n", color="#bbebff"];
N_1835D3B0 [label="N_1835D3B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_479_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_479_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC43FE0 -> N_1C9DDBD0 [label="1", taillabel=<out[p_483_out]>, headlabel=<A>, headlabel=<#0:1>];
N_18318A50 -> N_1CC43FE0 [label="1", taillabel=<out[p_481_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1835D3B0 -> N_1C9DDBD0 [label="1", taillabel=<out[p_479_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6C60_p_923_in -> N_1835D3B0 [label="1", taillabel=<p_923_in>, headlabel=<P_1C1212A0>, headlabel=<#0:1>];
logic99C6C60_p_923_in -> N_1CC43FE0 [label="1", taillabel=<p_923_in>, headlabel=<P_1C120F70>, headlabel=<#0:1>];
logic99C6C60_p_0_in -> N_1835D3B0 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6C60_p_485_out -> N_1835D3B0 [label="1", taillabel=<p_485_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C6C60_p_485_out -> N_18318A50 [label="1", taillabel=<p_485_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6C60_p_3_in482_in -> N_1CC43FE0 [label="1", taillabel=<p_3_in482_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DDBD0 -> logic99C6C60_p_60_out [label="1", taillabel=<out[p_60_out]>, headlabel=<p_60_out>, headlabel=<#0:1>];
}
digraph logic99C6D10 {
graph [label="logic99C6D10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6D10_current_word_idx_4 [label="current_word_idx_4[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C6D10_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6D10_p_455_in [label="p_455_in", shape=house, color="#e4f1b2"];
}
N_1CA6CC10 [label="N_1CA6CC10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_454_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_454_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6D10_current_word_idx_4 -> N_1CA6CC10 [label="1", taillabel=<current_word_idx_4>, headlabel=<B>, headlabel=<#0:1>];
logic99C6D10_store_in_wrap_buffer -> N_1CA6CC10 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6CC10 -> logic99C6D10_p_455_in [label="1", taillabel=<out[p_455_in]>, headlabel=<p_455_in>, headlabel=<#0:1>];
}
digraph logic99C6DC0 {
graph [label="logic99C6DC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6DC0_p_455_in [label="p_455_in", shape=invhouse, color="#e4f1b2"];
logic99C6DC0_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6DC0_p_456_out [label="p_456_out", shape=house, color="#e4f1b2"];
}
N_17C27A20 [label="N_17C27A20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_456_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_456_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6DC0_p_455_in -> N_17C27A20 [label="1", taillabel=<p_455_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6DC0_S_AXI_WSTRB -> N_17C27A20 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_17C27A20 -> logic99C6DC0_p_456_out [label="1", taillabel=<out[p_456_out]>, headlabel=<p_456_out>, headlabel=<#0:1>];
}
digraph logic99C6E70 {
graph [label="logic99C6E70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6E70_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C6E70_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6E70_p_456_out [label="p_456_out", shape=invhouse, color="#e4f1b2"];
logic99C6E70_p_3_in451_in [label="p_3_in451_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6E70_p_55_out56_out [label="p_55_out56_out", shape=house, color="#e4f1b2"];
}
N_18D05890 [label="N_18D05890\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_55_out56_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_55_out56_out ]\n\n#0:1\n", color="#bbebff"];
N_1CA474F0 [label="N_1CA474F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_452_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_452_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1831A120 [label="N_1831A120\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_450_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_450_in ]\n\n#0:1\n", color="#bbebff"];
N_1C7C1AC0 [label="N_1C7C1AC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_448_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_448_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA474F0 -> N_18D05890 [label="1", taillabel=<out[p_452_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1831A120 -> N_1CA474F0 [label="1", taillabel=<out[p_450_in]>, headlabel=<P_1C120C40>, headlabel=<#0:1>];
N_1C7C1AC0 -> N_18D05890 [label="1", taillabel=<out[p_448_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6E70_S_AXI_WSTRB -> N_1C7C1AC0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<P_1C120430>, headlabel=<#0:1>];
logic99C6E70_p_923_in -> N_1CA474F0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6E70_p_923_in -> N_1C7C1AC0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6E70_p_456_out -> N_1C7C1AC0 [label="1", taillabel=<p_456_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C6E70_p_456_out -> N_1831A120 [label="1", taillabel=<p_456_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6E70_p_3_in451_in -> N_1CA474F0 [label="1", taillabel=<p_3_in451_in>, headlabel=<A>, headlabel=<#0:1>];
N_18D05890 -> logic99C6E70_p_55_out56_out [label="1", taillabel=<out[p_55_out56_out]>, headlabel=<p_55_out56_out>, headlabel=<#0:1>];
}
digraph logic99C6F20 {
graph [label="logic99C6F20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6F20_p_455_in [label="p_455_in", shape=invhouse, color="#e4f1b2"];
logic99C6F20_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6F20_p_425_out [label="p_425_out", shape=house, color="#e4f1b2"];
}
N_1D69A3C0 [label="N_1D69A3C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_425_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_425_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C6F20_p_455_in -> N_1D69A3C0 [label="1", taillabel=<p_455_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6F20_p_0_in62_in -> N_1D69A3C0 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D69A3C0 -> logic99C6F20_p_425_out [label="1", taillabel=<out[p_425_out]>, headlabel=<p_425_out>, headlabel=<#0:1>];
}
digraph logic99C6FD0 {
graph [label="logic99C6FD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C6FD0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C6FD0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C6FD0_p_425_out [label="p_425_out", shape=invhouse, color="#e4f1b2"];
logic99C6FD0_p_3_in422_in [label="p_3_in422_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C6FD0_p_51_out52_out [label="p_51_out52_out", shape=house, color="#e4f1b2"];
}
N_1CDF40A0 [label="N_1CDF40A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_51_out52_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_51_out52_out ]\n\n#0:1\n", color="#bbebff"];
N_18C25980 [label="N_18C25980\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_423_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_423_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178F30C0 [label="N_178F30C0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_421_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_421_in ]\n\n#0:1\n", color="#bbebff"];
N_18ACED70 [label="N_18ACED70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_419_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_419_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18C25980 -> N_1CDF40A0 [label="1", taillabel=<out[p_423_out]>, headlabel=<A>, headlabel=<#0:1>];
N_178F30C0 -> N_18C25980 [label="1", taillabel=<out[p_421_in]>, headlabel=<P_1D8F4400>, headlabel=<#0:1>];
N_18ACED70 -> N_1CDF40A0 [label="1", taillabel=<out[p_419_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C6FD0_p_923_in -> N_18ACED70 [label="1", taillabel=<p_923_in>, headlabel=<P_1D8F5750>, headlabel=<#0:1>];
logic99C6FD0_p_923_in -> N_18C25980 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6FD0_p_0_in62_in -> N_18ACED70 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C6FD0_p_425_out -> N_18ACED70 [label="1", taillabel=<p_425_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C6FD0_p_425_out -> N_178F30C0 [label="1", taillabel=<p_425_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C6FD0_p_3_in422_in -> N_18C25980 [label="1", taillabel=<p_3_in422_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CDF40A0 -> logic99C6FD0_p_51_out52_out [label="1", taillabel=<out[p_51_out52_out]>, headlabel=<p_51_out52_out>, headlabel=<#0:1>];
}
digraph logic99C7080 {
graph [label="logic99C7080", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7080_p_455_in [label="p_455_in", shape=invhouse, color="#e4f1b2"];
logic99C7080_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7080_p_396_out [label="p_396_out", shape=house, color="#e4f1b2"];
}
N_1CD30030 [label="N_1CD30030\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_396_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_396_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7080_p_455_in -> N_1CD30030 [label="1", taillabel=<p_455_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7080_p_0_in32_in -> N_1CD30030 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD30030 -> logic99C7080_p_396_out [label="1", taillabel=<out[p_396_out]>, headlabel=<p_396_out>, headlabel=<#0:1>];
}
digraph logic99C7130 {
graph [label="logic99C7130", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7130_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C7130_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7130_p_396_out [label="p_396_out", shape=invhouse, color="#e4f1b2"];
logic99C7130_p_3_in393_in [label="p_3_in393_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7130_p_47_out [label="p_47_out", shape=house, color="#e4f1b2"];
}
N_1CCD08A0 [label="N_1CCD08A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_47_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_47_out ]\n\n#0:1\n", color="#bbebff"];
N_1BDBCB90 [label="N_1BDBCB90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_394_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_394_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1841B750 [label="N_1841B750\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_392_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_392_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC994A0 [label="N_1CC994A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_390_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_390_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BDBCB90 -> N_1CCD08A0 [label="1", taillabel=<out[p_394_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1841B750 -> N_1BDBCB90 [label="1", taillabel=<out[p_392_in]>, headlabel=<P_1D8F4010>, headlabel=<#0:1>];
N_1CC994A0 -> N_1CCD08A0 [label="1", taillabel=<out[p_390_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7130_p_0_in32_in -> N_1CC994A0 [label="1", taillabel=<p_0_in32_in>, headlabel=<P_1D8F2ED0>, headlabel=<#0:1>];
logic99C7130_p_923_in -> N_1BDBCB90 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7130_p_923_in -> N_1CC994A0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7130_p_396_out -> N_1CC994A0 [label="1", taillabel=<p_396_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7130_p_396_out -> N_1841B750 [label="1", taillabel=<p_396_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7130_p_3_in393_in -> N_1BDBCB90 [label="1", taillabel=<p_3_in393_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CCD08A0 -> logic99C7130_p_47_out [label="1", taillabel=<out[p_47_out]>, headlabel=<p_47_out>, headlabel=<#0:1>];
}
digraph logic99C71E0 {
graph [label="logic99C71E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C71E0_p_455_in [label="p_455_in", shape=invhouse, color="#e4f1b2"];
logic99C71E0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C71E0_p_367_out [label="p_367_out", shape=house, color="#e4f1b2"];
}
N_1D4E74A0 [label="N_1D4E74A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_367_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_367_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C71E0_p_455_in -> N_1D4E74A0 [label="1", taillabel=<p_455_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C71E0_p_0_in -> N_1D4E74A0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D4E74A0 -> logic99C71E0_p_367_out [label="1", taillabel=<out[p_367_out]>, headlabel=<p_367_out>, headlabel=<#0:1>];
}
digraph logic99C7290 {
graph [label="logic99C7290", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7290_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7290_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C7290_p_367_out [label="p_367_out", shape=invhouse, color="#e4f1b2"];
logic99C7290_p_3_in364_in [label="p_3_in364_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7290_p_44_out [label="p_44_out", shape=house, color="#e4f1b2"];
}
N_17A34960 [label="N_17A34960\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out ]\n\n#0:1\n", color="#bbebff"];
N_1CA465A0 [label="N_1CA465A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_365_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_365_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB43630 [label="N_1CB43630\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_363_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_363_in ]\n\n#0:1\n", color="#bbebff"];
N_184A4BE0 [label="N_184A4BE0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_361_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_361_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA465A0 -> N_17A34960 [label="1", taillabel=<out[p_365_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB43630 -> N_1CA465A0 [label="1", taillabel=<out[p_363_in]>, headlabel=<P_1D8F5D20>, headlabel=<#0:1>];
N_184A4BE0 -> N_17A34960 [label="1", taillabel=<out[p_361_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7290_p_923_in -> N_184A4BE0 [label="1", taillabel=<p_923_in>, headlabel=<P_1D8F20C0>, headlabel=<#0:1>];
logic99C7290_p_923_in -> N_1CA465A0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7290_p_0_in -> N_184A4BE0 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7290_p_367_out -> N_184A4BE0 [label="1", taillabel=<p_367_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7290_p_367_out -> N_1CB43630 [label="1", taillabel=<p_367_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7290_p_3_in364_in -> N_1CA465A0 [label="1", taillabel=<p_3_in364_in>, headlabel=<A>, headlabel=<#0:1>];
N_17A34960 -> logic99C7290_p_44_out [label="1", taillabel=<out[p_44_out]>, headlabel=<p_44_out>, headlabel=<#0:1>];
}
digraph logic99C7340 {
graph [label="logic99C7340", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7340_current_word_idx_5 [label="current_word_idx_5[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C7340_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7340_p_337_in [label="p_337_in", shape=house, color="#e4f1b2"];
}
N_1BD4A3C0 [label="N_1BD4A3C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_336_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_336_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7340_current_word_idx_5 -> N_1BD4A3C0 [label="1", taillabel=<current_word_idx_5>, headlabel=<B>, headlabel=<#0:1>];
logic99C7340_store_in_wrap_buffer -> N_1BD4A3C0 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_1BD4A3C0 -> logic99C7340_p_337_in [label="1", taillabel=<out[p_337_in]>, headlabel=<p_337_in>, headlabel=<#0:1>];
}
digraph logic99C73F0 {
graph [label="logic99C73F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C73F0_p_337_in [label="p_337_in", shape=invhouse, color="#e4f1b2"];
logic99C73F0_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C73F0_p_338_out [label="p_338_out", shape=house, color="#e4f1b2"];
}
N_1C7BF770 [label="N_1C7BF770\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_338_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_338_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C73F0_p_337_in -> N_1C7BF770 [label="1", taillabel=<p_337_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C73F0_S_AXI_WSTRB -> N_1C7BF770 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_1C7BF770 -> logic99C73F0_p_338_out [label="1", taillabel=<out[p_338_out]>, headlabel=<p_338_out>, headlabel=<#0:1>];
}
digraph logic99C74A0 {
graph [label="logic99C74A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C74A0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C74A0_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C74A0_p_338_out [label="p_338_out", shape=invhouse, color="#e4f1b2"];
logic99C74A0_p_3_in333_in [label="p_3_in333_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C74A0_p_41_out [label="p_41_out", shape=house, color="#e4f1b2"];
}
N_1CB42460 [label="N_1CB42460\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_41_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_41_out ]\n\n#0:1\n", color="#bbebff"];
N_B42B520 [label="N_B42B520\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_334_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_334_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69BA90 [label="N_1D69BA90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_332_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_332_in ]\n\n#0:1\n", color="#bbebff"];
N_1CB43B30 [label="N_1CB43B30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_330_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_330_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_B42B520 -> N_1CB42460 [label="1", taillabel=<out[p_334_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D69BA90 -> N_B42B520 [label="1", taillabel=<out[p_332_in]>, headlabel=<P_1D8F47F0>, headlabel=<#0:1>];
N_1CB43B30 -> N_1CB42460 [label="1", taillabel=<out[p_330_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C74A0_p_923_in -> N_B42B520 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C74A0_p_923_in -> N_1CB43B30 [label="1", taillabel=<p_923_in>, headlabel=<P_1C72FE70>, headlabel=<#0:1>];
logic99C74A0_S_AXI_WSTRB -> N_1CB43B30 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C74A0_p_338_out -> N_1CB43B30 [label="1", taillabel=<p_338_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C74A0_p_338_out -> N_1D69BA90 [label="1", taillabel=<p_338_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C74A0_p_3_in333_in -> N_B42B520 [label="1", taillabel=<p_3_in333_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB42460 -> logic99C74A0_p_41_out [label="1", taillabel=<out[p_41_out]>, headlabel=<p_41_out>, headlabel=<#0:1>];
}
digraph logic99C7550 {
graph [label="logic99C7550", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7550_p_337_in [label="p_337_in", shape=invhouse, color="#e4f1b2"];
logic99C7550_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7550_p_307_out [label="p_307_out", shape=house, color="#e4f1b2"];
}
N_1835D180 [label="N_1835D180\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_307_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_307_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7550_p_337_in -> N_1835D180 [label="1", taillabel=<p_337_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7550_p_0_in62_in -> N_1835D180 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1835D180 -> logic99C7550_p_307_out [label="1", taillabel=<out[p_307_out]>, headlabel=<p_307_out>, headlabel=<#0:1>];
}
digraph logic99C7600 {
graph [label="logic99C7600", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7600_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7600_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C7600_p_307_out [label="p_307_out", shape=invhouse, color="#e4f1b2"];
logic99C7600_p_3_in304_in [label="p_3_in304_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7600_p_37_out [label="p_37_out", shape=house, color="#e4f1b2"];
}
N_1820CC80 [label="N_1820CC80\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_37_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_37_out ]\n\n#0:1\n", color="#bbebff"];
N_1820F0C0 [label="N_1820F0C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_305_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_305_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD20120 [label="N_1BD20120\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_303_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_303_in ]\n\n#0:1\n", color="#bbebff"];
N_1D6BA690 [label="N_1D6BA690\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_301_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_301_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820F0C0 -> N_1820CC80 [label="1", taillabel=<out[p_305_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1BD20120 -> N_1820F0C0 [label="1", taillabel=<out[p_303_in]>, headlabel=<P_1CA22C10>, headlabel=<#0:1>];
N_1D6BA690 -> N_1820CC80 [label="1", taillabel=<out[p_301_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7600_p_923_in -> N_1D6BA690 [label="1", taillabel=<p_923_in>, headlabel=<P_1CA217A0>, headlabel=<#0:1>];
logic99C7600_p_923_in -> N_1820F0C0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7600_p_0_in62_in -> N_1D6BA690 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7600_p_307_out -> N_1D6BA690 [label="1", taillabel=<p_307_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7600_p_307_out -> N_1BD20120 [label="1", taillabel=<p_307_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7600_p_3_in304_in -> N_1820F0C0 [label="1", taillabel=<p_3_in304_in>, headlabel=<A>, headlabel=<#0:1>];
N_1820CC80 -> logic99C7600_p_37_out [label="1", taillabel=<out[p_37_out]>, headlabel=<p_37_out>, headlabel=<#0:1>];
}
digraph logic99C76B0 {
graph [label="logic99C76B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C76B0_p_337_in [label="p_337_in", shape=invhouse, color="#e4f1b2"];
logic99C76B0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C76B0_p_278_out [label="p_278_out", shape=house, color="#e4f1b2"];
}
N_1D4CF890 [label="N_1D4CF890\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_278_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_278_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C76B0_p_337_in -> N_1D4CF890 [label="1", taillabel=<p_337_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C76B0_p_0_in32_in -> N_1D4CF890 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D4CF890 -> logic99C76B0_p_278_out [label="1", taillabel=<out[p_278_out]>, headlabel=<p_278_out>, headlabel=<#0:1>];
}
digraph logic99C7760 {
graph [label="logic99C7760", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7760_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7760_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C7760_p_278_out [label="p_278_out", shape=invhouse, color="#e4f1b2"];
logic99C7760_p_3_in275_in [label="p_3_in275_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7760_p_33_out [label="p_33_out", shape=house, color="#e4f1b2"];
}
N_18C23900 [label="N_18C23900\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_33_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_33_out ]\n\n#0:1\n", color="#bbebff"];
N_184A7520 [label="N_184A7520\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_276_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_276_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D4CF7F0 [label="N_1D4CF7F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_274_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_274_in ]\n\n#0:1\n", color="#bbebff"];
N_1CE2E050 [label="N_1CE2E050\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_272_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_272_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A7520 -> N_18C23900 [label="1", taillabel=<out[p_276_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D4CF7F0 -> N_184A7520 [label="1", taillabel=<out[p_274_in]>, headlabel=<P_1CA62750>, headlabel=<#0:1>];
N_1CE2E050 -> N_18C23900 [label="1", taillabel=<out[p_272_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7760_p_923_in -> N_184A7520 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7760_p_923_in -> N_1CE2E050 [label="1", taillabel=<p_923_in>, headlabel=<P_1CA629C0>, headlabel=<#0:1>];
logic99C7760_p_0_in32_in -> N_1CE2E050 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7760_p_278_out -> N_1CE2E050 [label="1", taillabel=<p_278_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7760_p_278_out -> N_1D4CF7F0 [label="1", taillabel=<p_278_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7760_p_3_in275_in -> N_184A7520 [label="1", taillabel=<p_3_in275_in>, headlabel=<A>, headlabel=<#0:1>];
N_18C23900 -> logic99C7760_p_33_out [label="1", taillabel=<out[p_33_out]>, headlabel=<p_33_out>, headlabel=<#0:1>];
}
digraph logic99C7810 {
graph [label="logic99C7810", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7810_p_337_in [label="p_337_in", shape=invhouse, color="#e4f1b2"];
logic99C7810_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7810_p_249_out [label="p_249_out", shape=house, color="#e4f1b2"];
}
N_1D9B4120 [label="N_1D9B4120\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_249_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_249_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7810_p_337_in -> N_1D9B4120 [label="1", taillabel=<p_337_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7810_p_0_in -> N_1D9B4120 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D9B4120 -> logic99C7810_p_249_out [label="1", taillabel=<out[p_249_out]>, headlabel=<p_249_out>, headlabel=<#0:1>];
}
digraph logic99C78C0 {
graph [label="logic99C78C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C78C0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C78C0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C78C0_p_249_out [label="p_249_out", shape=invhouse, color="#e4f1b2"];
logic99C78C0_p_3_in246_in [label="p_3_in246_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C78C0_p_30_out [label="p_30_out", shape=house, color="#e4f1b2"];
}
N_1C96BB80 [label="N_1C96BB80\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_30_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_30_out ]\n\n#0:1\n", color="#bbebff"];
N_1D6BD020 [label="N_1D6BD020\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_247_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_247_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1831BDE0 [label="N_1831BDE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_245_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_245_in ]\n\n#0:1\n", color="#bbebff"];
N_1D99B630 [label="N_1D99B630\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_243_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_243_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BD020 -> N_1C96BB80 [label="1", taillabel=<out[p_247_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1831BDE0 -> N_1D6BD020 [label="1", taillabel=<out[p_245_in]>, headlabel=<P_1CA631D0>, headlabel=<#0:1>];
N_1D99B630 -> N_1C96BB80 [label="1", taillabel=<out[p_243_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C78C0_p_923_in -> N_1D99B630 [label="1", taillabel=<p_923_in>, headlabel=<P_1CA63C20>, headlabel=<#0:1>];
logic99C78C0_p_923_in -> N_1D6BD020 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C78C0_p_0_in -> N_1D99B630 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C78C0_p_249_out -> N_1D99B630 [label="1", taillabel=<p_249_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C78C0_p_249_out -> N_1831BDE0 [label="1", taillabel=<p_249_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C78C0_p_3_in246_in -> N_1D6BD020 [label="1", taillabel=<p_3_in246_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C96BB80 -> logic99C78C0_p_30_out [label="1", taillabel=<out[p_30_out]>, headlabel=<p_30_out>, headlabel=<#0:1>];
}
digraph logic99C7970 {
graph [label="logic99C7970", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7970_current_word_idx_6 [label="current_word_idx_6[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C7970_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7970_p_219_in [label="p_219_in", shape=house, color="#e4f1b2"];
}
N_1D5D6B40 [label="N_1D5D6B40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_218_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_218_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7970_current_word_idx_6 -> N_1D5D6B40 [label="1", taillabel=<current_word_idx_6>, headlabel=<B>, headlabel=<#0:1>];
logic99C7970_store_in_wrap_buffer -> N_1D5D6B40 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_1D5D6B40 -> logic99C7970_p_219_in [label="1", taillabel=<out[p_219_in]>, headlabel=<p_219_in>, headlabel=<#0:1>];
}
digraph logic99C7A20 {
graph [label="logic99C7A20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7A20_p_219_in [label="p_219_in", shape=invhouse, color="#e4f1b2"];
logic99C7A20_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7A20_p_220_out [label="p_220_out", shape=house, color="#e4f1b2"];
}
N_1CA6D520 [label="N_1CA6D520\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_220_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_220_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7A20_p_219_in -> N_1CA6D520 [label="1", taillabel=<p_219_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7A20_S_AXI_WSTRB -> N_1CA6D520 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6D520 -> logic99C7A20_p_220_out [label="1", taillabel=<out[p_220_out]>, headlabel=<p_220_out>, headlabel=<#0:1>];
}
digraph logic99C7AD0 {
graph [label="logic99C7AD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7AD0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7AD0_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C7AD0_p_220_out [label="p_220_out", shape=invhouse, color="#e4f1b2"];
logic99C7AD0_p_3_in215_in [label="p_3_in215_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7AD0_p_25_out26_out [label="p_25_out26_out", shape=house, color="#e4f1b2"];
}
N_1C9DCB40 [label="N_1C9DCB40\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_25_out26_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_25_out26_out ]\n\n#0:1\n", color="#bbebff"];
N_1D69B2C0 [label="N_1D69B2C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_216_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_216_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17C279D0 [label="N_17C279D0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_214_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_214_in ]\n\n#0:1\n", color="#bbebff"];
N_7515B80 [label="N_7515B80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_212_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_212_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69B2C0 -> N_1C9DCB40 [label="1", taillabel=<out[p_216_out]>, headlabel=<A>, headlabel=<#0:1>];
N_17C279D0 -> N_1D69B2C0 [label="1", taillabel=<out[p_214_in]>, headlabel=<P_1CA63EF0>, headlabel=<#0:1>];
N_7515B80 -> N_1C9DCB40 [label="1", taillabel=<out[p_212_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7AD0_p_923_in -> N_1D69B2C0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7AD0_p_923_in -> N_7515B80 [label="1", taillabel=<p_923_in>, headlabel=<P_1CA64E50>, headlabel=<#0:1>];
logic99C7AD0_S_AXI_WSTRB -> N_7515B80 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C7AD0_p_220_out -> N_7515B80 [label="1", taillabel=<p_220_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7AD0_p_220_out -> N_17C279D0 [label="1", taillabel=<p_220_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7AD0_p_3_in215_in -> N_1D69B2C0 [label="1", taillabel=<p_3_in215_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DCB40 -> logic99C7AD0_p_25_out26_out [label="1", taillabel=<out[p_25_out26_out]>, headlabel=<p_25_out26_out>, headlabel=<#0:1>];
}
digraph logic99C7B80 {
graph [label="logic99C7B80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7B80_p_219_in [label="p_219_in", shape=invhouse, color="#e4f1b2"];
logic99C7B80_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7B80_p_189_out [label="p_189_out", shape=house, color="#e4f1b2"];
}
N_1C9DC690 [label="N_1C9DC690\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_189_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_189_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7B80_p_219_in -> N_1C9DC690 [label="1", taillabel=<p_219_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7B80_p_0_in62_in -> N_1C9DC690 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DC690 -> logic99C7B80_p_189_out [label="1", taillabel=<out[p_189_out]>, headlabel=<p_189_out>, headlabel=<#0:1>];
}
digraph logic99C7C30 {
graph [label="logic99C7C30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7C30_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7C30_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C7C30_p_189_out [label="p_189_out", shape=invhouse, color="#e4f1b2"];
logic99C7C30_p_3_in186_in [label="p_3_in186_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7C30_p_22_out [label="p_22_out", shape=house, color="#e4f1b2"];
}
N_1CA48760 [label="N_1CA48760\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_22_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_22_out ]\n\n#0:1\n", color="#bbebff"];
N_1820FF20 [label="N_1820FF20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_187_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_187_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB054F0 [label="N_1CB054F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_185_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_185_in ]\n\n#0:1\n", color="#bbebff"];
N_1D6BCD50 [label="N_1D6BCD50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_183_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_183_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820FF20 -> N_1CA48760 [label="1", taillabel=<out[p_187_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB054F0 -> N_1820FF20 [label="1", taillabel=<out[p_185_in]>, headlabel=<P_1CA65330>, headlabel=<#0:1>];
N_1D6BCD50 -> N_1CA48760 [label="1", taillabel=<out[p_183_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7C30_p_923_in -> N_1D6BCD50 [label="1", taillabel=<p_923_in>, headlabel=<P_1D921E70>, headlabel=<#0:1>];
logic99C7C30_p_923_in -> N_1820FF20 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7C30_p_0_in62_in -> N_1D6BCD50 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7C30_p_189_out -> N_1D6BCD50 [label="1", taillabel=<p_189_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7C30_p_189_out -> N_1CB054F0 [label="1", taillabel=<p_189_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7C30_p_3_in186_in -> N_1820FF20 [label="1", taillabel=<p_3_in186_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CA48760 -> logic99C7C30_p_22_out [label="1", taillabel=<out[p_22_out]>, headlabel=<p_22_out>, headlabel=<#0:1>];
}
digraph logic99C7CE0 {
graph [label="logic99C7CE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7CE0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C7CE0_p_219_in [label="p_219_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7CE0_p_160_out [label="p_160_out", shape=house, color="#e4f1b2"];
}
N_17A34910 [label="N_17A34910\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_160_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_160_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7CE0_p_0_in32_in -> N_17A34910 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7CE0_p_219_in -> N_17A34910 [label="1", taillabel=<p_219_in>, headlabel=<A>, headlabel=<#0:1>];
N_17A34910 -> logic99C7CE0_p_160_out [label="1", taillabel=<out[p_160_out]>, headlabel=<p_160_out>, headlabel=<#0:1>];
}
digraph logic99C7D90 {
graph [label="logic99C7D90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7D90_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7D90_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C7D90_p_160_out [label="p_160_out", shape=invhouse, color="#e4f1b2"];
logic99C7D90_p_3_in157_in [label="p_3_in157_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7D90_p_17_out18_out [label="p_17_out18_out", shape=house, color="#e4f1b2"];
}
N_1CC42D70 [label="N_1CC42D70\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_17_out18_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_17_out18_out ]\n\n#0:1\n", color="#bbebff"];
N_18AEDDE0 [label="N_18AEDDE0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_158_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_158_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CD31840 [label="N_1CD31840\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_156_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_156_in ]\n\n#0:1\n", color="#bbebff"];
N_19023A40 [label="N_19023A40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_154_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_154_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18AEDDE0 -> N_1CC42D70 [label="1", taillabel=<out[p_158_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CD31840 -> N_18AEDDE0 [label="1", taillabel=<out[p_156_in]>, headlabel=<P_1D91F890>, headlabel=<#0:1>];
N_19023A40 -> N_1CC42D70 [label="1", taillabel=<out[p_154_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7D90_p_923_in -> N_18AEDDE0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7D90_p_923_in -> N_19023A40 [label="1", taillabel=<p_923_in>, headlabel=<P_1D920130>, headlabel=<#0:1>];
logic99C7D90_p_0_in32_in -> N_19023A40 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7D90_p_160_out -> N_19023A40 [label="1", taillabel=<p_160_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7D90_p_160_out -> N_1CD31840 [label="1", taillabel=<p_160_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7D90_p_3_in157_in -> N_18AEDDE0 [label="1", taillabel=<p_3_in157_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CC42D70 -> logic99C7D90_p_17_out18_out [label="1", taillabel=<out[p_17_out18_out]>, headlabel=<p_17_out18_out>, headlabel=<#0:1>];
}
digraph logic99C7E40 {
graph [label="logic99C7E40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7E40_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C7E40_p_219_in [label="p_219_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7E40_p_131_out [label="p_131_out", shape=house, color="#e4f1b2"];
}
N_1C9DED50 [label="N_1C9DED50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_131_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_131_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7E40_p_0_in -> N_1C9DED50 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7E40_p_219_in -> N_1C9DED50 [label="1", taillabel=<p_219_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DED50 -> logic99C7E40_p_131_out [label="1", taillabel=<out[p_131_out]>, headlabel=<p_131_out>, headlabel=<#0:1>];
}
digraph logic99C7EF0 {
graph [label="logic99C7EF0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7EF0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C7EF0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C7EF0_p_131_out [label="p_131_out", shape=invhouse, color="#e4f1b2"];
logic99C7EF0_p_3_in128_in [label="p_3_in128_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7EF0_p_14_out [label="p_14_out", shape=house, color="#e4f1b2"];
}
N_18D05B60 [label="N_18D05B60\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_14_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_14_out ]\n\n#0:1\n", color="#bbebff"];
N_1D4CF9D0 [label="N_1D4CF9D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_129_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_129_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA46550 [label="N_1CA46550\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_127_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_127_in ]\n\n#0:1\n", color="#bbebff"];
N_1C96BBD0 [label="N_1C96BBD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_125_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_125_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D4CF9D0 -> N_18D05B60 [label="1", taillabel=<out[p_129_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CA46550 -> N_1D4CF9D0 [label="1", taillabel=<out[p_127_in]>, headlabel=<P_1D91E840>, headlabel=<#0:1>];
N_1C96BBD0 -> N_18D05B60 [label="1", taillabel=<out[p_125_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C7EF0_p_923_in -> N_1C96BBD0 [label="1", taillabel=<p_923_in>, headlabel=<P_1D91E000>, headlabel=<#0:1>];
logic99C7EF0_p_923_in -> N_1D4CF9D0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7EF0_p_0_in -> N_1C96BBD0 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C7EF0_p_131_out -> N_1C96BBD0 [label="1", taillabel=<p_131_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C7EF0_p_131_out -> N_1CA46550 [label="1", taillabel=<p_131_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C7EF0_p_3_in128_in -> N_1D4CF9D0 [label="1", taillabel=<p_3_in128_in>, headlabel=<A>, headlabel=<#0:1>];
N_18D05B60 -> logic99C7EF0_p_14_out [label="1", taillabel=<out[p_14_out]>, headlabel=<p_14_out>, headlabel=<#0:1>];
}
digraph logic99C7FA0 {
graph [label="logic99C7FA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C7FA0_current_word_idx_7 [label="current_word_idx_7[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C7FA0_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C7FA0_p_101_in [label="p_101_in", shape=house, color="#e4f1b2"];
}
N_17A37750 [label="N_17A37750\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_100_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_100_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C7FA0_current_word_idx_7 -> N_17A37750 [label="1", taillabel=<current_word_idx_7>, headlabel=<B>, headlabel=<#0:1>];
logic99C7FA0_store_in_wrap_buffer -> N_17A37750 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
N_17A37750 -> logic99C7FA0_p_101_in [label="1", taillabel=<out[p_101_in]>, headlabel=<p_101_in>, headlabel=<#0:1>];
}
digraph logic99C8050 {
graph [label="logic99C8050", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8050_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C8050_p_101_in [label="p_101_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8050_p_102_out [label="p_102_out", shape=house, color="#e4f1b2"];
}
N_1CA6CF30 [label="N_1CA6CF30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_102_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_102_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8050_S_AXI_WSTRB -> N_1CA6CF30 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C8050_p_101_in -> N_1CA6CF30 [label="1", taillabel=<p_101_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6CF30 -> logic99C8050_p_102_out [label="1", taillabel=<out[p_102_out]>, headlabel=<p_102_out>, headlabel=<#0:1>];
}
digraph logic99C8100 {
graph [label="logic99C8100", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8100_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C8100_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C8100_p_102_out [label="p_102_out", shape=invhouse, color="#e4f1b2"];
logic99C8100_p_3_in97_in [label="p_3_in97_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8100_p_11_out [label="p_11_out", shape=house, color="#e4f1b2"];
}
N_184D7C50 [label="N_184D7C50\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_11_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_11_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB19360 [label="N_1CB19360\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA487B0 [label="N_1CA487B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_96_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_96_in ]\n\n#0:1\n", color="#bbebff"];
N_178F0FA0 [label="N_178F0FA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB19360 -> N_184D7C50 [label="1", taillabel=<out[p_98_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CA487B0 -> N_1CB19360 [label="1", taillabel=<out[p_96_in]>, headlabel=<P_1D921780>, headlabel=<#0:1>];
N_178F0FA0 -> N_184D7C50 [label="1", taillabel=<out[p_94_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C8100_p_923_in -> N_1CB19360 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8100_p_923_in -> N_178F0FA0 [label="1", taillabel=<p_923_in>, headlabel=<P_1D921060>, headlabel=<#0:1>];
logic99C8100_S_AXI_WSTRB -> N_178F0FA0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C8100_p_102_out -> N_178F0FA0 [label="1", taillabel=<p_102_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C8100_p_102_out -> N_1CA487B0 [label="1", taillabel=<p_102_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C8100_p_3_in97_in -> N_1CB19360 [label="1", taillabel=<p_3_in97_in>, headlabel=<A>, headlabel=<#0:1>];
N_184D7C50 -> logic99C8100_p_11_out [label="1", taillabel=<out[p_11_out]>, headlabel=<p_11_out>, headlabel=<#0:1>];
}
digraph logic99C81B0 {
graph [label="logic99C81B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C81B0_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C81B0_p_101_in [label="p_101_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C81B0_p_71_out [label="p_71_out", shape=house, color="#e4f1b2"];
}
N_18C24300 [label="N_18C24300\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C81B0_p_0_in62_in -> N_18C24300 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C81B0_p_101_in -> N_18C24300 [label="1", taillabel=<p_101_in>, headlabel=<A>, headlabel=<#0:1>];
N_18C24300 -> logic99C81B0_p_71_out [label="1", taillabel=<out[p_71_out]>, headlabel=<p_71_out>, headlabel=<#0:1>];
}
digraph logic99C8260 {
graph [label="logic99C8260", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8260_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C8260_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C8260_p_71_out [label="p_71_out", shape=invhouse, color="#e4f1b2"];
logic99C8260_p_3_in68_in [label="p_3_in68_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8260_p_8_out [label="p_8_out", shape=house, color="#e4f1b2"];
}
N_1CA460A0 [label="N_1CA460A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_8_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_8_out ]\n\n#0:1\n", color="#bbebff"];
N_1D6BA2D0 [label="N_1D6BA2D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_69_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_69_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1A782CB0 [label="N_1A782CB0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_67_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_67_in ]\n\n#0:1\n", color="#bbebff"];
N_1CA46500 [label="N_1CA46500\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_65_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_65_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BA2D0 -> N_1CA460A0 [label="1", taillabel=<out[p_69_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1A782CB0 -> N_1D6BA2D0 [label="1", taillabel=<out[p_67_in]>, headlabel=<P_1C72D1D0>, headlabel=<#0:1>];
N_1CA46500 -> N_1CA460A0 [label="1", taillabel=<out[p_65_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C8260_p_923_in -> N_1CA46500 [label="1", taillabel=<p_923_in>, headlabel=<P_1C72D4A0>, headlabel=<#0:1>];
logic99C8260_p_923_in -> N_1D6BA2D0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8260_p_0_in62_in -> N_1CA46500 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8260_p_71_out -> N_1CA46500 [label="1", taillabel=<p_71_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C8260_p_71_out -> N_1A782CB0 [label="1", taillabel=<p_71_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C8260_p_3_in68_in -> N_1D6BA2D0 [label="1", taillabel=<p_3_in68_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CA460A0 -> logic99C8260_p_8_out [label="1", taillabel=<out[p_8_out]>, headlabel=<p_8_out>, headlabel=<#0:1>];
}
digraph logic99C8310 {
graph [label="logic99C8310", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8310_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C8310_p_101_in [label="p_101_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8310_p_41_out [label="p_41_out", shape=house, color="#e4f1b2"];
}
N_18318320 [label="N_18318320\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_41_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_41_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8310_p_0_in32_in -> N_18318320 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8310_p_101_in -> N_18318320 [label="1", taillabel=<p_101_in>, headlabel=<A>, headlabel=<#0:1>];
N_18318320 -> logic99C8310_p_41_out [label="1", taillabel=<out[p_41_out]>, headlabel=<p_41_out>, headlabel=<#0:1>];
}
digraph logic99C83C0 {
graph [label="logic99C83C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C83C0_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C83C0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C83C0_p_41_out [label="p_41_out", shape=invhouse, color="#e4f1b2"];
logic99C83C0_p_3_in38_in [label="p_3_in38_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C83C0_p_3_out4_out [label="p_3_out4_out", shape=house, color="#e4f1b2"];
}
N_1D9B3130 [label="N_1D9B3130\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_3_out4_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_3_out4_out ]\n\n#0:1\n", color="#bbebff"];
N_19023680 [label="N_19023680\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_39_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_39_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD54620 [label="N_1BD54620\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_37_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_37_in ]\n\n#0:1\n", color="#bbebff"];
N_1CCD1F70 [label="N_1CCD1F70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_35_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_35_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19023680 -> N_1D9B3130 [label="1", taillabel=<out[p_39_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1BD54620 -> N_19023680 [label="1", taillabel=<out[p_37_in]>, headlabel=<P_1C72F180>, headlabel=<#0:1>];
N_1CCD1F70 -> N_1D9B3130 [label="1", taillabel=<out[p_35_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C83C0_p_923_in -> N_19023680 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C83C0_p_923_in -> N_1CCD1F70 [label="1", taillabel=<p_923_in>, headlabel=<P_1C72F450>, headlabel=<#0:1>];
logic99C83C0_p_0_in32_in -> N_1CCD1F70 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C83C0_p_41_out -> N_1CCD1F70 [label="1", taillabel=<p_41_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C83C0_p_41_out -> N_1BD54620 [label="1", taillabel=<p_41_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C83C0_p_3_in38_in -> N_19023680 [label="1", taillabel=<p_3_in38_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D9B3130 -> logic99C83C0_p_3_out4_out [label="1", taillabel=<out[p_3_out4_out]>, headlabel=<p_3_out4_out>, headlabel=<#0:1>];
}
digraph logic99C8470 {
graph [label="logic99C8470", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8470_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C8470_p_101_in [label="p_101_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8470_p_8_out [label="p_8_out", shape=house, color="#e4f1b2"];
}
N_1D69B270 [label="N_1D69B270\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_8_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_8_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8470_p_0_in -> N_1D69B270 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8470_p_101_in -> N_1D69B270 [label="1", taillabel=<p_101_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D69B270 -> logic99C8470_p_8_out [label="1", taillabel=<out[p_8_out]>, headlabel=<p_8_out>, headlabel=<#0:1>];
}
digraph logic99C8520 {
graph [label="logic99C8520", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8520_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C8520_p_8_out [label="p_8_out", shape=invhouse, color="#e4f1b2"];
logic99C8520_p_923_in [label="p_923_in", shape=invhouse, color="#e4f1b2"];
logic99C8520_p_3_in [label="p_3_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8520_p_0_out [label="p_0_out", shape=house, color="#e4f1b2"];
}
N_18AD01C0 [label="N_18AD01C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_0_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_0_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB422D0 [label="N_1CB422D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_6_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_6_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1841B8E0 [label="N_1841B8E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_5_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_5_in ]\n\n#0:1\n", color="#bbebff"];
N_1CCD18E0 [label="N_1CCD18E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_3_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_3_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB422D0 -> N_18AD01C0 [label="1", taillabel=<out[p_6_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1841B8E0 -> N_1CB422D0 [label="1", taillabel=<out[p_5_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1CCD18E0 -> N_18AD01C0 [label="1", taillabel=<out[p_3_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C8520_p_0_in -> N_1CCD18E0 [label="1", taillabel=<p_0_in>, headlabel=<P_1C72E580>, headlabel=<#0:1>];
logic99C8520_p_8_out -> N_1CCD18E0 [label="1", taillabel=<p_8_out>, headlabel=<B>, headlabel=<#0:1>];
logic99C8520_p_8_out -> N_1841B8E0 [label="1", taillabel=<p_8_out>, headlabel=<in>, headlabel=<#0:1>];
logic99C8520_p_923_in -> N_1CCD18E0 [label="1", taillabel=<p_923_in>, headlabel=<A>, headlabel=<#0:1>];
logic99C8520_p_923_in -> N_1CB422D0 [label="1", taillabel=<p_923_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8520_p_3_in -> N_1CB422D0 [label="1", taillabel=<p_3_in>, headlabel=<P_1C72E3D0>, headlabel=<#0:1>];
N_18AD01C0 -> logic99C8520_p_0_out [label="1", taillabel=<out[p_0_out]>, headlabel=<p_0_out>, headlabel=<#0:1>];
}
digraph logic99C85D0 {
graph [label="logic99C85D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C85D0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic99C85D0_wrap_buffer_available [label="wrap_buffer_available", shape=invhouse, color="#e4f1b2"];
logic99C85D0_p_956_in [label="p_956_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C85D0_p_948_in [label="p_948_in", shape=house, color="#e4f1b2"];
}
N_181D7250 [label="N_181D7250\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_947_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_947_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C85D0_pop_si_data -> N_181D7250 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C72E820>, headlabel=<#0:1>];
logic99C85D0_wrap_buffer_available -> N_181D7250 [label="1", taillabel=<wrap_buffer_available>, headlabel=<B>, headlabel=<#0:1>];
logic99C85D0_p_956_in -> N_181D7250 [label="1", taillabel=<p_956_in>, headlabel=<A>, headlabel=<#0:1>];
N_181D7250 -> logic99C85D0_p_948_in [label="1", taillabel=<out[p_948_in]>, headlabel=<p_948_in>, headlabel=<#0:1>];
}
digraph logic99C8680 {
graph [label="logic99C8680", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8680_p_3_in925_in [label="p_3_in925_in[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C8680_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8680_p_949_out [label="p_949_out", shape=house, color="#e4f1b2"];
}
N_181D61C0 [label="N_181D61C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_949_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_949_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8680_p_3_in925_in -> N_181D61C0 [label="1", taillabel=<p_3_in925_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8680_p_948_in -> N_181D61C0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_181D61C0 -> logic99C8680_p_949_out [label="1", taillabel=<out[p_949_out]>, headlabel=<p_949_out>, headlabel=<#0:1>];
}
digraph logic99C8730 {
graph [label="logic99C8730", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8730_M_AXI_WVALID_q [label="M_AXI_WVALID_q", shape=invhouse, color="#e4f1b2"];
logic99C8730_M_AXI_WREADY_I [label="M_AXI_WREADY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8730_pop_mi_data [label="pop_mi_data", shape=house, color="#e4f1b2"];
}
N_18C243F0 [label="N_18C243F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_mi_data\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_mi_data ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8730_M_AXI_WVALID_q -> N_18C243F0 [label="1", taillabel=<M_AXI_WVALID_q>, headlabel=<B>, headlabel=<#0:1>];
logic99C8730_M_AXI_WREADY_I -> N_18C243F0 [label="1", taillabel=<M_AXI_WREADY_I>, headlabel=<A>, headlabel=<#0:1>];
N_18C243F0 -> logic99C8730_pop_mi_data [label="1", taillabel=<out[pop_mi_data]>, headlabel=<pop_mi_data>, headlabel=<#0:1>];
}
digraph logic99C87E0 {
graph [label="logic99C87E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C87E0_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
logic99C87E0_word_completed0 [label="word_completed0", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C87E0_use_expander_data [label="use_expander_data", shape=house, color="#e4f1b2"];
}
N_178F1D60 [label="N_178F1D60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/use_expander_data\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/use_expander_data ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C87E0_cmd_valid -> N_178F1D60 [label="1", taillabel=<cmd_valid>, headlabel=<B>, headlabel=<#0:1>];
logic99C87E0_word_completed0 -> N_178F1D60 [label="1", taillabel=<word_completed0>, headlabel=<A>, headlabel=<#0:1>];
N_178F1D60 -> logic99C87E0_use_expander_data [label="1", taillabel=<out[use_expander_data]>, headlabel=<use_expander_data>, headlabel=<#0:1>];
}
digraph logic99C8890 {
graph [label="logic99C8890", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8890_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C8890_current_word_idx_0 [label="current_word_idx_0[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8890_p_950_out [label="p_950_out", shape=house, color="#e4f1b2"];
}
N_181D6350 [label="N_181D6350\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_950_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_950_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8890_S_AXI_WSTRB -> N_181D6350 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C8890_current_word_idx_0 -> N_181D6350 [label="1", taillabel=<current_word_idx_0>, headlabel=<A>, headlabel=<#0:1>];
N_181D6350 -> logic99C8890_p_950_out [label="1", taillabel=<out[p_950_out]>, headlabel=<p_950_out>, headlabel=<#0:1>];
}
digraph logic99C8940 {
graph [label="logic99C8940", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8940_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C8940_p_950_out [label="p_950_out", shape=invhouse, color="#e4f1b2"];
logic99C8940_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C8940_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8940_p_953_out [label="p_953_out", shape=house, color="#e4f1b2"];
}
N_1CB42B40 [label="N_1CB42B40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_953_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_953_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB43040 [label="N_1CB43040\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_118_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_118_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB43040 -> N_1CB42B40 [label="1", taillabel=<out[p_118_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C8940_use_expander_data -> N_1CB43040 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C8940_p_950_out -> N_1CB43040 [label="1", taillabel=<p_950_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C8940_p_10_in -> N_1CB42B40 [label="1", taillabel=<p_10_in>, headlabel=<P_1C72D020>, headlabel=<#0:1>];
logic99C8940_pop_si_data -> N_1CB42B40 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1CB42B40 -> logic99C8940_p_953_out [label="1", taillabel=<out[p_953_out]>, headlabel=<p_953_out>, headlabel=<#0:1>];
}
digraph case99C89F0 {
graph [label="case99C89F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C89F0_p_949_out [label="p_949_out", shape=invhouse, color="#e4f1b2"];
case99C89F0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C89F0_p_953_out [label="p_953_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C89F0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D99B810 [label="N_1D99B810\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_B42BE30 [label="N_B42BE30\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1D959BD0 [label="N_1D959BD0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_184A5860 [label="N_184A5860\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_B42BE30_P_1D5E6150 [label="2b01", color="#f1f1b2", shape=plaintext];
N_B42BE30_P_1D5E6150 -> N_B42BE30 [label="2", headlabel=<1>, headlabel=<1>];
N_1D99B810_P_1D5E9780 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D99B810_P_1D5E9780 -> N_1D99B810 [label="1", headlabel=<1>, headlabel=<1>];
N_1D99B810_P_1D5E9810 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D99B810_P_1D5E9810 -> N_1D99B810 [label="1", headlabel=<0>, headlabel=<0>];
N_184A5860_P_1D5E99F0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_184A5860_P_1D5E99F0 -> N_184A5860 [label="2", headlabel=<1>, headlabel=<1>];
N_1D959BD0_P_1D5E9C90 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D959BD0_P_1D5E9C90 -> N_1D959BD0 [label="1", headlabel=<1>, headlabel=<1>];
N_1D959BD0_P_1D5E9D20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D959BD0_P_1D5E9D20 -> N_1D959BD0 [label="1", headlabel=<0>, headlabel=<0>];
N_1D99B810 -> N_B42BE30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_184A5860 -> N_B42BE30 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1D959BD0 -> N_184A5860 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C89F0_p_949_out -> N_1D959BD0 [label="1", taillabel=<p_949_out>, headlabel=<in>, headlabel=<#0:1>];
case99C89F0_pop_mi_data -> N_184A5860 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C89F0_p_953_out -> N_1D99B810 [label="1", taillabel=<p_953_out>, headlabel=<in>, headlabel=<#0:1>];
N_B42BE30 -> case99C89F0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph case99C8AA0 {
graph [label="case99C8AA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C8AA0_ARESET [label="ARESET", shape=invhouse, color="#e4f1b2"];
case99C8AA0_cmd_ready_i [label="cmd_ready_i", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C8AA0_wdata_wrap_buffer_q [label="wdata_wrap_buffer_q", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17C27700 [label="N_17C27700\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18318C30 [label="N_18318C30\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wdata_wrap_buffer_q[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wdata_wrap_buffer_q ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_18318C30_P_1D5E73B0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_18318C30_P_1D5E73B0 -> N_18318C30 [label="2", headlabel=<1>, headlabel=<1>];
N_17C27700_P_1D5E8520 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17C27700_P_1D5E8520 -> N_17C27700 [label="1", headlabel=<1>, headlabel=<1>];
N_17C27700_P_1D5E7290 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17C27700_P_1D5E7290 -> N_17C27700 [label="1", headlabel=<0>, headlabel=<0>];
N_17C27700 -> N_18318C30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C8AA0_ARESET -> N_17C27700 [label="1", taillabel=<ARESET>, headlabel=<in>, headlabel=<#0:1>];
case99C8AA0_cmd_ready_i -> N_18318C30 [label="1", color="#00ff00", taillabel=<cmd_ready_i>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_18318C30 -> case99C8AA0_wdata_wrap_buffer_q [label="1", taillabel=<out[wdata_wrap_buffer_q]>, headlabel=<wdata_wrap_buffer_q>, headlabel=<#0:1>];
}
digraph logic99C8B50 {
graph [label="logic99C8B50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8B50_wstrb_wrap_buffer_1 [label="wstrb_wrap_buffer_1[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C8B50_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8B50_p_913_out [label="p_913_out", shape=house, color="#e4f1b2"];
}
N_1CB42190 [label="N_1CB42190\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_913_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_913_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8B50_wstrb_wrap_buffer_1 -> N_1CB42190 [label="1", taillabel=<wstrb_wrap_buffer_1>, headlabel=<B>, headlabel=<#0:1>];
logic99C8B50_p_948_in -> N_1CB42190 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB42190 -> logic99C8B50_p_913_out [label="1", taillabel=<out[p_913_out]>, headlabel=<p_913_out>, headlabel=<#0:1>];
}
digraph logic99C8C00 {
graph [label="logic99C8C00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8C00_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic99C8C00_current_word_idx_0 [label="current_word_idx_0[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8C00_p_914_out [label="p_914_out", shape=house, color="#e4f1b2"];
}
N_1BD8B3B0 [label="N_1BD8B3B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_914_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_914_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8C00_p_0_in62_in -> N_1BD8B3B0 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8C00_current_word_idx_0 -> N_1BD8B3B0 [label="1", taillabel=<current_word_idx_0>, headlabel=<A>, headlabel=<#0:1>];
N_1BD8B3B0 -> logic99C8C00_p_914_out [label="1", taillabel=<out[p_914_out]>, headlabel=<p_914_out>, headlabel=<#0:1>];
}
digraph logic99C8CB0 {
graph [label="logic99C8CB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8CB0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C8CB0_p_914_out [label="p_914_out", shape=invhouse, color="#e4f1b2"];
logic99C8CB0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C8CB0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8CB0_p_917_out [label="p_917_out", shape=house, color="#e4f1b2"];
}
N_1BD8DE30 [label="N_1BD8DE30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_917_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_917_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD8CC60 [label="N_1BD8CC60\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_114_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_114_out ]\n\n#0:1\n", color="#bbebff"];
N_1BD8CC60 -> N_1BD8DE30 [label="1", taillabel=<out[p_114_out]>, headlabel=<A>, headlabel=<#0:1>];
logic99C8CB0_use_expander_data -> N_1BD8CC60 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C8CB0_p_914_out -> N_1BD8CC60 [label="1", taillabel=<p_914_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C8CB0_p_10_in -> N_1BD8DE30 [label="1", taillabel=<p_10_in>, headlabel=<P_1D5E68D0>, headlabel=<#0:1>];
logic99C8CB0_pop_si_data -> N_1BD8DE30 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_1BD8DE30 -> logic99C8CB0_p_917_out [label="1", taillabel=<out[p_917_out]>, headlabel=<p_917_out>, headlabel=<#0:1>];
}
digraph case99C8D60 {
graph [label="case99C8D60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C8D60_p_913_out [label="p_913_out", shape=invhouse, color="#e4f1b2"];
case99C8D60_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C8D60_p_917_out [label="p_917_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C8D60_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD8BF40 [label="N_1BD8BF40\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD8DD40 [label="N_1BD8DD40\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1BD8C170 [label="N_1BD8C170\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD8AF00 [label="N_1BD8AF00\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BD8DD40_P_1D5E7DD0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8DD40_P_1D5E7DD0 -> N_1BD8DD40 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD8BF40_P_1D5E8DF0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8BF40_P_1D5E8DF0 -> N_1BD8BF40 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8BF40_P_1D5E74A0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8BF40_P_1D5E74A0 -> N_1BD8BF40 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8AF00_P_1D906810 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8AF00_P_1D906810 -> N_1BD8AF00 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD8C170_P_1D909210 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8C170_P_1D909210 -> N_1BD8C170 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8C170_P_1D908040 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8C170_P_1D908040 -> N_1BD8C170 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8BF40 -> N_1BD8DD40 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1BD8AF00 -> N_1BD8DD40 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1BD8C170 -> N_1BD8AF00 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C8D60_p_913_out -> N_1BD8C170 [label="1", taillabel=<p_913_out>, headlabel=<in>, headlabel=<#0:1>];
case99C8D60_pop_mi_data -> N_1BD8AF00 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C8D60_p_917_out -> N_1BD8BF40 [label="1", taillabel=<p_917_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BD8DD40 -> case99C8D60_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C8E10 {
graph [label="logic99C8E10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8E10_wstrb_wrap_buffer_2 [label="wstrb_wrap_buffer_2[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C8E10_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8E10_p_884_out [label="p_884_out", shape=house, color="#e4f1b2"];
}
N_1BD8A4B0 [label="N_1BD8A4B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_884_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_884_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8E10_wstrb_wrap_buffer_2 -> N_1BD8A4B0 [label="1", taillabel=<wstrb_wrap_buffer_2>, headlabel=<B>, headlabel=<#0:1>];
logic99C8E10_p_948_in -> N_1BD8A4B0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BD8A4B0 -> logic99C8E10_p_884_out [label="1", taillabel=<out[p_884_out]>, headlabel=<p_884_out>, headlabel=<#0:1>];
}
digraph logic99C8EC0 {
graph [label="logic99C8EC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8EC0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic99C8EC0_current_word_idx_0 [label="current_word_idx_0[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8EC0_p_885_out [label="p_885_out", shape=house, color="#e4f1b2"];
}
N_1BD8AD20 [label="N_1BD8AD20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_885_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_885_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C8EC0_p_0_in32_in -> N_1BD8AD20 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C8EC0_current_word_idx_0 -> N_1BD8AD20 [label="1", taillabel=<current_word_idx_0>, headlabel=<A>, headlabel=<#0:1>];
N_1BD8AD20 -> logic99C8EC0_p_885_out [label="1", taillabel=<out[p_885_out]>, headlabel=<p_885_out>, headlabel=<#0:1>];
}
digraph logic99C8F70 {
graph [label="logic99C8F70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C8F70_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C8F70_p_885_out [label="p_885_out", shape=invhouse, color="#e4f1b2"];
logic99C8F70_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C8F70_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C8F70_p_888_out [label="p_888_out", shape=house, color="#e4f1b2"];
}
N_1BD8B590 [label="N_1BD8B590\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_888_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_888_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD8B400 [label="N_1BD8B400\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_109_out110_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_109_out110_out ]\n\n#0:1\n", color="#bbebff"];
N_1BD8B400 -> N_1BD8B590 [label="1", taillabel=<out[p_109_out110_out]>, headlabel=<A>, headlabel=<#0:1>];
logic99C8F70_use_expander_data -> N_1BD8B400 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C8F70_p_885_out -> N_1BD8B400 [label="1", taillabel=<p_885_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C8F70_p_10_in -> N_1BD8B590 [label="1", taillabel=<p_10_in>, headlabel=<P_1D908DC0>, headlabel=<#0:1>];
logic99C8F70_pop_si_data -> N_1BD8B590 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_1BD8B590 -> logic99C8F70_p_888_out [label="1", taillabel=<out[p_888_out]>, headlabel=<p_888_out>, headlabel=<#0:1>];
}
digraph case99C9020 {
graph [label="case99C9020", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C9020_p_884_out [label="p_884_out", shape=invhouse, color="#e4f1b2"];
case99C9020_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C9020_p_888_out [label="p_888_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C9020_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD8B090 [label="N_1BD8B090\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD8B040 [label="N_1BD8B040\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1BD8AAF0 [label="N_1BD8AAF0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD8B0E0 [label="N_1BD8B0E0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BD8B040_P_1D906EA0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8B040_P_1D906EA0 -> N_1BD8B040 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD8B090_P_1D909ED0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8B090_P_1D909ED0 -> N_1BD8B090 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8B090_P_1D907FB0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8B090_P_1D907FB0 -> N_1BD8B090 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8B0E0_P_1D907110 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8B0E0_P_1D907110 -> N_1BD8B0E0 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD8AAF0_P_1D907620 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8AAF0_P_1D907620 -> N_1BD8AAF0 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8AAF0_P_1D907710 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8AAF0_P_1D907710 -> N_1BD8AAF0 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8B090 -> N_1BD8B040 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1BD8B0E0 -> N_1BD8B040 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1BD8AAF0 -> N_1BD8B0E0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C9020_p_884_out -> N_1BD8AAF0 [label="1", taillabel=<p_884_out>, headlabel=<in>, headlabel=<#0:1>];
case99C9020_pop_mi_data -> N_1BD8B0E0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C9020_p_888_out -> N_1BD8B090 [label="1", taillabel=<p_888_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BD8B040 -> case99C9020_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C90D0 {
graph [label="logic99C90D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C90D0_wstrb_wrap_buffer_3 [label="wstrb_wrap_buffer_3[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C90D0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C90D0_p_855_out [label="p_855_out", shape=house, color="#e4f1b2"];
}
N_1BD8A5A0 [label="N_1BD8A5A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_855_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_855_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C90D0_wstrb_wrap_buffer_3 -> N_1BD8A5A0 [label="1", taillabel=<wstrb_wrap_buffer_3>, headlabel=<B>, headlabel=<#0:1>];
logic99C90D0_p_948_in -> N_1BD8A5A0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BD8A5A0 -> logic99C90D0_p_855_out [label="1", taillabel=<out[p_855_out]>, headlabel=<p_855_out>, headlabel=<#0:1>];
}
digraph logic99C9180 {
graph [label="logic99C9180", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9180_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic99C9180_current_word_idx_0 [label="current_word_idx_0[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9180_p_856_out [label="p_856_out", shape=house, color="#e4f1b2"];
}
N_1BD8A140 [label="N_1BD8A140\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_856_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_856_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9180_p_0_in -> N_1BD8A140 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C9180_current_word_idx_0 -> N_1BD8A140 [label="1", taillabel=<current_word_idx_0>, headlabel=<A>, headlabel=<#0:1>];
N_1BD8A140 -> logic99C9180_p_856_out [label="1", taillabel=<out[p_856_out]>, headlabel=<p_856_out>, headlabel=<#0:1>];
}
digraph logic99C9230 {
graph [label="logic99C9230", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9230_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C9230_p_856_out [label="p_856_out", shape=invhouse, color="#e4f1b2"];
logic99C9230_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C9230_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9230_p_859_out [label="p_859_out", shape=house, color="#e4f1b2"];
}
N_1BD8CFD0 [label="N_1BD8CFD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_859_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_859_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD8DA70 [label="N_1BD8DA70\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_106_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_106_out ]\n\n#0:1\n", color="#bbebff"];
N_1BD8DA70 -> N_1BD8CFD0 [label="1", taillabel=<out[p_106_out]>, headlabel=<A>, headlabel=<#0:1>];
logic99C9230_use_expander_data -> N_1BD8DA70 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C9230_p_856_out -> N_1BD8DA70 [label="1", taillabel=<p_856_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C9230_p_10_in -> N_1BD8CFD0 [label="1", taillabel=<p_10_in>, headlabel=<P_1D9064B0>, headlabel=<#0:1>];
logic99C9230_pop_si_data -> N_1BD8CFD0 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_1BD8CFD0 -> logic99C9230_p_859_out [label="1", taillabel=<out[p_859_out]>, headlabel=<p_859_out>, headlabel=<#0:1>];
}
digraph case99C92E0 {
graph [label="case99C92E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C92E0_p_855_out [label="p_855_out", shape=invhouse, color="#e4f1b2"];
case99C92E0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C92E0_p_859_out [label="p_859_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C92E0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD8C440 [label="N_1BD8C440\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x7078652073007901 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD8A280 [label="N_1BD8A280\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1BD8D250 [label="N_1BD8D250\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1d4bb501 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD8C6C0 [label="N_1BD8C6C0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BD8A280_P_1D907DD0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8A280_P_1D907DD0 -> N_1BD8A280 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD8C440_P_1D906630 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8C440_P_1D906630 -> N_1BD8C440 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8C440_P_1D9093C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8C440_P_1D9093C0 -> N_1BD8C440 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8C6C0_P_1D906270 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD8C6C0_P_1D906270 -> N_1BD8C6C0 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD8D250_P_1D4D08D0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8D250_P_1D4D08D0 -> N_1BD8D250 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8D250_P_1D4D0870 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8D250_P_1D4D0870 -> N_1BD8D250 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8C440 -> N_1BD8A280 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1BD8C6C0 -> N_1BD8A280 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1BD8D250 -> N_1BD8C6C0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C92E0_p_855_out -> N_1BD8D250 [label="1", taillabel=<p_855_out>, headlabel=<in>, headlabel=<#0:1>];
case99C92E0_pop_mi_data -> N_1BD8C6C0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C92E0_p_859_out -> N_1BD8C440 [label="1", taillabel=<p_859_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BD8A280 -> case99C92E0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C9390 {
graph [label="logic99C9390", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9390_wstrb_wrap_buffer_4 [label="wstrb_wrap_buffer_4[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C9390_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9390_p_826_out [label="p_826_out", shape=house, color="#e4f1b2"];
}
N_1BD8B9A0 [label="N_1BD8B9A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_826_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_826_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9390_wstrb_wrap_buffer_4 -> N_1BD8B9A0 [label="1", taillabel=<wstrb_wrap_buffer_4>, headlabel=<B>, headlabel=<#0:1>];
logic99C9390_p_948_in -> N_1BD8B9A0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BD8B9A0 -> logic99C9390_p_826_out [label="1", taillabel=<out[p_826_out]>, headlabel=<p_826_out>, headlabel=<#0:1>];
}
digraph logic99C9440 {
graph [label="logic99C9440", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9440_current_word_idx_1 [label="current_word_idx_1[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C9440_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9440_p_827_out [label="p_827_out", shape=house, color="#e4f1b2"];
}
N_1BDCCEB0 [label="N_1BDCCEB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_827_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_827_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9440_current_word_idx_1 -> N_1BDCCEB0 [label="1", taillabel=<current_word_idx_1>, headlabel=<B>, headlabel=<#0:1>];
logic99C9440_S_AXI_WSTRB -> N_1BDCCEB0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_1BDCCEB0 -> logic99C9440_p_827_out [label="1", taillabel=<out[p_827_out]>, headlabel=<p_827_out>, headlabel=<#0:1>];
}
digraph logic99C94F0 {
graph [label="logic99C94F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C94F0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C94F0_p_827_out [label="p_827_out", shape=invhouse, color="#e4f1b2"];
logic99C94F0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C94F0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C94F0_p_830_out [label="p_830_out", shape=house, color="#e4f1b2"];
}
N_1BDCC910 [label="N_1BDCC910\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_830_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_830_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BDCC8C0 [label="N_1BDCC8C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_103_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_103_out ]\n\n#0:1\n", color="#bbebff"];
N_1BDCC8C0 -> N_1BDCC910 [label="1", taillabel=<out[p_103_out]>, headlabel=<A>, headlabel=<#0:1>];
logic99C94F0_use_expander_data -> N_1BDCC8C0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C94F0_p_827_out -> N_1BDCC8C0 [label="1", taillabel=<p_827_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C94F0_p_10_in -> N_1BDCC910 [label="1", taillabel=<p_10_in>, headlabel=<P_1D4D2370>, headlabel=<#0:1>];
logic99C94F0_pop_si_data -> N_1BDCC910 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_1BDCC910 -> logic99C94F0_p_830_out [label="1", taillabel=<out[p_830_out]>, headlabel=<p_830_out>, headlabel=<#0:1>];
}
digraph case99C95A0 {
graph [label="case99C95A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C95A0_p_826_out [label="p_826_out", shape=invhouse, color="#e4f1b2"];
case99C95A0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C95A0_p_830_out [label="p_830_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C95A0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BDCCCD0 [label="N_1BDCCCD0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BDCCD20 [label="N_1BDCCD20\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1BDCCF50 [label="N_1BDCCF50\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BDCCC80 [label="N_1BDCCC80\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BDCCD20_P_1D4D28E0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BDCCD20_P_1D4D28E0 -> N_1BDCCD20 [label="2", headlabel=<1>, headlabel=<1>];
N_1BDCCCD0_P_1D4D2B80 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BDCCCD0_P_1D4D2B80 -> N_1BDCCCD0 [label="1", headlabel=<1>, headlabel=<1>];
N_1BDCCCD0_P_1D4D2C10 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BDCCCD0_P_1D4D2C10 -> N_1BDCCCD0 [label="1", headlabel=<0>, headlabel=<0>];
N_1BDCCC80_P_1D4D2DF0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BDCCC80_P_1D4D2DF0 -> N_1BDCCC80 [label="2", headlabel=<1>, headlabel=<1>];
N_1BDCCF50_P_1D4D3930 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BDCCF50_P_1D4D3930 -> N_1BDCCF50 [label="1", headlabel=<1>, headlabel=<1>];
N_1BDCCF50_P_1D4D39C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BDCCF50_P_1D4D39C0 -> N_1BDCCF50 [label="1", headlabel=<0>, headlabel=<0>];
N_1BDCCCD0 -> N_1BDCCD20 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1BDCCC80 -> N_1BDCCD20 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1BDCCF50 -> N_1BDCCC80 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C95A0_p_826_out -> N_1BDCCF50 [label="1", taillabel=<p_826_out>, headlabel=<in>, headlabel=<#0:1>];
case99C95A0_pop_mi_data -> N_1BDCCC80 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C95A0_p_830_out -> N_1BDCCCD0 [label="1", taillabel=<p_830_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BDCCD20 -> case99C95A0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C9650 {
graph [label="logic99C9650", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9650_wstrb_wrap_buffer_5 [label="wstrb_wrap_buffer_5[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C9650_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9650_p_795_out [label="p_795_out", shape=house, color="#e4f1b2"];
}
N_1BDCCE60 [label="N_1BDCCE60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_795_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_795_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9650_wstrb_wrap_buffer_5 -> N_1BDCCE60 [label="1", taillabel=<wstrb_wrap_buffer_5>, headlabel=<B>, headlabel=<#0:1>];
logic99C9650_p_948_in -> N_1BDCCE60 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BDCCE60 -> logic99C9650_p_795_out [label="1", taillabel=<out[p_795_out]>, headlabel=<p_795_out>, headlabel=<#0:1>];
}
digraph logic99C9700 {
graph [label="logic99C9700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9700_current_word_idx_1 [label="current_word_idx_1[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C9700_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9700_p_796_out [label="p_796_out", shape=house, color="#e4f1b2"];
}
N_1BDCEA30 [label="N_1BDCEA30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_796_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_796_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9700_current_word_idx_1 -> N_1BDCEA30 [label="1", taillabel=<current_word_idx_1>, headlabel=<B>, headlabel=<#0:1>];
logic99C9700_p_0_in62_in -> N_1BDCEA30 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BDCEA30 -> logic99C9700_p_796_out [label="1", taillabel=<out[p_796_out]>, headlabel=<p_796_out>, headlabel=<#0:1>];
}
digraph logic99C97B0 {
graph [label="logic99C97B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C97B0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C97B0_p_796_out [label="p_796_out", shape=invhouse, color="#e4f1b2"];
logic99C97B0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C97B0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C97B0_p_799_out [label="p_799_out", shape=house, color="#e4f1b2"];
}
N_1BDCCB90 [label="N_1BDCCB90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_799_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_799_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BDCCDC0 [label="N_1BDCCDC0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_100_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_100_out ]\n\n#0:1\n", color="#bbebff"];
N_1BDCCDC0 -> N_1BDCCB90 [label="1", taillabel=<out[p_100_out]>, headlabel=<A>, headlabel=<#0:1>];
logic99C97B0_use_expander_data -> N_1BDCCDC0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C97B0_p_796_out -> N_1BDCCDC0 [label="1", taillabel=<p_796_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C97B0_p_10_in -> N_1BDCCB90 [label="1", taillabel=<p_10_in>, headlabel=<P_1D4D3600>, headlabel=<#0:1>];
logic99C97B0_pop_si_data -> N_1BDCCB90 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_1BDCCB90 -> logic99C97B0_p_799_out [label="1", taillabel=<out[p_799_out]>, headlabel=<p_799_out>, headlabel=<#0:1>];
}
digraph case99C9860 {
graph [label="case99C9860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C9860_p_795_out [label="p_795_out", shape=invhouse, color="#e4f1b2"];
case99C9860_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C9860_p_799_out [label="p_799_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C9860_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BDCC2D0 [label="N_1BDCC2D0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BDCC460 [label="N_1BDCC460\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1BDCCF00 [label="N_1BDCCF00\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BDCC320 [label="N_1BDCC320\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BDCC460_P_1D4D3F00 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BDCC460_P_1D4D3F00 -> N_1BDCC460 [label="2", headlabel=<1>, headlabel=<1>];
N_1BDCC2D0_P_1D4D1B00 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BDCC2D0_P_1D4D1B00 -> N_1BDCC2D0 [label="1", headlabel=<1>, headlabel=<1>];
N_1BDCC2D0_P_1D4D1110 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BDCC2D0_P_1D4D1110 -> N_1BDCC2D0 [label="1", headlabel=<0>, headlabel=<0>];
N_1BDCC320_P_1D4D0360 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BDCC320_P_1D4D0360 -> N_1BDCC320 [label="2", headlabel=<1>, headlabel=<1>];
N_1BDCCF00_P_1D4D1D40 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BDCCF00_P_1D4D1D40 -> N_1BDCCF00 [label="1", headlabel=<1>, headlabel=<1>];
N_1BDCCF00_P_1D4D1DD0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BDCCF00_P_1D4D1DD0 -> N_1BDCCF00 [label="1", headlabel=<0>, headlabel=<0>];
N_1BDCC2D0 -> N_1BDCC460 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1BDCC320 -> N_1BDCC460 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1BDCCF00 -> N_1BDCC320 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C9860_p_795_out -> N_1BDCCF00 [label="1", taillabel=<p_795_out>, headlabel=<in>, headlabel=<#0:1>];
case99C9860_pop_mi_data -> N_1BDCC320 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C9860_p_799_out -> N_1BDCC2D0 [label="1", taillabel=<p_799_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BDCC460 -> case99C9860_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C9910 {
graph [label="logic99C9910", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9910_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
logic99C9910_wstrb_wrap_buffer_6 [label="wstrb_wrap_buffer_6[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9910_p_766_out [label="p_766_out", shape=house, color="#e4f1b2"];
}
N_1CB5E870 [label="N_1CB5E870\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_766_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_766_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9910_p_948_in -> N_1CB5E870 [label="1", taillabel=<p_948_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C9910_wstrb_wrap_buffer_6 -> N_1CB5E870 [label="1", taillabel=<wstrb_wrap_buffer_6>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5E870 -> logic99C9910_p_766_out [label="1", taillabel=<out[p_766_out]>, headlabel=<p_766_out>, headlabel=<#0:1>];
}
digraph logic99C99C0 {
graph [label="logic99C99C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C99C0_current_word_idx_1 [label="current_word_idx_1[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C99C0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C99C0_p_767_out [label="p_767_out", shape=house, color="#e4f1b2"];
}
N_1CB5E230 [label="N_1CB5E230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_767_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_767_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C99C0_current_word_idx_1 -> N_1CB5E230 [label="1", taillabel=<current_word_idx_1>, headlabel=<B>, headlabel=<#0:1>];
logic99C99C0_p_0_in32_in -> N_1CB5E230 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5E230 -> logic99C99C0_p_767_out [label="1", taillabel=<out[p_767_out]>, headlabel=<p_767_out>, headlabel=<#0:1>];
}
digraph logic99C9A70 {
graph [label="logic99C9A70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9A70_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C9A70_p_767_out [label="p_767_out", shape=invhouse, color="#e4f1b2"];
logic99C9A70_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C9A70_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9A70_p_770_out [label="p_770_out", shape=house, color="#e4f1b2"];
}
N_1CB61BB0 [label="N_1CB61BB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_770_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_770_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB61980 [label="N_1CB61980\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_96_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_96_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB61980 -> N_1CB61BB0 [label="1", taillabel=<out[p_96_out]>, headlabel=<B>, headlabel=<#0:1>];
logic99C9A70_use_expander_data -> N_1CB61980 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C9A70_p_767_out -> N_1CB61980 [label="1", taillabel=<p_767_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C9A70_p_10_in -> N_1CB61BB0 [label="1", taillabel=<p_10_in>, headlabel=<P_1C739F50>, headlabel=<#0:1>];
logic99C9A70_pop_si_data -> N_1CB61BB0 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1CB61BB0 -> logic99C9A70_p_770_out [label="1", taillabel=<out[p_770_out]>, headlabel=<p_770_out>, headlabel=<#0:1>];
}
digraph case99C9B20 {
graph [label="case99C9B20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C9B20_p_766_out [label="p_766_out", shape=invhouse, color="#e4f1b2"];
case99C9B20_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C9B20_p_770_out [label="p_770_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C9B20_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB5F090 [label="N_1CB5F090\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB61C50 [label="N_1CB61C50\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB5E410 [label="N_1CB5E410\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB5F040 [label="N_1CB5F040\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB61C50_P_1C738BA0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB61C50_P_1C738BA0 -> N_1CB61C50 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5F090_P_1C738D80 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5F090_P_1C738D80 -> N_1CB5F090 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5F090_P_1C738EA0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5F090_P_1C738EA0 -> N_1CB5F090 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB5F040_P_1C738E10 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB5F040_P_1C738E10 -> N_1CB5F040 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5E410_P_1C739260 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5E410_P_1C739260 -> N_1CB5E410 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5E410_P_1C739350 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5E410_P_1C739350 -> N_1CB5E410 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB5F090 -> N_1CB61C50 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB5F040 -> N_1CB61C50 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB5E410 -> N_1CB5F040 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C9B20_p_766_out -> N_1CB5E410 [label="1", taillabel=<p_766_out>, headlabel=<in>, headlabel=<#0:1>];
case99C9B20_pop_mi_data -> N_1CB5F040 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C9B20_p_770_out -> N_1CB5F090 [label="1", taillabel=<p_770_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB61C50 -> case99C9B20_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C9BD0 {
graph [label="logic99C9BD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9BD0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
logic99C9BD0_wstrb_wrap_buffer_7 [label="wstrb_wrap_buffer_7[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9BD0_p_737_out [label="p_737_out", shape=house, color="#e4f1b2"];
}
N_1CB5EFA0 [label="N_1CB5EFA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_737_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_737_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9BD0_p_948_in -> N_1CB5EFA0 [label="1", taillabel=<p_948_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C9BD0_wstrb_wrap_buffer_7 -> N_1CB5EFA0 [label="1", taillabel=<wstrb_wrap_buffer_7>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5EFA0 -> logic99C9BD0_p_737_out [label="1", taillabel=<out[p_737_out]>, headlabel=<p_737_out>, headlabel=<#0:1>];
}
digraph logic99C9C80 {
graph [label="logic99C9C80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9C80_current_word_idx_1 [label="current_word_idx_1[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C9C80_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9C80_p_738_out [label="p_738_out", shape=house, color="#e4f1b2"];
}
N_1CB61ED0 [label="N_1CB61ED0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_738_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_738_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9C80_current_word_idx_1 -> N_1CB61ED0 [label="1", taillabel=<current_word_idx_1>, headlabel=<B>, headlabel=<#0:1>];
logic99C9C80_p_0_in -> N_1CB61ED0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB61ED0 -> logic99C9C80_p_738_out [label="1", taillabel=<out[p_738_out]>, headlabel=<p_738_out>, headlabel=<#0:1>];
}
digraph logic99C9D30 {
graph [label="logic99C9D30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9D30_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic99C9D30_p_738_out [label="p_738_out", shape=invhouse, color="#e4f1b2"];
logic99C9D30_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic99C9D30_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9D30_p_741_out [label="p_741_out", shape=house, color="#e4f1b2"];
}
N_1CB5EAF0 [label="N_1CB5EAF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_741_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_741_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB5F360 [label="N_1CB5F360\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_92_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_92_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB5F360 -> N_1CB5EAF0 [label="1", taillabel=<out[p_92_out]>, headlabel=<A>, headlabel=<#0:1>];
logic99C9D30_use_expander_data -> N_1CB5F360 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic99C9D30_p_738_out -> N_1CB5F360 [label="1", taillabel=<p_738_out>, headlabel=<A>, headlabel=<#0:1>];
logic99C9D30_p_10_in -> N_1CB5EAF0 [label="1", taillabel=<p_10_in>, headlabel=<P_1C73BC30>, headlabel=<#0:1>];
logic99C9D30_pop_si_data -> N_1CB5EAF0 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_1CB5EAF0 -> logic99C9D30_p_741_out [label="1", taillabel=<out[p_741_out]>, headlabel=<p_741_out>, headlabel=<#0:1>];
}
digraph case99C9DE0 {
graph [label="case99C9DE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case99C9DE0_p_737_out [label="p_737_out", shape=invhouse, color="#e4f1b2"];
case99C9DE0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case99C9DE0_p_741_out [label="p_741_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case99C9DE0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB5F590 [label="N_1CB5F590\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB5F540 [label="N_1CB5F540\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB61250 [label="N_1CB61250\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB61200 [label="N_1CB61200\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB5F540_P_1C739740 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB5F540_P_1C739740 -> N_1CB5F540 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5F590_P_1C73AD90 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5F590_P_1C73AD90 -> N_1CB5F590 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5F590_P_1C73A730 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5F590_P_1C73A730 -> N_1CB5F590 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB61200_P_1C73B2A0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB61200_P_1C73B2A0 -> N_1CB61200 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB61250_P_1C73AF10 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB61250_P_1C73AF10 -> N_1CB61250 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB61250_P_1C73B750 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB61250_P_1C73B750 -> N_1CB61250 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB5F590 -> N_1CB5F540 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB61200 -> N_1CB5F540 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB61250 -> N_1CB61200 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case99C9DE0_p_737_out -> N_1CB61250 [label="1", taillabel=<p_737_out>, headlabel=<in>, headlabel=<#0:1>];
case99C9DE0_pop_mi_data -> N_1CB61200 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case99C9DE0_p_741_out -> N_1CB5F590 [label="1", taillabel=<p_741_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB5F540 -> case99C9DE0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic99C9E90 {
graph [label="logic99C9E90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9E90_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
logic99C9E90_wstrb_wrap_buffer_8 [label="wstrb_wrap_buffer_8[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9E90_p_708_out [label="p_708_out", shape=house, color="#e4f1b2"];
}
N_1CB61020 [label="N_1CB61020\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_708_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_708_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9E90_p_948_in -> N_1CB61020 [label="1", taillabel=<p_948_in>, headlabel=<B>, headlabel=<#0:1>];
logic99C9E90_wstrb_wrap_buffer_8 -> N_1CB61020 [label="1", taillabel=<wstrb_wrap_buffer_8>, headlabel=<A>, headlabel=<#0:1>];
N_1CB61020 -> logic99C9E90_p_708_out [label="1", taillabel=<out[p_708_out]>, headlabel=<p_708_out>, headlabel=<#0:1>];
}
digraph logic99C9F40 {
graph [label="logic99C9F40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic99C9F40_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic99C9F40_current_word_idx_2 [label="current_word_idx_2[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic99C9F40_p_709_out [label="p_709_out", shape=house, color="#e4f1b2"];
}
N_1CB60E40 [label="N_1CB60E40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_709_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_709_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic99C9F40_S_AXI_WSTRB -> N_1CB60E40 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic99C9F40_current_word_idx_2 -> N_1CB60E40 [label="1", taillabel=<current_word_idx_2>, headlabel=<A>, headlabel=<#0:1>];
N_1CB60E40 -> logic99C9F40_p_709_out [label="1", taillabel=<out[p_709_out]>, headlabel=<p_709_out>, headlabel=<#0:1>];
}
digraph logic1C346000 {
graph [label="logic1C346000", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346000_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C346000_p_709_out [label="p_709_out", shape=invhouse, color="#e4f1b2"];
logic1C346000_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C346000_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346000_p_712_out [label="p_712_out", shape=house, color="#e4f1b2"];
}
N_1CB5FB30 [label="N_1CB5FB30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_712_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_712_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB5FAE0 [label="N_1CB5FAE0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_88_out89_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_88_out89_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB5FAE0 -> N_1CB5FB30 [label="1", taillabel=<out[p_88_out89_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C346000_use_expander_data -> N_1CB5FAE0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C346000_p_709_out -> N_1CB5FAE0 [label="1", taillabel=<p_709_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C346000_pop_si_data -> N_1CB5FB30 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C7384E0>, headlabel=<#0:1>];
logic1C346000_p_10_in -> N_1CB5FB30 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CB5FB30 -> logic1C346000_p_712_out [label="1", taillabel=<out[p_712_out]>, headlabel=<p_712_out>, headlabel=<#0:1>];
}
digraph case1C3460B0 {
graph [label="case1C3460B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3460B0_p_708_out [label="p_708_out", shape=invhouse, color="#e4f1b2"];
case1C3460B0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3460B0_p_712_out [label="p_712_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3460B0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB60120 [label="N_1CB60120\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB607B0 [label="N_1CB607B0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB5FE50 [label="N_1CB5FE50\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB60170 [label="N_1CB60170\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB607B0_P_1C73A9A0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB607B0_P_1C73A9A0 -> N_1CB607B0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB60120_P_1C73B420 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB60120_P_1C73B420 -> N_1CB60120 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB60120_P_1C73B4E0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB60120_P_1C73B4E0 -> N_1CB60120 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB60170_P_1C840B50 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB60170_P_1C840B50 -> N_1CB60170 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5FE50_P_1C840D30 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5FE50_P_1C840D30 -> N_1CB5FE50 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5FE50_P_1C8400A0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5FE50_P_1C8400A0 -> N_1CB5FE50 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB60120 -> N_1CB607B0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB60170 -> N_1CB607B0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB5FE50 -> N_1CB60170 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3460B0_p_708_out -> N_1CB5FE50 [label="1", taillabel=<p_708_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3460B0_pop_mi_data -> N_1CB60170 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3460B0_p_712_out -> N_1CB60120 [label="1", taillabel=<p_712_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB607B0 -> case1C3460B0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C346160 {
graph [label="logic1C346160", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346160_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
logic1C346160_wstrb_wrap_buffer_9 [label="wstrb_wrap_buffer_9[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346160_p_677_out [label="p_677_out", shape=house, color="#e4f1b2"];
}
N_1CB603F0 [label="N_1CB603F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_677_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_677_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346160_p_948_in -> N_1CB603F0 [label="1", taillabel=<p_948_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C346160_wstrb_wrap_buffer_9 -> N_1CB603F0 [label="1", taillabel=<wstrb_wrap_buffer_9>, headlabel=<A>, headlabel=<#0:1>];
N_1CB603F0 -> logic1C346160_p_677_out [label="1", taillabel=<out[p_677_out]>, headlabel=<p_677_out>, headlabel=<#0:1>];
}
digraph logic1C346210 {
graph [label="logic1C346210", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346210_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic1C346210_current_word_idx_2 [label="current_word_idx_2[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346210_p_678_out [label="p_678_out", shape=house, color="#e4f1b2"];
}
N_1CB60260 [label="N_1CB60260\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_678_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_678_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346210_p_0_in62_in -> N_1CB60260 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C346210_current_word_idx_2 -> N_1CB60260 [label="1", taillabel=<current_word_idx_2>, headlabel=<A>, headlabel=<#0:1>];
N_1CB60260 -> logic1C346210_p_678_out [label="1", taillabel=<out[p_678_out]>, headlabel=<p_678_out>, headlabel=<#0:1>];
}
digraph logic1C3462C0 {
graph [label="logic1C3462C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3462C0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C3462C0_p_678_out [label="p_678_out", shape=invhouse, color="#e4f1b2"];
logic1C3462C0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1C3462C0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3462C0_p_681_out [label="p_681_out", shape=house, color="#e4f1b2"];
}
N_1CB60710 [label="N_1CB60710\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_681_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_681_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB606C0 [label="N_1CB606C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_84_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_84_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB606C0 -> N_1CB60710 [label="1", taillabel=<out[p_84_out]>, headlabel=<P_1C83FFB0>, headlabel=<#0:1>];
logic1C3462C0_use_expander_data -> N_1CB606C0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C3462C0_p_678_out -> N_1CB606C0 [label="1", taillabel=<p_678_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C3462C0_p_10_in -> N_1CB60710 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C3462C0_pop_si_data -> N_1CB60710 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1CB60710 -> logic1C3462C0_p_681_out [label="1", taillabel=<out[p_681_out]>, headlabel=<p_681_out>, headlabel=<#0:1>];
}
digraph case1C346370 {
graph [label="case1C346370", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C346370_p_677_out [label="p_677_out", shape=invhouse, color="#e4f1b2"];
case1C346370_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C346370_p_681_out [label="p_681_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C346370_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB60D00 [label="N_1CB60D00\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB5FBD0 [label="N_1CB5FBD0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB60A30 [label="N_1CB60A30\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB60D50 [label="N_1CB60D50\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB5FBD0_P_1C83F9E0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB5FBD0_P_1C83F9E0 -> N_1CB5FBD0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB60D00_P_1C83F650 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB60D00_P_1C83F650 -> N_1CB60D00 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB60D00_P_1C83F800 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB60D00_P_1C83F800 -> N_1CB60D00 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB60D50_P_1C83F5F0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB60D50_P_1C83F5F0 -> N_1CB60D50 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB60A30_P_1C83E9F0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB60A30_P_1C83E9F0 -> N_1CB60A30 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB60A30_P_1C83EA80 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB60A30_P_1C83EA80 -> N_1CB60A30 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB60D00 -> N_1CB5FBD0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB60D50 -> N_1CB5FBD0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB60A30 -> N_1CB60D50 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C346370_p_677_out -> N_1CB60A30 [label="1", taillabel=<p_677_out>, headlabel=<in>, headlabel=<#0:1>];
case1C346370_pop_mi_data -> N_1CB60D50 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C346370_p_681_out -> N_1CB60D00 [label="1", taillabel=<p_681_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB5FBD0 -> case1C346370_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C346420 {
graph [label="logic1C346420", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346420_wstrb_wrap_buffer_10 [label="wstrb_wrap_buffer_10[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C346420_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346420_p_648_out [label="p_648_out", shape=house, color="#e4f1b2"];
}
N_1CB5F810 [label="N_1CB5F810\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_648_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_648_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346420_wstrb_wrap_buffer_10 -> N_1CB5F810 [label="1", taillabel=<wstrb_wrap_buffer_10>, headlabel=<B>, headlabel=<#0:1>];
logic1C346420_p_948_in -> N_1CB5F810 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5F810 -> logic1C346420_p_648_out [label="1", taillabel=<out[p_648_out]>, headlabel=<p_648_out>, headlabel=<#0:1>];
}
digraph logic1C3464D0 {
graph [label="logic1C3464D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3464D0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic1C3464D0_current_word_idx_2 [label="current_word_idx_2[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3464D0_p_649_out [label="p_649_out", shape=house, color="#e4f1b2"];
}
N_1CB5F680 [label="N_1CB5F680\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_649_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_649_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3464D0_p_0_in32_in -> N_1CB5F680 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C3464D0_current_word_idx_2 -> N_1CB5F680 [label="1", taillabel=<current_word_idx_2>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5F680 -> logic1C3464D0_p_649_out [label="1", taillabel=<out[p_649_out]>, headlabel=<p_649_out>, headlabel=<#0:1>];
}
digraph logic1C346580 {
graph [label="logic1C346580", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346580_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C346580_p_649_out [label="p_649_out", shape=invhouse, color="#e4f1b2"];
logic1C346580_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C346580_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346580_p_652_out [label="p_652_out", shape=house, color="#e4f1b2"];
}
N_1CB61390 [label="N_1CB61390\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_652_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_652_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB5EA50 [label="N_1CB5EA50\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_80_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_80_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB5EA50 -> N_1CB61390 [label="1", taillabel=<out[p_80_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C346580_use_expander_data -> N_1CB5EA50 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C346580_p_649_out -> N_1CB5EA50 [label="1", taillabel=<p_649_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C346580_pop_si_data -> N_1CB61390 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C83F1D0>, headlabel=<#0:1>];
logic1C346580_p_10_in -> N_1CB61390 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CB61390 -> logic1C346580_p_652_out [label="1", taillabel=<out[p_652_out]>, headlabel=<p_652_out>, headlabel=<#0:1>];
}
digraph case1C346630 {
graph [label="case1C346630", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C346630_p_648_out [label="p_648_out", shape=invhouse, color="#e4f1b2"];
case1C346630_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C346630_p_652_out [label="p_652_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C346630_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB5E820 [label="N_1CB5E820\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB617F0 [label="N_1CB617F0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB61890 [label="N_1CB61890\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB614D0 [label="N_1CB614D0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB617F0_P_1C841C90 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB617F0_P_1C841C90 -> N_1CB617F0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5E820_P_1C841990 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5E820_P_1C841990 -> N_1CB5E820 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5E820_P_1C841A50 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5E820_P_1C841A50 -> N_1CB5E820 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB614D0_P_1C841BA0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB614D0_P_1C841BA0 -> N_1CB614D0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB61890_P_1C83E2D0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB61890_P_1C83E2D0 -> N_1CB61890 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB61890_P_1C83E300 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB61890_P_1C83E300 -> N_1CB61890 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB5E820 -> N_1CB617F0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB614D0 -> N_1CB617F0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB61890 -> N_1CB614D0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C346630_p_648_out -> N_1CB61890 [label="1", taillabel=<p_648_out>, headlabel=<in>, headlabel=<#0:1>];
case1C346630_pop_mi_data -> N_1CB614D0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C346630_p_652_out -> N_1CB5E820 [label="1", taillabel=<p_652_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB617F0 -> case1C346630_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3466E0 {
graph [label="logic1C3466E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3466E0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
logic1C3466E0_wstrb_wrap_buffer_11 [label="wstrb_wrap_buffer_11[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3466E0_p_619_out [label="p_619_out", shape=house, color="#e4f1b2"];
}
N_1CB61750 [label="N_1CB61750\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_619_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_619_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3466E0_p_948_in -> N_1CB61750 [label="1", taillabel=<p_948_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C3466E0_wstrb_wrap_buffer_11 -> N_1CB61750 [label="1", taillabel=<wstrb_wrap_buffer_11>, headlabel=<A>, headlabel=<#0:1>];
N_1CB61750 -> logic1C3466E0_p_619_out [label="1", taillabel=<out[p_619_out]>, headlabel=<p_619_out>, headlabel=<#0:1>];
}
digraph logic1C346790 {
graph [label="logic1C346790", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346790_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1C346790_current_word_idx_2 [label="current_word_idx_2[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346790_p_620_out [label="p_620_out", shape=house, color="#e4f1b2"];
}
N_1CB5E140 [label="N_1CB5E140\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_620_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_620_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346790_p_0_in -> N_1CB5E140 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C346790_current_word_idx_2 -> N_1CB5E140 [label="1", taillabel=<current_word_idx_2>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5E140 -> logic1C346790_p_620_out [label="1", taillabel=<out[p_620_out]>, headlabel=<p_620_out>, headlabel=<#0:1>];
}
digraph logic1C346840 {
graph [label="logic1C346840", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346840_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C346840_p_620_out [label="p_620_out", shape=invhouse, color="#e4f1b2"];
logic1C346840_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1C346840_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346840_p_623_out [label="p_623_out", shape=house, color="#e4f1b2"];
}
N_1CB5EF50 [label="N_1CB5EF50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_623_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_623_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB618E0 [label="N_1CB618E0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_76_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_76_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB618E0 -> N_1CB5EF50 [label="1", taillabel=<out[p_76_out]>, headlabel=<P_1D956EB0>, headlabel=<#0:1>];
logic1C346840_use_expander_data -> N_1CB618E0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C346840_p_620_out -> N_1CB618E0 [label="1", taillabel=<p_620_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C346840_p_10_in -> N_1CB5EF50 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C346840_pop_si_data -> N_1CB5EF50 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5EF50 -> logic1C346840_p_623_out [label="1", taillabel=<out[p_623_out]>, headlabel=<p_623_out>, headlabel=<#0:1>];
}
digraph case1C3468F0 {
graph [label="case1C3468F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3468F0_p_619_out [label="p_619_out", shape=invhouse, color="#e4f1b2"];
case1C3468F0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3468F0_p_623_out [label="p_623_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3468F0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB5E2D0 [label="N_1CB5E2D0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB5E1E0 [label="N_1CB5E1E0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB5EC30 [label="N_1CB5EC30\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB61AC0 [label="N_1CB61AC0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB5E1E0_P_1D955170 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB5E1E0_P_1D955170 -> N_1CB5E1E0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5E2D0_P_1D955500 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5E2D0_P_1D955500 -> N_1CB5E2D0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5E2D0_P_1D9540F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5E2D0_P_1D9540F0 -> N_1CB5E2D0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB61AC0_P_1D9542A0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB61AC0_P_1D9542A0 -> N_1CB61AC0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB5EC30_P_1D956D30 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB5EC30_P_1D956D30 -> N_1CB5EC30 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB5EC30_P_1D956AF0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB5EC30_P_1D956AF0 -> N_1CB5EC30 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB5E2D0 -> N_1CB5E1E0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB61AC0 -> N_1CB5E1E0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB5EC30 -> N_1CB61AC0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3468F0_p_619_out -> N_1CB5EC30 [label="1", taillabel=<p_619_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3468F0_pop_mi_data -> N_1CB61AC0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3468F0_p_623_out -> N_1CB5E2D0 [label="1", taillabel=<p_623_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB5E1E0 -> case1C3468F0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3469A0 {
graph [label="logic1C3469A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3469A0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
logic1C3469A0_wstrb_wrap_buffer_12 [label="wstrb_wrap_buffer_12[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3469A0_p_590_out [label="p_590_out", shape=house, color="#e4f1b2"];
}
N_1CB5F3B0 [label="N_1CB5F3B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_590_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_590_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3469A0_p_948_in -> N_1CB5F3B0 [label="1", taillabel=<p_948_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C3469A0_wstrb_wrap_buffer_12 -> N_1CB5F3B0 [label="1", taillabel=<wstrb_wrap_buffer_12>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5F3B0 -> logic1C3469A0_p_590_out [label="1", taillabel=<out[p_590_out]>, headlabel=<p_590_out>, headlabel=<#0:1>];
}
digraph logic1C346A50 {
graph [label="logic1C346A50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346A50_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C346A50_current_word_idx_3 [label="current_word_idx_3[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346A50_p_591_out [label="p_591_out", shape=house, color="#e4f1b2"];
}
N_1CB5E730 [label="N_1CB5E730\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_591_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_591_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346A50_S_AXI_WSTRB -> N_1CB5E730 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<B>, headlabel=<#0:1>];
logic1C346A50_current_word_idx_3 -> N_1CB5E730 [label="1", taillabel=<current_word_idx_3>, headlabel=<A>, headlabel=<#0:1>];
N_1CB5E730 -> logic1C346A50_p_591_out [label="1", taillabel=<out[p_591_out]>, headlabel=<p_591_out>, headlabel=<#0:1>];
}
digraph logic1C346B00 {
graph [label="logic1C346B00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346B00_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C346B00_p_591_out [label="p_591_out", shape=invhouse, color="#e4f1b2"];
logic1C346B00_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C346B00_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346B00_p_594_out [label="p_594_out", shape=house, color="#e4f1b2"];
}
N_1CB5F450 [label="N_1CB5F450\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_594_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_594_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB60A80 [label="N_1CB60A80\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_73_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_73_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB60A80 -> N_1CB5F450 [label="1", taillabel=<out[p_73_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C346B00_use_expander_data -> N_1CB60A80 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C346B00_p_591_out -> N_1CB60A80 [label="1", taillabel=<p_591_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C346B00_pop_si_data -> N_1CB5F450 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D956280>, headlabel=<#0:1>];
logic1C346B00_p_10_in -> N_1CB5F450 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CB5F450 -> logic1C346B00_p_594_out [label="1", taillabel=<out[p_594_out]>, headlabel=<p_594_out>, headlabel=<#0:1>];
}
digraph case1C346BB0 {
graph [label="case1C346BB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C346BB0_p_590_out [label="p_590_out", shape=invhouse, color="#e4f1b2"];
case1C346BB0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C346BB0_p_594_out [label="p_594_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C346BB0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB9E800 [label="N_1CB9E800\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x642579706f637401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB5E000 [label="N_1CB5E000\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB9DAE0 [label="N_1CB9DAE0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB9E9E0 [label="N_1CB9E9E0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB5E000_P_1D954780 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB5E000_P_1D954780 -> N_1CB5E000 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB9E800_P_1D956130 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB9E800_P_1D956130 -> N_1CB9E800 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB9E800_P_1D957B70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB9E800_P_1D957B70 -> N_1CB9E800 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB9E9E0_P_1D957B40 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB9E9E0_P_1D957B40 -> N_1CB9E9E0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB9DAE0_P_1A3086A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB9DAE0_P_1A3086A0 -> N_1CB9DAE0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB9DAE0_P_1A3063F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB9DAE0_P_1A3063F0 -> N_1CB9DAE0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB9E800 -> N_1CB5E000 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB9E9E0 -> N_1CB5E000 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CB9DAE0 -> N_1CB9E9E0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C346BB0_p_590_out -> N_1CB9DAE0 [label="1", taillabel=<p_590_out>, headlabel=<in>, headlabel=<#0:1>];
case1C346BB0_pop_mi_data -> N_1CB9E9E0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C346BB0_p_594_out -> N_1CB9E800 [label="1", taillabel=<p_594_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB5E000 -> case1C346BB0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C346C60 {
graph [label="logic1C346C60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346C60_wstrb_wrap_buffer_13 [label="wstrb_wrap_buffer_13[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C346C60_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346C60_p_559_out [label="p_559_out", shape=house, color="#e4f1b2"];
}
N_1CB9F3E0 [label="N_1CB9F3E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_559_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_559_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346C60_wstrb_wrap_buffer_13 -> N_1CB9F3E0 [label="1", taillabel=<wstrb_wrap_buffer_13>, headlabel=<B>, headlabel=<#0:1>];
logic1C346C60_p_948_in -> N_1CB9F3E0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB9F3E0 -> logic1C346C60_p_559_out [label="1", taillabel=<out[p_559_out]>, headlabel=<p_559_out>, headlabel=<#0:1>];
}
digraph logic1C346D10 {
graph [label="logic1C346D10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346D10_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
logic1C346D10_current_word_idx_3 [label="current_word_idx_3[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346D10_p_560_out [label="p_560_out", shape=house, color="#e4f1b2"];
}
N_1CB9DD10 [label="N_1CB9DD10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_560_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_560_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346D10_p_0_in62_in -> N_1CB9DD10 [label="1", taillabel=<p_0_in62_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C346D10_current_word_idx_3 -> N_1CB9DD10 [label="1", taillabel=<current_word_idx_3>, headlabel=<A>, headlabel=<#0:1>];
N_1CB9DD10 -> logic1C346D10_p_560_out [label="1", taillabel=<out[p_560_out]>, headlabel=<p_560_out>, headlabel=<#0:1>];
}
digraph logic1C346DC0 {
graph [label="logic1C346DC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346DC0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C346DC0_p_560_out [label="p_560_out", shape=invhouse, color="#e4f1b2"];
logic1C346DC0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C346DC0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346DC0_p_563_out [label="p_563_out", shape=house, color="#e4f1b2"];
}
N_1CB9D220 [label="N_1CB9D220\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_563_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_563_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17831E00 [label="N_17831E00\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_69_out70_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_69_out70_out ]\n\n#0:1\n", color="#bbebff"];
N_17831E00 -> N_1CB9D220 [label="1", taillabel=<out[p_69_out70_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C346DC0_use_expander_data -> N_17831E00 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C346DC0_p_560_out -> N_17831E00 [label="1", taillabel=<p_560_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C346DC0_pop_si_data -> N_1CB9D220 [label="1", taillabel=<pop_si_data>, headlabel=<P_1A306CC0>, headlabel=<#0:1>];
logic1C346DC0_p_10_in -> N_1CB9D220 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CB9D220 -> logic1C346DC0_p_563_out [label="1", taillabel=<out[p_563_out]>, headlabel=<p_563_out>, headlabel=<#0:1>];
}
digraph case1C346E70 {
graph [label="case1C346E70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C346E70_p_559_out [label="p_559_out", shape=invhouse, color="#e4f1b2"];
case1C346E70_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C346E70_p_563_out [label="p_563_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C346E70_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17832FD0 [label="N_17832FD0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x2800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17833020 [label="N_17833020\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17832E90 [label="N_17832E90\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17832F80 [label="N_17832F80\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17833020_P_1A3071D0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17833020_P_1A3071D0 -> N_17833020 [label="2", headlabel=<1>, headlabel=<1>];
N_17832FD0_P_1A309360 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17832FD0_P_1A309360 -> N_17832FD0 [label="1", headlabel=<1>, headlabel=<1>];
N_17832FD0_P_1A309390 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17832FD0_P_1A309390 -> N_17832FD0 [label="1", headlabel=<0>, headlabel=<0>];
N_17832F80_P_1A307230 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17832F80_P_1A307230 -> N_17832F80 [label="2", headlabel=<1>, headlabel=<1>];
N_17832E90_P_1A307E60 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17832E90_P_1A307E60 -> N_17832E90 [label="1", headlabel=<1>, headlabel=<1>];
N_17832E90_P_1A309570 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17832E90_P_1A309570 -> N_17832E90 [label="1", headlabel=<0>, headlabel=<0>];
N_17832FD0 -> N_17833020 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_17832F80 -> N_17833020 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_17832E90 -> N_17832F80 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C346E70_p_559_out -> N_17832E90 [label="1", taillabel=<p_559_out>, headlabel=<in>, headlabel=<#0:1>];
case1C346E70_pop_mi_data -> N_17832F80 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C346E70_p_563_out -> N_17832FD0 [label="1", taillabel=<p_563_out>, headlabel=<in>, headlabel=<#0:1>];
N_17833020 -> case1C346E70_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C346F20 {
graph [label="logic1C346F20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346F20_wstrb_wrap_buffer_14 [label="wstrb_wrap_buffer_14[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C346F20_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346F20_p_530_out [label="p_530_out", shape=house, color="#e4f1b2"];
}
N_17832CB0 [label="N_17832CB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_530_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_530_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346F20_wstrb_wrap_buffer_14 -> N_17832CB0 [label="1", taillabel=<wstrb_wrap_buffer_14>, headlabel=<B>, headlabel=<#0:1>];
logic1C346F20_p_948_in -> N_17832CB0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_17832CB0 -> logic1C346F20_p_530_out [label="1", taillabel=<out[p_530_out]>, headlabel=<p_530_out>, headlabel=<#0:1>];
}
digraph logic1C346FD0 {
graph [label="logic1C346FD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C346FD0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
logic1C346FD0_current_word_idx_3 [label="current_word_idx_3[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C346FD0_p_531_out [label="p_531_out", shape=house, color="#e4f1b2"];
}
N_178329E0 [label="N_178329E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_531_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_531_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C346FD0_p_0_in32_in -> N_178329E0 [label="1", taillabel=<p_0_in32_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C346FD0_current_word_idx_3 -> N_178329E0 [label="1", taillabel=<current_word_idx_3>, headlabel=<A>, headlabel=<#0:1>];
N_178329E0 -> logic1C346FD0_p_531_out [label="1", taillabel=<out[p_531_out]>, headlabel=<p_531_out>, headlabel=<#0:1>];
}
digraph logic1C347080 {
graph [label="logic1C347080", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347080_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C347080_p_531_out [label="p_531_out", shape=invhouse, color="#e4f1b2"];
logic1C347080_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C347080_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347080_p_534_out [label="p_534_out", shape=house, color="#e4f1b2"];
}
N_17832580 [label="N_17832580\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_534_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_534_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178324E0 [label="N_178324E0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_65_out66_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_65_out66_out ]\n\n#0:1\n", color="#bbebff"];
N_178324E0 -> N_17832580 [label="1", taillabel=<out[p_65_out66_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C347080_use_expander_data -> N_178324E0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C347080_p_531_out -> N_178324E0 [label="1", taillabel=<p_531_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C347080_pop_si_data -> N_17832580 [label="1", taillabel=<pop_si_data>, headlabel=<P_1A306630>, headlabel=<#0:1>];
logic1C347080_p_10_in -> N_17832580 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_17832580 -> logic1C347080_p_534_out [label="1", taillabel=<out[p_534_out]>, headlabel=<p_534_out>, headlabel=<#0:1>];
}
digraph case1C347130 {
graph [label="case1C347130", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C347130_p_530_out [label="p_530_out", shape=invhouse, color="#e4f1b2"];
case1C347130_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C347130_p_534_out [label="p_534_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C347130_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_178320D0 [label="N_178320D0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17832120 [label="N_17832120\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17832030 [label="N_17832030\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17832080 [label="N_17832080\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17832120_P_1A308760 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17832120_P_1A308760 -> N_17832120 [label="2", headlabel=<1>, headlabel=<1>];
N_178320D0_P_1A308520 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178320D0_P_1A308520 -> N_178320D0 [label="1", headlabel=<1>, headlabel=<1>];
N_178320D0_P_1A3061E0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178320D0_P_1A3061E0 -> N_178320D0 [label="1", headlabel=<0>, headlabel=<0>];
N_17832080_P_1A308730 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17832080_P_1A308730 -> N_17832080 [label="2", headlabel=<1>, headlabel=<1>];
N_17832030_P_1A3083A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17832030_P_1A3083A0 -> N_17832030 [label="1", headlabel=<1>, headlabel=<1>];
N_17832030_P_1A308C70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17832030_P_1A308C70 -> N_17832030 [label="1", headlabel=<0>, headlabel=<0>];
N_178320D0 -> N_17832120 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_17832080 -> N_17832120 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_17832030 -> N_17832080 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C347130_p_530_out -> N_17832030 [label="1", taillabel=<p_530_out>, headlabel=<in>, headlabel=<#0:1>];
case1C347130_pop_mi_data -> N_17832080 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C347130_p_534_out -> N_178320D0 [label="1", taillabel=<p_534_out>, headlabel=<in>, headlabel=<#0:1>];
N_17832120 -> case1C347130_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3471E0 {
graph [label="logic1C3471E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3471E0_wstrb_wrap_buffer_15 [label="wstrb_wrap_buffer_15[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3471E0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3471E0_p_501_out [label="p_501_out", shape=house, color="#e4f1b2"];
}
N_17833840 [label="N_17833840\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_501_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_501_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3471E0_wstrb_wrap_buffer_15 -> N_17833840 [label="1", taillabel=<wstrb_wrap_buffer_15>, headlabel=<B>, headlabel=<#0:1>];
logic1C3471E0_p_948_in -> N_17833840 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_17833840 -> logic1C3471E0_p_501_out [label="1", taillabel=<out[p_501_out]>, headlabel=<p_501_out>, headlabel=<#0:1>];
}
digraph logic1C347290 {
graph [label="logic1C347290", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347290_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1C347290_current_word_idx_3 [label="current_word_idx_3[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347290_p_502_out [label="p_502_out", shape=house, color="#e4f1b2"];
}
N_17831F40 [label="N_17831F40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_502_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_502_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347290_p_0_in -> N_17831F40 [label="1", taillabel=<p_0_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C347290_current_word_idx_3 -> N_17831F40 [label="1", taillabel=<current_word_idx_3>, headlabel=<A>, headlabel=<#0:1>];
N_17831F40 -> logic1C347290_p_502_out [label="1", taillabel=<out[p_502_out]>, headlabel=<p_502_out>, headlabel=<#0:1>];
}
digraph logic1C347340 {
graph [label="logic1C347340", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347340_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C347340_p_502_out [label="p_502_out", shape=invhouse, color="#e4f1b2"];
logic1C347340_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1C347340_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347340_p_505_out [label="p_505_out", shape=house, color="#e4f1b2"];
}
N_178310E0 [label="N_178310E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_505_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_505_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17830D70 [label="N_17830D70\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_62_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_62_out ]\n\n#0:1\n", color="#bbebff"];
N_17830D70 -> N_178310E0 [label="1", taillabel=<out[p_62_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C347340_use_expander_data -> N_17830D70 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C347340_p_502_out -> N_17830D70 [label="1", taillabel=<p_502_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C347340_p_10_in -> N_178310E0 [label="1", taillabel=<p_10_in>, headlabel=<P_1B7F81E0>, headlabel=<#0:1>];
logic1C347340_pop_si_data -> N_178310E0 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
N_178310E0 -> logic1C347340_p_505_out [label="1", taillabel=<out[p_505_out]>, headlabel=<p_505_out>, headlabel=<#0:1>];
}
digraph case1C3473F0 {
graph [label="case1C3473F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3473F0_p_501_out [label="p_501_out", shape=invhouse, color="#e4f1b2"];
case1C3473F0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3473F0_p_505_out [label="p_505_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3473F0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17831040 [label="N_17831040\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17830FF0 [label="N_17830FF0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_178314A0 [label="N_178314A0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17831090 [label="N_17831090\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17830FF0_P_1B7FB600 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17830FF0_P_1B7FB600 -> N_17830FF0 [label="2", headlabel=<1>, headlabel=<1>];
N_17831040_P_1B7F9B30 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17831040_P_1B7F9B30 -> N_17831040 [label="1", headlabel=<1>, headlabel=<1>];
N_17831040_P_1B7F9500 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17831040_P_1B7F9500 -> N_17831040 [label="1", headlabel=<0>, headlabel=<0>];
N_17831090_P_1B7FB930 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17831090_P_1B7FB930 -> N_17831090 [label="2", headlabel=<1>, headlabel=<1>];
N_178314A0_P_1B7FAD90 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178314A0_P_1B7FAD90 -> N_178314A0 [label="1", headlabel=<1>, headlabel=<1>];
N_178314A0_P_1B7F8480 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178314A0_P_1B7F8480 -> N_178314A0 [label="1", headlabel=<0>, headlabel=<0>];
N_17831040 -> N_17830FF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_17831090 -> N_17830FF0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_178314A0 -> N_17831090 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3473F0_p_501_out -> N_178314A0 [label="1", taillabel=<p_501_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3473F0_pop_mi_data -> N_17831090 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3473F0_p_505_out -> N_17831040 [label="1", taillabel=<p_505_out>, headlabel=<in>, headlabel=<#0:1>];
N_17830FF0 -> case1C3473F0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3474A0 {
graph [label="logic1C3474A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3474A0_wstrb_wrap_buffer_16 [label="wstrb_wrap_buffer_16[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3474A0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3474A0_p_472_out [label="p_472_out", shape=house, color="#e4f1b2"];
}
N_17831220 [label="N_17831220\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_472_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_472_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3474A0_wstrb_wrap_buffer_16 -> N_17831220 [label="1", taillabel=<wstrb_wrap_buffer_16>, headlabel=<B>, headlabel=<#0:1>];
logic1C3474A0_p_948_in -> N_17831220 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_17831220 -> logic1C3474A0_p_472_out [label="1", taillabel=<out[p_472_out]>, headlabel=<p_472_out>, headlabel=<#0:1>];
}
digraph logic1C347550 {
graph [label="logic1C347550", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347550_current_word_idx_4 [label="current_word_idx_4[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347550_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347550_p_473_out [label="p_473_out", shape=house, color="#e4f1b2"];
}
N_17831360 [label="N_17831360\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_473_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_473_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347550_current_word_idx_4 -> N_17831360 [label="1", taillabel=<current_word_idx_4>, headlabel=<B>, headlabel=<#0:1>];
logic1C347550_S_AXI_WSTRB -> N_17831360 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_17831360 -> logic1C347550_p_473_out [label="1", taillabel=<out[p_473_out]>, headlabel=<p_473_out>, headlabel=<#0:1>];
}
digraph logic1C347600 {
graph [label="logic1C347600", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347600_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C347600_p_473_out [label="p_473_out", shape=invhouse, color="#e4f1b2"];
logic1C347600_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C347600_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347600_p_476_out [label="p_476_out", shape=house, color="#e4f1b2"];
}
N_17830AA0 [label="N_17830AA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_476_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_476_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17830820 [label="N_17830820\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_58_out59_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_58_out59_out ]\n\n#0:1\n", color="#bbebff"];
N_17830820 -> N_17830AA0 [label="1", taillabel=<out[p_58_out59_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C347600_use_expander_data -> N_17830820 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C347600_p_473_out -> N_17830820 [label="1", taillabel=<p_473_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C347600_pop_si_data -> N_17830AA0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1B7F9EC0>, headlabel=<#0:1>];
logic1C347600_p_10_in -> N_17830AA0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_17830AA0 -> logic1C347600_p_476_out [label="1", taillabel=<out[p_476_out]>, headlabel=<p_476_out>, headlabel=<#0:1>];
}
digraph case1C3476B0 {
graph [label="case1C3476B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3476B0_p_472_out [label="p_472_out", shape=invhouse, color="#e4f1b2"];
case1C3476B0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3476B0_p_476_out [label="p_476_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3476B0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17830640 [label="N_17830640\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17830780 [label="N_17830780\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_178305F0 [label="N_178305F0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178306E0 [label="N_178306E0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17830780_P_1B7FAEE0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17830780_P_1B7FAEE0 -> N_17830780 [label="2", headlabel=<1>, headlabel=<1>];
N_17830640_P_1B7FB090 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17830640_P_1B7FB090 -> N_17830640 [label="1", headlabel=<1>, headlabel=<1>];
N_17830640_P_1B7FABB0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17830640_P_1B7FABB0 -> N_17830640 [label="1", headlabel=<0>, headlabel=<0>];
N_178306E0_P_1B7F8570 [label="2b01", color="#f1f1b2", shape=plaintext];
N_178306E0_P_1B7F8570 -> N_178306E0 [label="2", headlabel=<1>, headlabel=<1>];
N_178305F0_P_1B7F9440 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178305F0_P_1B7F9440 -> N_178305F0 [label="1", headlabel=<1>, headlabel=<1>];
N_178305F0_P_1B7FA490 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178305F0_P_1B7FA490 -> N_178305F0 [label="1", headlabel=<0>, headlabel=<0>];
N_17830640 -> N_17830780 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_178306E0 -> N_17830780 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_178305F0 -> N_178306E0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3476B0_p_472_out -> N_178305F0 [label="1", taillabel=<p_472_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3476B0_pop_mi_data -> N_178306E0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3476B0_p_476_out -> N_17830640 [label="1", taillabel=<p_476_out>, headlabel=<in>, headlabel=<#0:1>];
N_17830780 -> case1C3476B0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C347760 {
graph [label="logic1C347760", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347760_wstrb_wrap_buffer_17 [label="wstrb_wrap_buffer_17[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347760_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347760_p_441_out [label="p_441_out", shape=house, color="#e4f1b2"];
}
N_178300F0 [label="N_178300F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_441_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_441_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347760_wstrb_wrap_buffer_17 -> N_178300F0 [label="1", taillabel=<wstrb_wrap_buffer_17>, headlabel=<B>, headlabel=<#0:1>];
logic1C347760_p_948_in -> N_178300F0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_178300F0 -> logic1C347760_p_441_out [label="1", taillabel=<out[p_441_out]>, headlabel=<p_441_out>, headlabel=<#0:1>];
}
digraph logic1C347810 {
graph [label="logic1C347810", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347810_current_word_idx_4 [label="current_word_idx_4[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347810_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347810_p_442_out [label="p_442_out", shape=house, color="#e4f1b2"];
}
N_17830230 [label="N_17830230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_442_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_442_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347810_current_word_idx_4 -> N_17830230 [label="1", taillabel=<current_word_idx_4>, headlabel=<B>, headlabel=<#0:1>];
logic1C347810_p_0_in62_in -> N_17830230 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_17830230 -> logic1C347810_p_442_out [label="1", taillabel=<out[p_442_out]>, headlabel=<p_442_out>, headlabel=<#0:1>];
}
digraph logic1C3478C0 {
graph [label="logic1C3478C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3478C0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C3478C0_p_442_out [label="p_442_out", shape=invhouse, color="#e4f1b2"];
logic1C3478C0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C3478C0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3478C0_p_445_out [label="p_445_out", shape=house, color="#e4f1b2"];
}
N_178304B0 [label="N_178304B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_445_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_445_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178305A0 [label="N_178305A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_54_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_54_out ]\n\n#0:1\n", color="#bbebff"];
N_178305A0 -> N_178304B0 [label="1", taillabel=<out[p_54_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C3478C0_use_expander_data -> N_178305A0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C3478C0_p_442_out -> N_178305A0 [label="1", taillabel=<p_442_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C3478C0_pop_si_data -> N_178304B0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1B7F8F30>, headlabel=<#0:1>];
logic1C3478C0_p_10_in -> N_178304B0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_178304B0 -> logic1C3478C0_p_445_out [label="1", taillabel=<out[p_445_out]>, headlabel=<p_445_out>, headlabel=<#0:1>];
}
digraph case1C347970 {
graph [label="case1C347970", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C347970_p_441_out [label="p_441_out", shape=invhouse, color="#e4f1b2"];
case1C347970_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C347970_p_445_out [label="p_445_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C347970_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17830C80 [label="N_17830C80\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17830C30 [label="N_17830C30\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17831630 [label="N_17831630\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17831680 [label="N_17831680\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17830C30_P_1CB3F470 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17830C30_P_1CB3F470 -> N_17830C30 [label="2", headlabel=<1>, headlabel=<1>];
N_17830C80_P_1CB3E240 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17830C80_P_1CB3E240 -> N_17830C80 [label="1", headlabel=<1>, headlabel=<1>];
N_17830C80_P_1CB3EDB0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17830C80_P_1CB3EDB0 -> N_17830C80 [label="1", headlabel=<0>, headlabel=<0>];
N_17831680_P_1CB3F590 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17831680_P_1CB3F590 -> N_17831680 [label="2", headlabel=<1>, headlabel=<1>];
N_17831630_P_1CB3F830 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17831630_P_1CB3F830 -> N_17831630 [label="1", headlabel=<1>, headlabel=<1>];
N_17831630_P_1CB3F8C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17831630_P_1CB3F8C0 -> N_17831630 [label="1", headlabel=<0>, headlabel=<0>];
N_17830C80 -> N_17830C30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_17831680 -> N_17830C30 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_17831630 -> N_17831680 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C347970_p_441_out -> N_17831630 [label="1", taillabel=<p_441_out>, headlabel=<in>, headlabel=<#0:1>];
case1C347970_pop_mi_data -> N_17831680 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C347970_p_445_out -> N_17830C80 [label="1", taillabel=<p_445_out>, headlabel=<in>, headlabel=<#0:1>];
N_17830C30 -> case1C347970_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C347A20 {
graph [label="logic1C347A20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347A20_wstrb_wrap_buffer_18 [label="wstrb_wrap_buffer_18[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347A20_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347A20_p_412_out [label="p_412_out", shape=house, color="#e4f1b2"];
}
N_17831810 [label="N_17831810\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_412_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_412_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347A20_wstrb_wrap_buffer_18 -> N_17831810 [label="1", taillabel=<wstrb_wrap_buffer_18>, headlabel=<B>, headlabel=<#0:1>];
logic1C347A20_p_948_in -> N_17831810 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_17831810 -> logic1C347A20_p_412_out [label="1", taillabel=<out[p_412_out]>, headlabel=<p_412_out>, headlabel=<#0:1>];
}
digraph logic1C347AD0 {
graph [label="logic1C347AD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347AD0_current_word_idx_4 [label="current_word_idx_4[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347AD0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347AD0_p_413_out [label="p_413_out", shape=house, color="#e4f1b2"];
}
N_17831860 [label="N_17831860\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_413_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_413_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347AD0_current_word_idx_4 -> N_17831860 [label="1", taillabel=<current_word_idx_4>, headlabel=<B>, headlabel=<#0:1>];
logic1C347AD0_p_0_in32_in -> N_17831860 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_17831860 -> logic1C347AD0_p_413_out [label="1", taillabel=<out[p_413_out]>, headlabel=<p_413_out>, headlabel=<#0:1>];
}
digraph logic1C347B80 {
graph [label="logic1C347B80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347B80_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C347B80_p_413_out [label="p_413_out", shape=invhouse, color="#e4f1b2"];
logic1C347B80_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C347B80_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347B80_p_416_out [label="p_416_out", shape=house, color="#e4f1b2"];
}
N_17831CC0 [label="N_17831CC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_416_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_416_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17831DB0 [label="N_17831DB0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_50_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_50_out ]\n\n#0:1\n", color="#bbebff"];
N_17831DB0 -> N_17831CC0 [label="1", taillabel=<out[p_50_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C347B80_use_expander_data -> N_17831DB0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C347B80_p_413_out -> N_17831DB0 [label="1", taillabel=<p_413_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C347B80_pop_si_data -> N_17831CC0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1CB401C0>, headlabel=<#0:1>];
logic1C347B80_p_10_in -> N_17831CC0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_17831CC0 -> logic1C347B80_p_416_out [label="1", taillabel=<out[p_416_out]>, headlabel=<p_416_out>, headlabel=<#0:1>];
}
digraph case1C347C30 {
graph [label="case1C347C30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C347C30_p_412_out [label="p_412_out", shape=invhouse, color="#e4f1b2"];
case1C347C30_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C347C30_p_416_out [label="p_416_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C347C30_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17833CF0 [label="N_17833CF0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17833D40 [label="N_17833D40\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17833DE0 [label="N_17833DE0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17833CA0 [label="N_17833CA0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17833D40_P_1CB41B70 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17833D40_P_1CB41B70 -> N_17833D40 [label="2", headlabel=<1>, headlabel=<1>];
N_17833CF0_P_1CB41000 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17833CF0_P_1CB41000 -> N_17833CF0 [label="1", headlabel=<1>, headlabel=<1>];
N_17833CF0_P_1CB40E80 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17833CF0_P_1CB40E80 -> N_17833CF0 [label="1", headlabel=<0>, headlabel=<0>];
N_17833CA0_P_1CB40CA0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17833CA0_P_1CB40CA0 -> N_17833CA0 [label="2", headlabel=<1>, headlabel=<1>];
N_17833DE0_P_1CB3E570 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17833DE0_P_1CB3E570 -> N_17833DE0 [label="1", headlabel=<1>, headlabel=<1>];
N_17833DE0_P_1CB3ED20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17833DE0_P_1CB3ED20 -> N_17833DE0 [label="1", headlabel=<0>, headlabel=<0>];
N_17833CF0 -> N_17833D40 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_17833CA0 -> N_17833D40 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_17833DE0 -> N_17833CA0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C347C30_p_412_out -> N_17833DE0 [label="1", taillabel=<p_412_out>, headlabel=<in>, headlabel=<#0:1>];
case1C347C30_pop_mi_data -> N_17833CA0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C347C30_p_416_out -> N_17833CF0 [label="1", taillabel=<p_416_out>, headlabel=<in>, headlabel=<#0:1>];
N_17833D40 -> case1C347C30_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C347CE0 {
graph [label="logic1C347CE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347CE0_wstrb_wrap_buffer_19 [label="wstrb_wrap_buffer_19[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347CE0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347CE0_p_383_out [label="p_383_out", shape=house, color="#e4f1b2"];
}
N_17833C00 [label="N_17833C00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_383_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_383_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347CE0_wstrb_wrap_buffer_19 -> N_17833C00 [label="1", taillabel=<wstrb_wrap_buffer_19>, headlabel=<B>, headlabel=<#0:1>];
logic1C347CE0_p_948_in -> N_17833C00 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_17833C00 -> logic1C347CE0_p_383_out [label="1", taillabel=<out[p_383_out]>, headlabel=<p_383_out>, headlabel=<#0:1>];
}
digraph logic1C347D90 {
graph [label="logic1C347D90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347D90_current_word_idx_4 [label="current_word_idx_4[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347D90_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347D90_p_384_out [label="p_384_out", shape=house, color="#e4f1b2"];
}
N_178339D0 [label="N_178339D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_384_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_384_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347D90_current_word_idx_4 -> N_178339D0 [label="1", taillabel=<current_word_idx_4>, headlabel=<B>, headlabel=<#0:1>];
logic1C347D90_p_0_in -> N_178339D0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_178339D0 -> logic1C347D90_p_384_out [label="1", taillabel=<out[p_384_out]>, headlabel=<p_384_out>, headlabel=<#0:1>];
}
digraph logic1C347E40 {
graph [label="logic1C347E40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347E40_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C347E40_p_384_out [label="p_384_out", shape=invhouse, color="#e4f1b2"];
logic1C347E40_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C347E40_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347E40_p_387_out [label="p_387_out", shape=house, color="#e4f1b2"];
}
N_17833480 [label="N_17833480\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_387_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_387_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178335C0 [label="N_178335C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_46_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_46_out ]\n\n#0:1\n", color="#bbebff"];
N_178335C0 -> N_17833480 [label="1", taillabel=<out[p_46_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C347E40_use_expander_data -> N_178335C0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C347E40_p_384_out -> N_178335C0 [label="1", taillabel=<p_384_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C347E40_pop_si_data -> N_17833480 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C6E5C20>, headlabel=<#0:1>];
logic1C347E40_p_10_in -> N_17833480 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_17833480 -> logic1C347E40_p_387_out [label="1", taillabel=<out[p_387_out]>, headlabel=<p_387_out>, headlabel=<#0:1>];
}
digraph case1C347EF0 {
graph [label="case1C347EF0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C347EF0_p_383_out [label="p_383_out", shape=invhouse, color="#e4f1b2"];
case1C347EF0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C347EF0_p_387_out [label="p_387_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C347EF0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_178F2A30 [label="N_178F2A30\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17833160 [label="N_17833160\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_178F28F0 [label="N_178F28F0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178F2760 [label="N_178F2760\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_17833160_P_1C6E6D00 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17833160_P_1C6E6D00 -> N_17833160 [label="2", headlabel=<1>, headlabel=<1>];
N_178F2A30_P_1C6E5020 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178F2A30_P_1C6E5020 -> N_178F2A30 [label="1", headlabel=<1>, headlabel=<1>];
N_178F2A30_P_1C6E50B0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178F2A30_P_1C6E50B0 -> N_178F2A30 [label="1", headlabel=<0>, headlabel=<0>];
N_178F2760_P_1C6E5350 [label="2b01", color="#f1f1b2", shape=plaintext];
N_178F2760_P_1C6E5350 -> N_178F2760 [label="2", headlabel=<1>, headlabel=<1>];
N_178F28F0_P_1C6E5410 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178F28F0_P_1C6E5410 -> N_178F28F0 [label="1", headlabel=<1>, headlabel=<1>];
N_178F28F0_P_1C6E6340 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178F28F0_P_1C6E6340 -> N_178F28F0 [label="1", headlabel=<0>, headlabel=<0>];
N_178F2A30 -> N_17833160 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_178F2760 -> N_17833160 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_178F28F0 -> N_178F2760 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C347EF0_p_383_out -> N_178F28F0 [label="1", taillabel=<p_383_out>, headlabel=<in>, headlabel=<#0:1>];
case1C347EF0_pop_mi_data -> N_178F2760 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C347EF0_p_387_out -> N_178F2A30 [label="1", taillabel=<p_387_out>, headlabel=<in>, headlabel=<#0:1>];
N_17833160 -> case1C347EF0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C347FA0 {
graph [label="logic1C347FA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C347FA0_wstrb_wrap_buffer_20 [label="wstrb_wrap_buffer_20[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C347FA0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C347FA0_p_354_out [label="p_354_out", shape=house, color="#e4f1b2"];
}
N_178F1EA0 [label="N_178F1EA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_354_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_354_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C347FA0_wstrb_wrap_buffer_20 -> N_178F1EA0 [label="1", taillabel=<wstrb_wrap_buffer_20>, headlabel=<B>, headlabel=<#0:1>];
logic1C347FA0_p_948_in -> N_178F1EA0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_178F1EA0 -> logic1C347FA0_p_354_out [label="1", taillabel=<out[p_354_out]>, headlabel=<p_354_out>, headlabel=<#0:1>];
}
digraph logic1C348050 {
graph [label="logic1C348050", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348050_current_word_idx_5 [label="current_word_idx_5[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348050_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348050_p_355_out [label="p_355_out", shape=house, color="#e4f1b2"];
}
N_178F1A90 [label="N_178F1A90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_355_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_355_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348050_current_word_idx_5 -> N_178F1A90 [label="1", taillabel=<current_word_idx_5>, headlabel=<B>, headlabel=<#0:1>];
logic1C348050_S_AXI_WSTRB -> N_178F1A90 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_178F1A90 -> logic1C348050_p_355_out [label="1", taillabel=<out[p_355_out]>, headlabel=<p_355_out>, headlabel=<#0:1>];
}
digraph logic1C348100 {
graph [label="logic1C348100", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348100_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C348100_p_355_out [label="p_355_out", shape=invhouse, color="#e4f1b2"];
logic1C348100_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C348100_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348100_p_358_out [label="p_358_out", shape=house, color="#e4f1b2"];
}
N_178F1860 [label="N_178F1860\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_358_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_358_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178F1220 [label="N_178F1220\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_43_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_43_out ]\n\n#0:1\n", color="#bbebff"];
N_178F1220 -> N_178F1860 [label="1", taillabel=<out[p_43_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C348100_use_expander_data -> N_178F1220 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C348100_p_355_out -> N_178F1220 [label="1", taillabel=<p_355_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C348100_pop_si_data -> N_178F1860 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C6E7D50>, headlabel=<#0:1>];
logic1C348100_p_10_in -> N_178F1860 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_178F1860 -> logic1C348100_p_358_out [label="1", taillabel=<out[p_358_out]>, headlabel=<p_358_out>, headlabel=<#0:1>];
}
digraph case1C3481B0 {
graph [label="case1C3481B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3481B0_p_354_out [label="p_354_out", shape=invhouse, color="#e4f1b2"];
case1C3481B0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3481B0_p_358_out [label="p_358_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3481B0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_178F12C0 [label="N_178F12C0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178F1270 [label="N_178F1270\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_178F0C30 [label="N_178F0C30\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178F0D20 [label="N_178F0D20\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_178F1270_P_1C6E6A00 [label="2b01", color="#f1f1b2", shape=plaintext];
N_178F1270_P_1C6E6A00 -> N_178F1270 [label="2", headlabel=<1>, headlabel=<1>];
N_178F12C0_P_1C6E6BB0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178F12C0_P_1C6E6BB0 -> N_178F12C0 [label="1", headlabel=<1>, headlabel=<1>];
N_178F12C0_P_1C6E69D0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178F12C0_P_1C6E69D0 -> N_178F12C0 [label="1", headlabel=<0>, headlabel=<0>];
N_178F0D20_P_1C6E7900 [label="2b01", color="#f1f1b2", shape=plaintext];
N_178F0D20_P_1C6E7900 -> N_178F0D20 [label="2", headlabel=<1>, headlabel=<1>];
N_178F0C30_P_18C97920 [label="1b1", color="#f1f1b2", shape=plaintext];
N_178F0C30_P_18C97920 -> N_178F0C30 [label="1", headlabel=<1>, headlabel=<1>];
N_178F0C30_P_18C996F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_178F0C30_P_18C996F0 -> N_178F0C30 [label="1", headlabel=<0>, headlabel=<0>];
N_178F12C0 -> N_178F1270 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_178F0D20 -> N_178F1270 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_178F0C30 -> N_178F0D20 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3481B0_p_354_out -> N_178F0C30 [label="1", taillabel=<p_354_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3481B0_pop_mi_data -> N_178F0D20 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3481B0_p_358_out -> N_178F12C0 [label="1", taillabel=<p_358_out>, headlabel=<in>, headlabel=<#0:1>];
N_178F1270 -> case1C3481B0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C348260 {
graph [label="logic1C348260", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348260_wstrb_wrap_buffer_21 [label="wstrb_wrap_buffer_21[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348260_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348260_p_323_out [label="p_323_out", shape=house, color="#e4f1b2"];
}
N_178F0D70 [label="N_178F0D70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_323_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_323_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348260_wstrb_wrap_buffer_21 -> N_178F0D70 [label="1", taillabel=<wstrb_wrap_buffer_21>, headlabel=<B>, headlabel=<#0:1>];
logic1C348260_p_948_in -> N_178F0D70 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_178F0D70 -> logic1C348260_p_323_out [label="1", taillabel=<out[p_323_out]>, headlabel=<p_323_out>, headlabel=<#0:1>];
}
digraph logic1C348310 {
graph [label="logic1C348310", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348310_current_word_idx_5 [label="current_word_idx_5[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348310_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348310_p_324_out [label="p_324_out", shape=house, color="#e4f1b2"];
}
N_178F0B40 [label="N_178F0B40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_324_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_324_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348310_current_word_idx_5 -> N_178F0B40 [label="1", taillabel=<current_word_idx_5>, headlabel=<B>, headlabel=<#0:1>];
logic1C348310_p_0_in62_in -> N_178F0B40 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_178F0B40 -> logic1C348310_p_324_out [label="1", taillabel=<out[p_324_out]>, headlabel=<p_324_out>, headlabel=<#0:1>];
}
digraph logic1C3483C0 {
graph [label="logic1C3483C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3483C0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C3483C0_p_324_out [label="p_324_out", shape=invhouse, color="#e4f1b2"];
logic1C3483C0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C3483C0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3483C0_p_327_out [label="p_327_out", shape=house, color="#e4f1b2"];
}
N_5C8B4A0 [label="N_5C8B4A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_327_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_327_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_5C8B180 [label="N_5C8B180\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_39_out40_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_39_out40_out ]\n\n#0:1\n", color="#bbebff"];
N_5C8B180 -> N_5C8B4A0 [label="1", taillabel=<out[p_39_out40_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C3483C0_use_expander_data -> N_5C8B180 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C3483C0_p_324_out -> N_5C8B180 [label="1", taillabel=<p_324_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C3483C0_pop_si_data -> N_5C8B4A0 [label="1", taillabel=<pop_si_data>, headlabel=<P_18C99AE0>, headlabel=<#0:1>];
logic1C3483C0_p_10_in -> N_5C8B4A0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_5C8B4A0 -> logic1C3483C0_p_327_out [label="1", taillabel=<out[p_327_out]>, headlabel=<p_327_out>, headlabel=<#0:1>];
}
digraph case1C348470 {
graph [label="case1C348470", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C348470_p_323_out [label="p_323_out", shape=invhouse, color="#e4f1b2"];
case1C348470_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C348470_p_327_out [label="p_327_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C348470_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_5C8AE10 [label="N_5C8AE10\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_5C8ADC0 [label="N_5C8ADC0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_5C8AEB0 [label="N_5C8AEB0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_5C8AE60 [label="N_5C8AE60\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_5C8ADC0_P_18C99030 [label="2b01", color="#f1f1b2", shape=plaintext];
N_5C8ADC0_P_18C99030 -> N_5C8ADC0 [label="2", headlabel=<1>, headlabel=<1>];
N_5C8AE10_P_18C97E60 [label="1b1", color="#f1f1b2", shape=plaintext];
N_5C8AE10_P_18C97E60 -> N_5C8AE10 [label="1", headlabel=<1>, headlabel=<1>];
N_5C8AE10_P_18C97B90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_5C8AE10_P_18C97B90 -> N_5C8AE10 [label="1", headlabel=<0>, headlabel=<0>];
N_5C8AE60_P_18C98610 [label="2b01", color="#f1f1b2", shape=plaintext];
N_5C8AE60_P_18C98610 -> N_5C8AE60 [label="2", headlabel=<1>, headlabel=<1>];
N_5C8AEB0_P_18C97D10 [label="1b1", color="#f1f1b2", shape=plaintext];
N_5C8AEB0_P_18C97D10 -> N_5C8AEB0 [label="1", headlabel=<1>, headlabel=<1>];
N_5C8AEB0_P_18C99E10 [label="1bx", color="#f1f1b2", shape=plaintext];
N_5C8AEB0_P_18C99E10 -> N_5C8AEB0 [label="1", headlabel=<0>, headlabel=<0>];
N_5C8AE10 -> N_5C8ADC0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_5C8AE60 -> N_5C8ADC0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_5C8AEB0 -> N_5C8AE60 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C348470_p_323_out -> N_5C8AEB0 [label="1", taillabel=<p_323_out>, headlabel=<in>, headlabel=<#0:1>];
case1C348470_pop_mi_data -> N_5C8AE60 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C348470_p_327_out -> N_5C8AE10 [label="1", taillabel=<p_327_out>, headlabel=<in>, headlabel=<#0:1>];
N_5C8ADC0 -> case1C348470_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C348520 {
graph [label="logic1C348520", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348520_wstrb_wrap_buffer_22 [label="wstrb_wrap_buffer_22[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348520_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348520_p_294_out [label="p_294_out", shape=house, color="#e4f1b2"];
}
N_5C8AF00 [label="N_5C8AF00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_294_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_294_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348520_wstrb_wrap_buffer_22 -> N_5C8AF00 [label="1", taillabel=<wstrb_wrap_buffer_22>, headlabel=<B>, headlabel=<#0:1>];
logic1C348520_p_948_in -> N_5C8AF00 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_5C8AF00 -> logic1C348520_p_294_out [label="1", taillabel=<out[p_294_out]>, headlabel=<p_294_out>, headlabel=<#0:1>];
}
digraph logic1C3485D0 {
graph [label="logic1C3485D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3485D0_current_word_idx_5 [label="current_word_idx_5[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3485D0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3485D0_p_295_out [label="p_295_out", shape=house, color="#e4f1b2"];
}
N_5C8AAA0 [label="N_5C8AAA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_295_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_295_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3485D0_current_word_idx_5 -> N_5C8AAA0 [label="1", taillabel=<current_word_idx_5>, headlabel=<B>, headlabel=<#0:1>];
logic1C3485D0_p_0_in32_in -> N_5C8AAA0 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_5C8AAA0 -> logic1C3485D0_p_295_out [label="1", taillabel=<out[p_295_out]>, headlabel=<p_295_out>, headlabel=<#0:1>];
}
digraph logic1C348680 {
graph [label="logic1C348680", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348680_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C348680_p_295_out [label="p_295_out", shape=invhouse, color="#e4f1b2"];
logic1C348680_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C348680_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348680_p_298_out [label="p_298_out", shape=house, color="#e4f1b2"];
}
N_5C8B9A0 [label="N_5C8B9A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_298_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_298_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_5C8B8B0 [label="N_5C8B8B0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_35_out36_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_35_out36_out ]\n\n#0:1\n", color="#bbebff"];
N_5C8B8B0 -> N_5C8B9A0 [label="1", taillabel=<out[p_35_out36_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C348680_use_expander_data -> N_5C8B8B0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C348680_p_295_out -> N_5C8B8B0 [label="1", taillabel=<p_295_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C348680_pop_si_data -> N_5C8B9A0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D5E6360>, headlabel=<#0:1>];
logic1C348680_p_10_in -> N_5C8B9A0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_5C8B9A0 -> logic1C348680_p_298_out [label="1", taillabel=<out[p_298_out]>, headlabel=<p_298_out>, headlabel=<#0:1>];
}
digraph case1C348730 {
graph [label="case1C348730", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C348730_p_294_out [label="p_294_out", shape=invhouse, color="#e4f1b2"];
case1C348730_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C348730_p_298_out [label="p_298_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C348730_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_5C8B630 [label="N_5C8B630\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_5C8B900 [label="N_5C8B900\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_5C8B860 [label="N_5C8B860\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_5C8B680 [label="N_5C8B680\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_5C8B900_P_1CF13F20 [label="2b01", color="#f1f1b2", shape=plaintext];
N_5C8B900_P_1CF13F20 -> N_5C8B900 [label="2", headlabel=<1>, headlabel=<1>];
N_5C8B630_P_1CF141C0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_5C8B630_P_1CF141C0 -> N_5C8B630 [label="1", headlabel=<1>, headlabel=<1>];
N_5C8B630_P_1CF142B0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_5C8B630_P_1CF142B0 -> N_5C8B630 [label="1", headlabel=<0>, headlabel=<0>];
N_5C8B680_P_1CF144C0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_5C8B680_P_1CF144C0 -> N_5C8B680 [label="2", headlabel=<1>, headlabel=<1>];
N_5C8B860_P_1CF14760 [label="1b1", color="#f1f1b2", shape=plaintext];
N_5C8B860_P_1CF14760 -> N_5C8B860 [label="1", headlabel=<1>, headlabel=<1>];
N_5C8B860_P_1CF147F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_5C8B860_P_1CF147F0 -> N_5C8B860 [label="1", headlabel=<0>, headlabel=<0>];
N_5C8B630 -> N_5C8B900 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_5C8B680 -> N_5C8B900 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_5C8B860 -> N_5C8B680 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C348730_p_294_out -> N_5C8B860 [label="1", taillabel=<p_294_out>, headlabel=<in>, headlabel=<#0:1>];
case1C348730_pop_mi_data -> N_5C8B680 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C348730_p_298_out -> N_5C8B630 [label="1", taillabel=<p_298_out>, headlabel=<in>, headlabel=<#0:1>];
N_5C8B900 -> case1C348730_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3487E0 {
graph [label="logic1C3487E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3487E0_wstrb_wrap_buffer_23 [label="wstrb_wrap_buffer_23[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3487E0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3487E0_p_265_out [label="p_265_out", shape=house, color="#e4f1b2"];
}
N_5C8B6D0 [label="N_5C8B6D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_265_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_265_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3487E0_wstrb_wrap_buffer_23 -> N_5C8B6D0 [label="1", taillabel=<wstrb_wrap_buffer_23>, headlabel=<B>, headlabel=<#0:1>];
logic1C3487E0_p_948_in -> N_5C8B6D0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_5C8B6D0 -> logic1C3487E0_p_265_out [label="1", taillabel=<out[p_265_out]>, headlabel=<p_265_out>, headlabel=<#0:1>];
}
digraph logic1C348890 {
graph [label="logic1C348890", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348890_current_word_idx_5 [label="current_word_idx_5[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348890_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348890_p_266_out [label="p_266_out", shape=house, color="#e4f1b2"];
}
N_5C8B360 [label="N_5C8B360\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_266_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_266_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348890_current_word_idx_5 -> N_5C8B360 [label="1", taillabel=<current_word_idx_5>, headlabel=<B>, headlabel=<#0:1>];
logic1C348890_p_0_in -> N_5C8B360 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_5C8B360 -> logic1C348890_p_266_out [label="1", taillabel=<out[p_266_out]>, headlabel=<p_266_out>, headlabel=<#0:1>];
}
digraph logic1C348940 {
graph [label="logic1C348940", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348940_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C348940_p_266_out [label="p_266_out", shape=invhouse, color="#e4f1b2"];
logic1C348940_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C348940_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348940_p_269_out [label="p_269_out", shape=house, color="#e4f1b2"];
}
N_1820C370 [label="N_1820C370\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_269_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_269_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC75F70 [label="N_1CC75F70\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_32_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_32_out ]\n\n#0:1\n", color="#bbebff"];
N_1CC75F70 -> N_1820C370 [label="1", taillabel=<out[p_32_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C348940_use_expander_data -> N_1CC75F70 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C348940_p_266_out -> N_1CC75F70 [label="1", taillabel=<p_266_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C348940_pop_si_data -> N_1820C370 [label="1", taillabel=<pop_si_data>, headlabel=<P_1CF12C60>, headlabel=<#0:1>];
logic1C348940_p_10_in -> N_1820C370 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1820C370 -> logic1C348940_p_269_out [label="1", taillabel=<out[p_269_out]>, headlabel=<p_269_out>, headlabel=<#0:1>];
}
digraph case1C3489F0 {
graph [label="case1C3489F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3489F0_p_265_out [label="p_265_out", shape=invhouse, color="#e4f1b2"];
case1C3489F0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3489F0_p_269_out [label="p_269_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3489F0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB054A0 [label="N_1CB054A0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CC6DCF0 [label="N_1CC6DCF0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC724B0 [label="N_1CC724B0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D6BD160 [label="N_1D6BD160\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CC6DCF0_P_1CF124E0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CC6DCF0_P_1CF124E0 -> N_1CC6DCF0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB054A0_P_1CF15ED0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB054A0_P_1CF15ED0 -> N_1CB054A0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB054A0_P_1CF159C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB054A0_P_1CF159C0 -> N_1CB054A0 [label="1", headlabel=<0>, headlabel=<0>];
N_1D6BD160_P_1CF15210 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1D6BD160_P_1CF15210 -> N_1D6BD160 [label="2", headlabel=<1>, headlabel=<1>];
N_1CC724B0_P_1CF14E80 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC724B0_P_1CF14E80 -> N_1CC724B0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC724B0_P_1CF14F70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC724B0_P_1CF14F70 -> N_1CC724B0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB054A0 -> N_1CC6DCF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1D6BD160 -> N_1CC6DCF0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CC724B0 -> N_1D6BD160 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3489F0_p_265_out -> N_1CC724B0 [label="1", taillabel=<p_265_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3489F0_pop_mi_data -> N_1D6BD160 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3489F0_p_269_out -> N_1CB054A0 [label="1", taillabel=<p_269_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CC6DCF0 -> case1C3489F0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C348AA0 {
graph [label="logic1C348AA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348AA0_wstrb_wrap_buffer_24 [label="wstrb_wrap_buffer_24[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348AA0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348AA0_p_236_out [label="p_236_out", shape=house, color="#e4f1b2"];
}
N_1CA49340 [label="N_1CA49340\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_236_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_236_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348AA0_wstrb_wrap_buffer_24 -> N_1CA49340 [label="1", taillabel=<wstrb_wrap_buffer_24>, headlabel=<B>, headlabel=<#0:1>];
logic1C348AA0_p_948_in -> N_1CA49340 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CA49340 -> logic1C348AA0_p_236_out [label="1", taillabel=<out[p_236_out]>, headlabel=<p_236_out>, headlabel=<#0:1>];
}
digraph logic1C348B50 {
graph [label="logic1C348B50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348B50_current_word_idx_6 [label="current_word_idx_6[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348B50_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348B50_p_237_out [label="p_237_out", shape=house, color="#e4f1b2"];
}
N_1831A0D0 [label="N_1831A0D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_237_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_237_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348B50_current_word_idx_6 -> N_1831A0D0 [label="1", taillabel=<current_word_idx_6>, headlabel=<B>, headlabel=<#0:1>];
logic1C348B50_S_AXI_WSTRB -> N_1831A0D0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_1831A0D0 -> logic1C348B50_p_237_out [label="1", taillabel=<out[p_237_out]>, headlabel=<p_237_out>, headlabel=<#0:1>];
}
digraph logic1C348C00 {
graph [label="logic1C348C00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348C00_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C348C00_p_237_out [label="p_237_out", shape=invhouse, color="#e4f1b2"];
logic1C348C00_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C348C00_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348C00_p_240_out [label="p_240_out", shape=house, color="#e4f1b2"];
}
N_183BC370 [label="N_183BC370\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_240_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_240_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC42AF0 [label="N_1CC42AF0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_28_out29_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_28_out29_out ]\n\n#0:1\n", color="#bbebff"];
N_1CC42AF0 -> N_183BC370 [label="1", taillabel=<out[p_28_out29_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C348C00_use_expander_data -> N_1CC42AF0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C348C00_p_237_out -> N_1CC42AF0 [label="1", taillabel=<p_237_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C348C00_pop_si_data -> N_183BC370 [label="1", taillabel=<pop_si_data>, headlabel=<P_1CF15AB0>, headlabel=<#0:1>];
logic1C348C00_p_10_in -> N_183BC370 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_183BC370 -> logic1C348C00_p_240_out [label="1", taillabel=<out[p_240_out]>, headlabel=<p_240_out>, headlabel=<#0:1>];
}
digraph case1C348CB0 {
graph [label="case1C348CB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C348CB0_p_236_out [label="p_236_out", shape=invhouse, color="#e4f1b2"];
case1C348CB0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C348CB0_p_240_out [label="p_240_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C348CB0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CC42B90 [label="N_1CC42B90\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD1DD90 [label="N_1BD1DD90\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1820F660 [label="N_1820F660\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18C239F0 [label="N_18C239F0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BD1DD90_P_1B8C1CE0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD1DD90_P_1B8C1CE0 -> N_1BD1DD90 [label="2", headlabel=<1>, headlabel=<1>];
N_1CC42B90_P_1B8C0390 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC42B90_P_1B8C0390 -> N_1CC42B90 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC42B90_P_1B8C0360 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC42B90_P_1B8C0360 -> N_1CC42B90 [label="1", headlabel=<0>, headlabel=<0>];
N_18C239F0_P_1B8C0600 [label="2b01", color="#f1f1b2", shape=plaintext];
N_18C239F0_P_1B8C0600 -> N_18C239F0 [label="2", headlabel=<1>, headlabel=<1>];
N_1820F660_P_1B8C1D10 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1820F660_P_1B8C1D10 -> N_1820F660 [label="1", headlabel=<1>, headlabel=<1>];
N_1820F660_P_1B8C06F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1820F660_P_1B8C06F0 -> N_1820F660 [label="1", headlabel=<0>, headlabel=<0>];
N_1CC42B90 -> N_1BD1DD90 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_18C239F0 -> N_1BD1DD90 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1820F660 -> N_18C239F0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C348CB0_p_236_out -> N_1820F660 [label="1", taillabel=<p_236_out>, headlabel=<in>, headlabel=<#0:1>];
case1C348CB0_pop_mi_data -> N_18C239F0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C348CB0_p_240_out -> N_1CC42B90 [label="1", taillabel=<p_240_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BD1DD90 -> case1C348CB0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C348D60 {
graph [label="logic1C348D60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348D60_wstrb_wrap_buffer_25 [label="wstrb_wrap_buffer_25[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348D60_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348D60_p_205_out [label="p_205_out", shape=house, color="#e4f1b2"];
}
N_1CC6D840 [label="N_1CC6D840\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_205_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_205_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348D60_wstrb_wrap_buffer_25 -> N_1CC6D840 [label="1", taillabel=<wstrb_wrap_buffer_25>, headlabel=<B>, headlabel=<#0:1>];
logic1C348D60_p_948_in -> N_1CC6D840 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CC6D840 -> logic1C348D60_p_205_out [label="1", taillabel=<out[p_205_out]>, headlabel=<p_205_out>, headlabel=<#0:1>];
}
digraph logic1C348E10 {
graph [label="logic1C348E10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348E10_current_word_idx_6 [label="current_word_idx_6[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C348E10_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348E10_p_206_out [label="p_206_out", shape=house, color="#e4f1b2"];
}
N_1CB06E40 [label="N_1CB06E40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_206_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_206_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C348E10_current_word_idx_6 -> N_1CB06E40 [label="1", taillabel=<current_word_idx_6>, headlabel=<B>, headlabel=<#0:1>];
logic1C348E10_p_0_in62_in -> N_1CB06E40 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB06E40 -> logic1C348E10_p_206_out [label="1", taillabel=<out[p_206_out]>, headlabel=<p_206_out>, headlabel=<#0:1>];
}
digraph logic1C348EC0 {
graph [label="logic1C348EC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C348EC0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C348EC0_p_206_out [label="p_206_out", shape=invhouse, color="#e4f1b2"];
logic1C348EC0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C348EC0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C348EC0_p_209_out [label="p_209_out", shape=house, color="#e4f1b2"];
}
N_1CB44760 [label="N_1CB44760\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_209_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_209_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19140670 [label="N_19140670\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_24_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_24_out ]\n\n#0:1\n", color="#bbebff"];
N_19140670 -> N_1CB44760 [label="1", taillabel=<out[p_24_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C348EC0_use_expander_data -> N_19140670 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C348EC0_p_206_out -> N_19140670 [label="1", taillabel=<p_206_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C348EC0_pop_si_data -> N_1CB44760 [label="1", taillabel=<pop_si_data>, headlabel=<P_1B8C1350>, headlabel=<#0:1>];
logic1C348EC0_p_10_in -> N_1CB44760 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CB44760 -> logic1C348EC0_p_209_out [label="1", taillabel=<out[p_209_out]>, headlabel=<p_209_out>, headlabel=<#0:1>];
}
digraph case1C348F70 {
graph [label="case1C348F70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C348F70_p_205_out [label="p_205_out", shape=invhouse, color="#e4f1b2"];
case1C348F70_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C348F70_p_209_out [label="p_209_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C348F70_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1835EC10 [label="N_1835EC10\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x4800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB07DE0 [label="N_1CB07DE0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1BD20FD0 [label="N_1BD20FD0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D99CAD0 [label="N_1D99CAD0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB07DE0_P_1B8C1F80 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB07DE0_P_1B8C1F80 -> N_1CB07DE0 [label="2", headlabel=<1>, headlabel=<1>];
N_1835EC10_P_1B8C2EB0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1835EC10_P_1B8C2EB0 -> N_1835EC10 [label="1", headlabel=<1>, headlabel=<1>];
N_1835EC10_P_1B8C3960 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1835EC10_P_1B8C3960 -> N_1835EC10 [label="1", headlabel=<0>, headlabel=<0>];
N_1D99CAD0_P_1B8C3CF0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1D99CAD0_P_1B8C3CF0 -> N_1D99CAD0 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD20FD0_P_1B8C2AF0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD20FD0_P_1B8C2AF0 -> N_1BD20FD0 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD20FD0_P_1B8C1920 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD20FD0_P_1B8C1920 -> N_1BD20FD0 [label="1", headlabel=<0>, headlabel=<0>];
N_1835EC10 -> N_1CB07DE0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1D99CAD0 -> N_1CB07DE0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1BD20FD0 -> N_1D99CAD0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C348F70_p_205_out -> N_1BD20FD0 [label="1", taillabel=<p_205_out>, headlabel=<in>, headlabel=<#0:1>];
case1C348F70_pop_mi_data -> N_1D99CAD0 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C348F70_p_209_out -> N_1835EC10 [label="1", taillabel=<p_209_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB07DE0 -> case1C348F70_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C349020 {
graph [label="logic1C349020", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349020_wstrb_wrap_buffer_26 [label="wstrb_wrap_buffer_26[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349020_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349020_p_176_out [label="p_176_out", shape=house, color="#e4f1b2"];
}
N_1CAD8350 [label="N_1CAD8350\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_176_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_176_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349020_wstrb_wrap_buffer_26 -> N_1CAD8350 [label="1", taillabel=<wstrb_wrap_buffer_26>, headlabel=<B>, headlabel=<#0:1>];
logic1C349020_p_948_in -> N_1CAD8350 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CAD8350 -> logic1C349020_p_176_out [label="1", taillabel=<out[p_176_out]>, headlabel=<p_176_out>, headlabel=<#0:1>];
}
digraph logic1C3490D0 {
graph [label="logic1C3490D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3490D0_current_word_idx_6 [label="current_word_idx_6[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3490D0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3490D0_p_177_out [label="p_177_out", shape=house, color="#e4f1b2"];
}
N_1835EBC0 [label="N_1835EBC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_177_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_177_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3490D0_current_word_idx_6 -> N_1835EBC0 [label="1", taillabel=<current_word_idx_6>, headlabel=<B>, headlabel=<#0:1>];
logic1C3490D0_p_0_in32_in -> N_1835EBC0 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1835EBC0 -> logic1C3490D0_p_177_out [label="1", taillabel=<out[p_177_out]>, headlabel=<p_177_out>, headlabel=<#0:1>];
}
digraph logic1C349180 {
graph [label="logic1C349180", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349180_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C349180_p_177_out [label="p_177_out", shape=invhouse, color="#e4f1b2"];
logic1C349180_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C349180_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349180_p_180_out [label="p_180_out", shape=house, color="#e4f1b2"];
}
N_1D43C3A0 [label="N_1D43C3A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_180_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_180_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB1A1C0 [label="N_1CB1A1C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_20_out21_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_20_out21_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB1A1C0 -> N_1D43C3A0 [label="1", taillabel=<out[p_20_out21_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C349180_use_expander_data -> N_1CB1A1C0 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C349180_p_177_out -> N_1CB1A1C0 [label="1", taillabel=<p_177_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C349180_pop_si_data -> N_1D43C3A0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1B8C2190>, headlabel=<#0:1>];
logic1C349180_p_10_in -> N_1D43C3A0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1D43C3A0 -> logic1C349180_p_180_out [label="1", taillabel=<out[p_180_out]>, headlabel=<p_180_out>, headlabel=<#0:1>];
}
digraph case1C349230 {
graph [label="case1C349230", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C349230_p_176_out [label="p_176_out", shape=invhouse, color="#e4f1b2"];
case1C349230_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C349230_p_180_out [label="p_180_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C349230_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CA48DF0 [label="N_1CA48DF0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CC43040 [label="N_1CC43040\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CA6D8E0 [label="N_1CA6D8E0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1841AD50 [label="N_1841AD50\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CC43040_P_1B8C2910 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CC43040_P_1B8C2910 -> N_1CC43040 [label="2", headlabel=<1>, headlabel=<1>];
N_1CA48DF0_P_1A5DDAE0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA48DF0_P_1A5DDAE0 -> N_1CA48DF0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA48DF0_P_1A5DD8D0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA48DF0_P_1A5DD8D0 -> N_1CA48DF0 [label="1", headlabel=<0>, headlabel=<0>];
N_1841AD50_P_1A5DD000 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1841AD50_P_1A5DD000 -> N_1841AD50 [label="2", headlabel=<1>, headlabel=<1>];
N_1CA6D8E0_P_1A5DD720 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6D8E0_P_1A5DD720 -> N_1CA6D8E0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6D8E0_P_1A5DCE20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6D8E0_P_1A5DCE20 -> N_1CA6D8E0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CA48DF0 -> N_1CC43040 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1841AD50 -> N_1CC43040 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CA6D8E0 -> N_1841AD50 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C349230_p_176_out -> N_1CA6D8E0 [label="1", taillabel=<p_176_out>, headlabel=<in>, headlabel=<#0:1>];
case1C349230_pop_mi_data -> N_1841AD50 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C349230_p_180_out -> N_1CA48DF0 [label="1", taillabel=<p_180_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CC43040 -> case1C349230_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3492E0 {
graph [label="logic1C3492E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3492E0_wstrb_wrap_buffer_27 [label="wstrb_wrap_buffer_27[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3492E0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3492E0_p_147_out [label="p_147_out", shape=house, color="#e4f1b2"];
}
N_17C27B60 [label="N_17C27B60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_147_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_147_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3492E0_wstrb_wrap_buffer_27 -> N_17C27B60 [label="1", taillabel=<wstrb_wrap_buffer_27>, headlabel=<B>, headlabel=<#0:1>];
logic1C3492E0_p_948_in -> N_17C27B60 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_17C27B60 -> logic1C3492E0_p_147_out [label="1", taillabel=<out[p_147_out]>, headlabel=<p_147_out>, headlabel=<#0:1>];
}
digraph logic1C349390 {
graph [label="logic1C349390", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349390_current_word_idx_6 [label="current_word_idx_6[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349390_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349390_p_148_out [label="p_148_out", shape=house, color="#e4f1b2"];
}
N_1CB1A300 [label="N_1CB1A300\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_148_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_148_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349390_current_word_idx_6 -> N_1CB1A300 [label="1", taillabel=<current_word_idx_6>, headlabel=<B>, headlabel=<#0:1>];
logic1C349390_p_0_in -> N_1CB1A300 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB1A300 -> logic1C349390_p_148_out [label="1", taillabel=<out[p_148_out]>, headlabel=<p_148_out>, headlabel=<#0:1>];
}
digraph logic1C349440 {
graph [label="logic1C349440", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349440_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C349440_p_148_out [label="p_148_out", shape=invhouse, color="#e4f1b2"];
logic1C349440_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C349440_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349440_p_151_out [label="p_151_out", shape=house, color="#e4f1b2"];
}
N_18ACECD0 [label="N_18ACECD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_151_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_151_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A6760 [label="N_184A6760\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_16_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_16_out ]\n\n#0:1\n", color="#bbebff"];
N_184A6760 -> N_18ACECD0 [label="1", taillabel=<out[p_16_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C349440_use_expander_data -> N_184A6760 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C349440_p_148_out -> N_184A6760 [label="1", taillabel=<p_148_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C349440_pop_si_data -> N_18ACECD0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1A5DD060>, headlabel=<#0:1>];
logic1C349440_p_10_in -> N_18ACECD0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_18ACECD0 -> logic1C349440_p_151_out [label="1", taillabel=<out[p_151_out]>, headlabel=<p_151_out>, headlabel=<#0:1>];
}
digraph case1C3494F0 {
graph [label="case1C3494F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3494F0_p_147_out [label="p_147_out", shape=invhouse, color="#e4f1b2"];
case1C3494F0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3494F0_p_151_out [label="p_151_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3494F0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D959D60 [label="N_1D959D60\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD1B680 [label="N_1BD1B680\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC44030 [label="N_1CC44030\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB44A30 [label="N_1CB44A30\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1BD1B680_P_1A5DD3C0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD1B680_P_1A5DD3C0 -> N_1BD1B680 [label="2", headlabel=<1>, headlabel=<1>];
N_1D959D60_P_1A5DC2E0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D959D60_P_1A5DC2E0 -> N_1D959D60 [label="1", headlabel=<1>, headlabel=<1>];
N_1D959D60_P_1A5DDA20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D959D60_P_1A5DDA20 -> N_1D959D60 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB44A30_P_1A5DD2D0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB44A30_P_1A5DD2D0 -> N_1CB44A30 [label="2", headlabel=<1>, headlabel=<1>];
N_1CC44030_P_1A5DC280 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC44030_P_1A5DC280 -> N_1CC44030 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC44030_P_1A5DC9A0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC44030_P_1A5DC9A0 -> N_1CC44030 [label="1", headlabel=<0>, headlabel=<0>];
N_1D959D60 -> N_1BD1B680 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB44A30 -> N_1BD1B680 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CC44030 -> N_1CB44A30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3494F0_p_147_out -> N_1CC44030 [label="1", taillabel=<p_147_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3494F0_pop_mi_data -> N_1CB44A30 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3494F0_p_151_out -> N_1D959D60 [label="1", taillabel=<p_151_out>, headlabel=<in>, headlabel=<#0:1>];
N_1BD1B680 -> case1C3494F0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C3495A0 {
graph [label="logic1C3495A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3495A0_wstrb_wrap_buffer_28 [label="wstrb_wrap_buffer_28[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C3495A0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3495A0_p_118_out [label="p_118_out", shape=house, color="#e4f1b2"];
}
N_1CD31F70 [label="N_1CD31F70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_118_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_118_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C3495A0_wstrb_wrap_buffer_28 -> N_1CD31F70 [label="1", taillabel=<wstrb_wrap_buffer_28>, headlabel=<B>, headlabel=<#0:1>];
logic1C3495A0_p_948_in -> N_1CD31F70 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD31F70 -> logic1C3495A0_p_118_out [label="1", taillabel=<out[p_118_out]>, headlabel=<p_118_out>, headlabel=<#0:1>];
}
digraph logic1C349650 {
graph [label="logic1C349650", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349650_current_word_idx_7 [label="current_word_idx_7[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349650_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349650_p_119_out [label="p_119_out", shape=house, color="#e4f1b2"];
}
N_17C24550 [label="N_17C24550\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_119_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_119_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349650_current_word_idx_7 -> N_17C24550 [label="1", taillabel=<current_word_idx_7>, headlabel=<B>, headlabel=<#0:1>];
logic1C349650_S_AXI_WSTRB -> N_17C24550 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_17C24550 -> logic1C349650_p_119_out [label="1", taillabel=<out[p_119_out]>, headlabel=<p_119_out>, headlabel=<#0:1>];
}
digraph logic1C349700 {
graph [label="logic1C349700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349700_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C349700_p_119_out [label="p_119_out", shape=invhouse, color="#e4f1b2"];
logic1C349700_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C349700_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349700_p_122_out [label="p_122_out", shape=house, color="#e4f1b2"];
}
N_1CB077F0 [label="N_1CB077F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_122_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_122_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820F610 [label="N_1820F610\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_13_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_13_out ]\n\n#0:1\n", color="#bbebff"];
N_1820F610 -> N_1CB077F0 [label="1", taillabel=<out[p_13_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C349700_use_expander_data -> N_1820F610 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C349700_p_119_out -> N_1820F610 [label="1", taillabel=<p_119_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C349700_pop_si_data -> N_1CB077F0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1A5DA660>, headlabel=<#0:1>];
logic1C349700_p_10_in -> N_1CB077F0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_1CB077F0 -> logic1C349700_p_122_out [label="1", taillabel=<out[p_122_out]>, headlabel=<p_122_out>, headlabel=<#0:1>];
}
digraph case1C3497B0 {
graph [label="case1C3497B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C3497B0_p_118_out [label="p_118_out", shape=invhouse, color="#e4f1b2"];
case1C3497B0_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C3497B0_p_122_out [label="p_122_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C3497B0_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB1A670 [label="N_1CB1A670\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x3c3e223234310001 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB5FEA0 [label="N_1CB5FEA0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC6D160 [label="N_1CC6D160\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x746e656d65746101 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB44530 [label="N_1CB44530\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CB5FEA0_P_1A5DA720 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB5FEA0_P_1A5DA720 -> N_1CB5FEA0 [label="2", headlabel=<1>, headlabel=<1>];
N_1CB1A670_P_1A5DA780 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB1A670_P_1A5DA780 -> N_1CB1A670 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB1A670_P_1A5DDED0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB1A670_P_1A5DDED0 -> N_1CB1A670 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB44530_P_1A5DB5F0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CB44530_P_1A5DB5F0 -> N_1CB44530 [label="2", headlabel=<1>, headlabel=<1>];
N_1CC6D160_P_1A363560 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC6D160_P_1A363560 -> N_1CC6D160 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC6D160_P_1A365C90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC6D160_P_1A365C90 -> N_1CC6D160 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB1A670 -> N_1CB5FEA0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB44530 -> N_1CB5FEA0 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CC6D160 -> N_1CB44530 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C3497B0_p_118_out -> N_1CC6D160 [label="1", taillabel=<p_118_out>, headlabel=<in>, headlabel=<#0:1>];
case1C3497B0_pop_mi_data -> N_1CB44530 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C3497B0_p_122_out -> N_1CB1A670 [label="1", taillabel=<p_122_out>, headlabel=<in>, headlabel=<#0:1>];
N_1CB5FEA0 -> case1C3497B0_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C349860 {
graph [label="logic1C349860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349860_wstrb_wrap_buffer_29 [label="wstrb_wrap_buffer_29[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349860_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349860_p_87_out [label="p_87_out", shape=house, color="#e4f1b2"];
}
N_18C22230 [label="N_18C22230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_87_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_87_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349860_wstrb_wrap_buffer_29 -> N_18C22230 [label="1", taillabel=<wstrb_wrap_buffer_29>, headlabel=<B>, headlabel=<#0:1>];
logic1C349860_p_948_in -> N_18C22230 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_18C22230 -> logic1C349860_p_87_out [label="1", taillabel=<out[p_87_out]>, headlabel=<p_87_out>, headlabel=<#0:1>];
}
digraph logic1C349910 {
graph [label="logic1C349910", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349910_current_word_idx_7 [label="current_word_idx_7[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349910_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349910_p_88_out [label="p_88_out", shape=house, color="#e4f1b2"];
}
N_1C9DE800 [label="N_1C9DE800\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_88_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_88_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349910_current_word_idx_7 -> N_1C9DE800 [label="1", taillabel=<current_word_idx_7>, headlabel=<B>, headlabel=<#0:1>];
logic1C349910_p_0_in62_in -> N_1C9DE800 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DE800 -> logic1C349910_p_88_out [label="1", taillabel=<out[p_88_out]>, headlabel=<p_88_out>, headlabel=<#0:1>];
}
digraph logic1C3499C0 {
graph [label="logic1C3499C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C3499C0_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C3499C0_p_88_out [label="p_88_out", shape=invhouse, color="#e4f1b2"];
logic1C3499C0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C3499C0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C3499C0_p_91_out [label="p_91_out", shape=house, color="#e4f1b2"];
}
N_18318FF0 [label="N_18318FF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_91_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_91_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB61610 [label="N_1CB61610\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_10_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_10_out ]\n\n#0:1\n", color="#bbebff"];
N_1CB61610 -> N_18318FF0 [label="1", taillabel=<out[p_10_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C3499C0_use_expander_data -> N_1CB61610 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C3499C0_p_88_out -> N_1CB61610 [label="1", taillabel=<p_88_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C3499C0_pop_si_data -> N_18318FF0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1A365840>, headlabel=<#0:1>];
logic1C3499C0_p_10_in -> N_18318FF0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_18318FF0 -> logic1C3499C0_p_91_out [label="1", taillabel=<out[p_91_out]>, headlabel=<p_91_out>, headlabel=<#0:1>];
}
digraph case1C349A70 {
graph [label="case1C349A70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C349A70_p_87_out [label="p_87_out", shape=invhouse, color="#e4f1b2"];
case1C349A70_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C349A70_p_91_out [label="p_91_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C349A70_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D6BD480 [label="N_1D6BD480\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D6BB040 [label="N_1D6BB040\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC99F90 [label="N_1CC99F90\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17A34D20 [label="N_17A34D20\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1D6BB040_P_1A3654E0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1D6BB040_P_1A3654E0 -> N_1D6BB040 [label="2", headlabel=<1>, headlabel=<1>];
N_1D6BD480_P_1A365FC0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D6BD480_P_1A365FC0 -> N_1D6BD480 [label="1", headlabel=<1>, headlabel=<1>];
N_1D6BD480_P_1A365DB0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D6BD480_P_1A365DB0 -> N_1D6BD480 [label="1", headlabel=<0>, headlabel=<0>];
N_17A34D20_P_1A362840 [label="2b01", color="#f1f1b2", shape=plaintext];
N_17A34D20_P_1A362840 -> N_17A34D20 [label="2", headlabel=<1>, headlabel=<1>];
N_1CC99F90_P_1A3631D0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC99F90_P_1A3631D0 -> N_1CC99F90 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC99F90_P_1A362780 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC99F90_P_1A362780 -> N_1CC99F90 [label="1", headlabel=<0>, headlabel=<0>];
N_1D6BD480 -> N_1D6BB040 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_17A34D20 -> N_1D6BB040 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CC99F90 -> N_17A34D20 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C349A70_p_87_out -> N_1CC99F90 [label="1", taillabel=<p_87_out>, headlabel=<in>, headlabel=<#0:1>];
case1C349A70_pop_mi_data -> N_17A34D20 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C349A70_p_91_out -> N_1D6BD480 [label="1", taillabel=<p_91_out>, headlabel=<in>, headlabel=<#0:1>];
N_1D6BB040 -> case1C349A70_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C349B20 {
graph [label="logic1C349B20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349B20_wstrb_wrap_buffer_30 [label="wstrb_wrap_buffer_30[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349B20_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349B20_p_57_out [label="p_57_out", shape=house, color="#e4f1b2"];
}
N_1CA47310 [label="N_1CA47310\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_57_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_57_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349B20_wstrb_wrap_buffer_30 -> N_1CA47310 [label="1", taillabel=<wstrb_wrap_buffer_30>, headlabel=<B>, headlabel=<#0:1>];
logic1C349B20_p_948_in -> N_1CA47310 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CA47310 -> logic1C349B20_p_57_out [label="1", taillabel=<out[p_57_out]>, headlabel=<p_57_out>, headlabel=<#0:1>];
}
digraph logic1C349BD0 {
graph [label="logic1C349BD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349BD0_current_word_idx_7 [label="current_word_idx_7[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349BD0_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349BD0_p_58_out [label="p_58_out", shape=house, color="#e4f1b2"];
}
N_1C96B360 [label="N_1C96B360\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_58_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_58_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349BD0_current_word_idx_7 -> N_1C96B360 [label="1", taillabel=<current_word_idx_7>, headlabel=<B>, headlabel=<#0:1>];
logic1C349BD0_p_0_in32_in -> N_1C96B360 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C96B360 -> logic1C349BD0_p_58_out [label="1", taillabel=<out[p_58_out]>, headlabel=<p_58_out>, headlabel=<#0:1>];
}
digraph logic1C349C80 {
graph [label="logic1C349C80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349C80_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C349C80_p_58_out [label="p_58_out", shape=invhouse, color="#e4f1b2"];
logic1C349C80_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C349C80_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349C80_p_61_out [label="p_61_out", shape=house, color="#e4f1b2"];
}
N_183BED00 [label="N_183BED00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BAC30 [label="N_1D6BAC30\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_6_out7_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_6_out7_out ]\n\n#0:1\n", color="#bbebff"];
N_1D6BAC30 -> N_183BED00 [label="1", taillabel=<out[p_6_out7_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C349C80_use_expander_data -> N_1D6BAC30 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C349C80_p_58_out -> N_1D6BAC30 [label="1", taillabel=<p_58_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C349C80_pop_si_data -> N_183BED00 [label="1", taillabel=<pop_si_data>, headlabel=<P_1A365E70>, headlabel=<#0:1>];
logic1C349C80_p_10_in -> N_183BED00 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_183BED00 -> logic1C349C80_p_61_out [label="1", taillabel=<out[p_61_out]>, headlabel=<p_61_out>, headlabel=<#0:1>];
}
digraph case1C349D30 {
graph [label="case1C349D30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C349D30_p_57_out [label="p_57_out", shape=invhouse, color="#e4f1b2"];
case1C349D30_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1C349D30_p_61_out [label="p_61_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C349D30_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD1F400 [label="N_1BD1F400\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1820DE50 [label="N_1820DE50\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1D5949B0 [label="N_1D5949B0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x7265702073746901 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1841B250 [label="N_1841B250\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1820DE50_P_1A3634D0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1820DE50_P_1A3634D0 -> N_1820DE50 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD1F400_P_1A363A40 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD1F400_P_1A363A40 -> N_1BD1F400 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD1F400_P_1A364730 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD1F400_P_1A364730 -> N_1BD1F400 [label="1", headlabel=<0>, headlabel=<0>];
N_1841B250_P_1A3620F0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1841B250_P_1A3620F0 -> N_1841B250 [label="2", headlabel=<1>, headlabel=<1>];
N_1D5949B0_P_1A365C60 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D5949B0_P_1A365C60 -> N_1D5949B0 [label="1", headlabel=<1>, headlabel=<1>];
N_1D5949B0_P_1A365A20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D5949B0_P_1A365A20 -> N_1D5949B0 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD1F400 -> N_1820DE50 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1841B250 -> N_1820DE50 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1D5949B0 -> N_1841B250 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C349D30_p_57_out -> N_1D5949B0 [label="1", taillabel=<p_57_out>, headlabel=<in>, headlabel=<#0:1>];
case1C349D30_pop_mi_data -> N_1841B250 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1C349D30_p_61_out -> N_1BD1F400 [label="1", taillabel=<p_61_out>, headlabel=<in>, headlabel=<#0:1>];
N_1820DE50 -> case1C349D30_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1C349DE0 {
graph [label="logic1C349DE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349DE0_wstrb_wrap_buffer_31 [label="wstrb_wrap_buffer_31[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349DE0_p_948_in [label="p_948_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349DE0_p_27_out [label="p_27_out", shape=house, color="#e4f1b2"];
}
N_178F14F0 [label="N_178F14F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_27_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_27_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349DE0_wstrb_wrap_buffer_31 -> N_178F14F0 [label="1", taillabel=<wstrb_wrap_buffer_31>, headlabel=<B>, headlabel=<#0:1>];
logic1C349DE0_p_948_in -> N_178F14F0 [label="1", taillabel=<p_948_in>, headlabel=<A>, headlabel=<#0:1>];
N_178F14F0 -> logic1C349DE0_p_27_out [label="1", taillabel=<out[p_27_out]>, headlabel=<p_27_out>, headlabel=<#0:1>];
}
digraph logic1C349E90 {
graph [label="logic1C349E90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349E90_current_word_idx_7 [label="current_word_idx_7[0:0]", shape=invhouse, color="#e4f1b2"];
logic1C349E90_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349E90_p_28_out [label="p_28_out", shape=house, color="#e4f1b2"];
}
N_1D6F12F0 [label="N_1D6F12F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_28_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_28_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1C349E90_current_word_idx_7 -> N_1D6F12F0 [label="1", taillabel=<current_word_idx_7>, headlabel=<B>, headlabel=<#0:1>];
logic1C349E90_p_0_in -> N_1D6F12F0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D6F12F0 -> logic1C349E90_p_28_out [label="1", taillabel=<out[p_28_out]>, headlabel=<p_28_out>, headlabel=<#0:1>];
}
digraph logic1C349F40 {
graph [label="logic1C349F40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C349F40_use_expander_data [label="use_expander_data", shape=invhouse, color="#e4f1b2"];
logic1C349F40_p_28_out [label="p_28_out", shape=invhouse, color="#e4f1b2"];
logic1C349F40_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1C349F40_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C349F40_p_31_out [label="p_31_out", shape=house, color="#e4f1b2"];
}
N_18318B40 [label="N_18318B40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D99A820 [label="N_1D99A820\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_2_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_2_out ]\n\n#0:1\n", color="#bbebff"];
N_1D99A820 -> N_18318B40 [label="1", taillabel=<out[p_2_out]>, headlabel=<A>, headlabel=<#0:1>];
logic1C349F40_use_expander_data -> N_1D99A820 [label="1", taillabel=<use_expander_data>, headlabel=<B>, headlabel=<#0:1>];
logic1C349F40_p_28_out -> N_1D99A820 [label="1", taillabel=<p_28_out>, headlabel=<A>, headlabel=<#0:1>];
logic1C349F40_pop_si_data -> N_18318B40 [label="1", taillabel=<pop_si_data>, headlabel=<P_CB2AE50>, headlabel=<#0:1>];
logic1C349F40_p_10_in -> N_18318B40 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
N_18318B40 -> logic1C349F40_p_31_out [label="1", taillabel=<out[p_31_out]>, headlabel=<p_31_out>, headlabel=<#0:1>];
}
digraph case1D52A000 {
graph [label="case1D52A000", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1D52A000_p_27_out [label="p_27_out", shape=invhouse, color="#e4f1b2"];
case1D52A000_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
case1D52A000_p_31_out [label="p_31_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1D52A000_M_AXI_WDATA_I [label="M_AXI_WDATA_I", shape=house, color="#e4f1b2"];
}
{ rank = same;N_184D7CA0 [label="N_184D7CA0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18C24D00 [label="N_18C24D00\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17A351D0 [label="N_17A351D0\nconstruct:2\nparallel\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CD0AB40 [label="N_1CD0AB40\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_18C24D00_P_CB2A310 [label="2b01", color="#f1f1b2", shape=plaintext];
N_18C24D00_P_CB2A310 -> N_18C24D00 [label="2", headlabel=<1>, headlabel=<1>];
N_184D7CA0_P_CB2B390 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184D7CA0_P_CB2B390 -> N_184D7CA0 [label="1", headlabel=<1>, headlabel=<1>];
N_184D7CA0_P_CB2ADF0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184D7CA0_P_CB2ADF0 -> N_184D7CA0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CD0AB40_P_CB28480 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CD0AB40_P_CB28480 -> N_1CD0AB40 [label="2", headlabel=<1>, headlabel=<1>];
N_17A351D0_P_CB2A6D0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17A351D0_P_CB2A6D0 -> N_17A351D0 [label="1", headlabel=<1>, headlabel=<1>];
N_17A351D0_P_CB2A670 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17A351D0_P_CB2A670 -> N_17A351D0 [label="1", headlabel=<0>, headlabel=<0>];
N_184D7CA0 -> N_18C24D00 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CD0AB40 -> N_18C24D00 [label="1", color="#00ff00", taillabel=<out>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_17A351D0 -> N_1CD0AB40 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1D52A000_p_27_out -> N_17A351D0 [label="1", taillabel=<p_27_out>, headlabel=<in>, headlabel=<#0:1>];
case1D52A000_pop_mi_data -> N_1CD0AB40 [label="1", color="#00ff00", taillabel=<pop_mi_data>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
case1D52A000_p_31_out -> N_184D7CA0 [label="1", taillabel=<p_31_out>, headlabel=<in>, headlabel=<#0:1>];
N_18C24D00 -> case1D52A000_M_AXI_WDATA_I [label="1", taillabel=<out>, headlabel=<M_AXI_WDATA_I>, headlabel=<#0:1>];
}
digraph logic1D52A0B0 {
graph [label="logic1D52A0B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A0B0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52A0B0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52A0B0_p_950_out [label="p_950_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A0B0_p_936_in [label="p_936_in", shape=house, color="#e4f1b2"];
}
N_1CB442B0 [label="N_1CB442B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_933_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_933_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52A0B0_p_10_in -> N_1CB442B0 [label="1", taillabel=<p_10_in>, headlabel=<P_CB2B630>, headlabel=<#0:1>];
logic1D52A0B0_pop_si_data -> N_1CB442B0 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A0B0_p_950_out -> N_1CB442B0 [label="1", taillabel=<p_950_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CB442B0 -> logic1D52A0B0_p_936_in [label="1", taillabel=<out[p_936_in]>, headlabel=<p_936_in>, headlabel=<#0:1>];
}
digraph logic1D52A160 {
graph [label="logic1D52A160", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A160_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A160_S_AXI_WSTRB [label="S_AXI_WSTRB[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A160_p_0_out [label="p_0_out", shape=house, color="#e4f1b2"];
}
N_1D2C0AD0 [label="N_1D2C0AD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ ]\n\n#0:1\n", color="#bbebff"];
logic1D52A160_p_13_in -> N_1D2C0AD0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A160_S_AXI_WSTRB -> N_1D2C0AD0 [label="1", taillabel=<S_AXI_WSTRB>, headlabel=<A>, headlabel=<#0:1>];
N_1D2C0AD0 -> logic1D52A160_p_0_out [label="1", taillabel=<out>, headlabel=<p_0_out>, headlabel=<#0:1>];
}
digraph logic1D52A210 {
graph [label="logic1D52A210", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A210_p_936_in [label="p_936_in", shape=invhouse, color="#e4f1b2"];
logic1D52A210_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A210_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52A210_p_949_out [label="p_949_out", shape=invhouse, color="#e4f1b2"];
logic1D52A210_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52A210_p_5_in943_in [label="p_5_in943_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A210_p_116_out117_out [label="p_116_out117_out", shape=house, color="#e4f1b2"];
}
N_19023130 [label="N_19023130\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_116_out117_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_116_out117_out ]\n\n#0:1\n", color="#bbebff"];
N_1D6F0DF0 [label="N_1D6F0DF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_944_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_944_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835F6B0 [label="N_1835F6B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_942_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_942_in ]\n\n#0:1\n", color="#bbebff"];
N_7515900 [label="N_7515900\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_940_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_940_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_181D4370 [label="N_181D4370\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_937_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_937_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820EB20 [label="N_1820EB20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_935_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_935_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18319E00 [label="N_18319E00\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_934_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_934_in ]\n\n#0:1\n", color="#bbebff"];
N_1D6F0DF0 -> N_19023130 [label="1", taillabel=<out[p_944_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1835F6B0 -> N_1D6F0DF0 [label="1", taillabel=<out[p_942_in]>, headlabel=<B>, headlabel=<#0:1>];
N_7515900 -> N_19023130 [label="1", taillabel=<out[p_940_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1820EB20 -> N_7515900 [label="1", taillabel=<out[p_941_in]>, headlabel=<B>, headlabel=<#0:1>];
N_181D4370 -> N_19023130 [label="1", taillabel=<out[p_937_out]>, headlabel=<P_CB2BB70>, headlabel=<#0:1>];
N_1820EB20 -> N_1D6F0DF0 [label="1", taillabel=<out[p_941_in]>, headlabel=<A>, headlabel=<#0:1>];
N_18319E00 -> N_1820EB20 [label="1", taillabel=<out[p_934_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A210_p_936_in -> N_181D4370 [label="1", taillabel=<p_936_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A210_p_936_in -> N_18319E00 [label="1", taillabel=<p_936_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A210_p_13_in -> N_1820EB20 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A210_p_0_in -> N_181D4370 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A210_p_949_out -> N_1835F6B0 [label="1", taillabel=<p_949_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A210_p_949_out -> N_7515900 [label="1", taillabel=<p_949_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A210_p_23_in -> N_1D6F0DF0 [label="1", taillabel=<p_23_in>, headlabel=<P_CB2A1C0>, headlabel=<#0:1>];
logic1D52A210_p_5_in943_in -> N_1D6F0DF0 [label="1", taillabel=<p_5_in943_in>, headlabel=<P_CB2B6C0>, headlabel=<#0:1>];
N_19023130 -> logic1D52A210_p_116_out117_out [label="1", taillabel=<out[p_116_out117_out]>, headlabel=<p_116_out117_out>, headlabel=<#0:1>];
}
digraph logic1D52A2C0 {
graph [label="logic1D52A2C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A2C0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52A2C0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52A2C0_p_914_out [label="p_914_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A2C0_p_903_in [label="p_903_in", shape=house, color="#e4f1b2"];
}
N_19022F50 [label="N_19022F50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_900_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_900_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52A2C0_p_10_in -> N_19022F50 [label="1", taillabel=<p_10_in>, headlabel=<P_CB2BA20>, headlabel=<#0:1>];
logic1D52A2C0_pop_si_data -> N_19022F50 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A2C0_p_914_out -> N_19022F50 [label="1", taillabel=<p_914_out>, headlabel=<A>, headlabel=<#0:1>];
N_19022F50 -> logic1D52A2C0_p_903_in [label="1", taillabel=<out[p_903_in]>, headlabel=<p_903_in>, headlabel=<#0:1>];
}
digraph logic1D52A370 {
graph [label="logic1D52A370", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A370_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A370_p_0_in62_in [label="p_0_in62_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A370_p_0_out [label="p_0_out", shape=house, color="#e4f1b2"];
}
N_190231D0 [label="N_190231D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ ]\n\n#0:1\n", color="#bbebff"];
logic1D52A370_p_13_in -> N_190231D0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A370_p_0_in62_in -> N_190231D0 [label="1", taillabel=<p_0_in62_in>, headlabel=<A>, headlabel=<#0:1>];
N_190231D0 -> logic1D52A370_p_0_out [label="1", taillabel=<out>, headlabel=<p_0_out>, headlabel=<#0:1>];
}
digraph logic1D52A420 {
graph [label="logic1D52A420", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A420_p_903_in [label="p_903_in", shape=invhouse, color="#e4f1b2"];
logic1D52A420_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A420_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52A420_p_913_out [label="p_913_out", shape=invhouse, color="#e4f1b2"];
logic1D52A420_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52A420_p_5_in910_in [label="p_5_in910_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A420_p_112_out113_out [label="p_112_out113_out", shape=house, color="#e4f1b2"];
}
N_1820F750 [label="N_1820F750\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out113_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out113_out ]\n\n#0:1\n", color="#bbebff"];
N_1A782A30 [label="N_1A782A30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_911_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_911_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CD31930 [label="N_1CD31930\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_909_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_909_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC6ABE0 [label="N_1CC6ABE0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_907_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_907_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CD30CB0 [label="N_1CD30CB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_904_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_904_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820DEA0 [label="N_1820DEA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_902_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_902_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D4E6FA0 [label="N_1D4E6FA0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_901_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_901_in ]\n\n#0:1\n", color="#bbebff"];
N_1A782A30 -> N_1820F750 [label="1", taillabel=<out[p_911_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CD31930 -> N_1A782A30 [label="1", taillabel=<out[p_909_in]>, headlabel=<P_CB28240>, headlabel=<#0:1>];
N_1CC6ABE0 -> N_1820F750 [label="1", taillabel=<out[p_907_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1820DEA0 -> N_1CC6ABE0 [label="1", taillabel=<out[p_908_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CD30CB0 -> N_1820F750 [label="1", taillabel=<out[p_904_out]>, headlabel=<P_CB2A3A0>, headlabel=<#0:1>];
N_1820DEA0 -> N_1A782A30 [label="1", taillabel=<out[p_908_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D4E6FA0 -> N_1820DEA0 [label="1", taillabel=<out[p_901_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A420_p_903_in -> N_1CD30CB0 [label="1", taillabel=<p_903_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A420_p_903_in -> N_1D4E6FA0 [label="1", taillabel=<p_903_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A420_p_13_in -> N_1820DEA0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A420_p_0_in -> N_1CD30CB0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A420_p_913_out -> N_1CD31930 [label="1", taillabel=<p_913_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A420_p_913_out -> N_1CC6ABE0 [label="1", taillabel=<p_913_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A420_p_23_in -> N_1A782A30 [label="1", taillabel=<p_23_in>, headlabel=<P_CB28B70>, headlabel=<#0:1>];
logic1D52A420_p_5_in910_in -> N_1A782A30 [label="1", taillabel=<p_5_in910_in>, headlabel=<A>, headlabel=<#0:1>];
N_1820F750 -> logic1D52A420_p_112_out113_out [label="1", taillabel=<out[p_112_out113_out]>, headlabel=<p_112_out113_out>, headlabel=<#0:1>];
}
digraph logic1D52A4D0 {
graph [label="logic1D52A4D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A4D0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52A4D0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52A4D0_p_885_out [label="p_885_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A4D0_p_874_in [label="p_874_in", shape=house, color="#e4f1b2"];
}
N_1CB43360 [label="N_1CB43360\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_871_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_871_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52A4D0_p_10_in -> N_1CB43360 [label="1", taillabel=<p_10_in>, headlabel=<P_1C7022E0>, headlabel=<#0:1>];
logic1D52A4D0_pop_si_data -> N_1CB43360 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A4D0_p_885_out -> N_1CB43360 [label="1", taillabel=<p_885_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CB43360 -> logic1D52A4D0_p_874_in [label="1", taillabel=<out[p_874_in]>, headlabel=<p_874_in>, headlabel=<#0:1>];
}
digraph logic1D52A580 {
graph [label="logic1D52A580", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A580_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A580_p_0_in32_in [label="p_0_in32_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A580_p_0_out [label="p_0_out", shape=house, color="#e4f1b2"];
}
N_1CD30E40 [label="N_1CD30E40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ ]\n\n#0:1\n", color="#bbebff"];
logic1D52A580_p_13_in -> N_1CD30E40 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A580_p_0_in32_in -> N_1CD30E40 [label="1", taillabel=<p_0_in32_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD30E40 -> logic1D52A580_p_0_out [label="1", taillabel=<out>, headlabel=<p_0_out>, headlabel=<#0:1>];
}
digraph logic1D52A630 {
graph [label="logic1D52A630", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A630_p_874_in [label="p_874_in", shape=invhouse, color="#e4f1b2"];
logic1D52A630_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A630_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52A630_p_884_out [label="p_884_out", shape=invhouse, color="#e4f1b2"];
logic1D52A630_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52A630_p_5_in881_in [label="p_5_in881_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A630_p_108_out [label="p_108_out", shape=house, color="#e4f1b2"];
}
N_17A34870 [label="N_17A34870\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_108_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_108_out ]\n\n#0:1\n", color="#bbebff"];
N_184A4230 [label="N_184A4230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_882_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_882_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB44120 [label="N_1CB44120\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_880_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_880_in ]\n\n#0:1\n", color="#bbebff"];
N_1820EAD0 [label="N_1820EAD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_878_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_878_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D99A8C0 [label="N_1D99A8C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_875_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_875_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC986E0 [label="N_1CC986E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_873_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_873_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178F1450 [label="N_178F1450\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_872_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_872_in ]\n\n#0:1\n", color="#bbebff"];
N_184A4230 -> N_17A34870 [label="1", taillabel=<out[p_882_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB44120 -> N_184A4230 [label="1", taillabel=<out[p_880_in]>, headlabel=<P_1C701620>, headlabel=<#0:1>];
N_1820EAD0 -> N_17A34870 [label="1", taillabel=<out[p_878_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC986E0 -> N_1820EAD0 [label="1", taillabel=<out[p_879_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D99A8C0 -> N_17A34870 [label="1", taillabel=<out[p_875_out]>, headlabel=<P_1C701E60>, headlabel=<#0:1>];
N_1CC986E0 -> N_184A4230 [label="1", taillabel=<out[p_879_in]>, headlabel=<B>, headlabel=<#0:1>];
N_178F1450 -> N_1CC986E0 [label="1", taillabel=<out[p_872_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A630_p_874_in -> N_1D99A8C0 [label="1", taillabel=<p_874_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A630_p_874_in -> N_178F1450 [label="1", taillabel=<p_874_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A630_p_13_in -> N_1CC986E0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A630_p_0_in -> N_1D99A8C0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A630_p_884_out -> N_1CB44120 [label="1", taillabel=<p_884_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A630_p_884_out -> N_1820EAD0 [label="1", taillabel=<p_884_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A630_p_23_in -> N_184A4230 [label="1", taillabel=<p_23_in>, headlabel=<P_1C701710>, headlabel=<#0:1>];
logic1D52A630_p_5_in881_in -> N_184A4230 [label="1", taillabel=<p_5_in881_in>, headlabel=<A>, headlabel=<#0:1>];
N_17A34870 -> logic1D52A630_p_108_out [label="1", taillabel=<out[p_108_out]>, headlabel=<p_108_out>, headlabel=<#0:1>];
}
digraph logic1D52A6E0 {
graph [label="logic1D52A6E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A6E0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52A6E0_p_856_out [label="p_856_out", shape=invhouse, color="#e4f1b2"];
logic1D52A6E0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A6E0_p_845_in [label="p_845_in", shape=house, color="#e4f1b2"];
}
N_1C9DF9D0 [label="N_1C9DF9D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_842_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_842_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52A6E0_p_10_in -> N_1C9DF9D0 [label="1", taillabel=<p_10_in>, headlabel=<P_1C700270>, headlabel=<#0:1>];
logic1D52A6E0_p_856_out -> N_1C9DF9D0 [label="1", taillabel=<p_856_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A6E0_pop_si_data -> N_1C9DF9D0 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DF9D0 -> logic1D52A6E0_p_845_in [label="1", taillabel=<out[p_845_in]>, headlabel=<p_845_in>, headlabel=<#0:1>];
}
digraph logic1D52A790 {
graph [label="logic1D52A790", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A790_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A790_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A790_p_0_out [label="p_0_out", shape=house, color="#e4f1b2"];
}
N_183BCDC0 [label="N_183BCDC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ ]\n\n#0:1\n", color="#bbebff"];
logic1D52A790_p_13_in -> N_183BCDC0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A790_p_0_in -> N_183BCDC0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
N_183BCDC0 -> logic1D52A790_p_0_out [label="1", taillabel=<out>, headlabel=<p_0_out>, headlabel=<#0:1>];
}
digraph logic1D52A840 {
graph [label="logic1D52A840", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A840_p_845_in [label="p_845_in", shape=invhouse, color="#e4f1b2"];
logic1D52A840_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A840_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52A840_p_855_out [label="p_855_out", shape=invhouse, color="#e4f1b2"];
logic1D52A840_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52A840_p_5_in852_in [label="p_5_in852_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A840_p_105_out [label="p_105_out", shape=house, color="#e4f1b2"];
}
N_1CD30E90 [label="N_1CD30E90\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_105_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_105_out ]\n\n#0:1\n", color="#bbebff"];
N_1CAD90C0 [label="N_1CAD90C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_853_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_853_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A54A0 [label="N_184A54A0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_851_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_851_in ]\n\n#0:1\n", color="#bbebff"];
N_1D99CA80 [label="N_1D99CA80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_849_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_849_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD5B540 [label="N_1BD5B540\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_846_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_846_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19025430 [label="N_19025430\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_844_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_844_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D69C030 [label="N_1D69C030\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_843_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_843_in ]\n\n#0:1\n", color="#bbebff"];
N_1CAD90C0 -> N_1CD30E90 [label="1", taillabel=<out[p_853_out]>, headlabel=<A>, headlabel=<#0:1>];
N_184A54A0 -> N_1CAD90C0 [label="1", taillabel=<out[p_851_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D99CA80 -> N_1CD30E90 [label="1", taillabel=<out[p_849_out]>, headlabel=<B>, headlabel=<#0:1>];
N_19025430 -> N_1D99CA80 [label="1", taillabel=<out[p_850_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD5B540 -> N_1CD30E90 [label="1", taillabel=<out[p_846_out]>, headlabel=<P_1C7008A0>, headlabel=<#0:1>];
N_19025430 -> N_1CAD90C0 [label="1", taillabel=<out[p_850_in]>, headlabel=<P_1C700AE0>, headlabel=<#0:1>];
N_1D69C030 -> N_19025430 [label="1", taillabel=<out[p_843_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A840_p_845_in -> N_1BD5B540 [label="1", taillabel=<p_845_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A840_p_845_in -> N_1D69C030 [label="1", taillabel=<p_845_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A840_p_13_in -> N_19025430 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A840_p_0_in -> N_1BD5B540 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A840_p_855_out -> N_184A54A0 [label="1", taillabel=<p_855_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A840_p_855_out -> N_1D99CA80 [label="1", taillabel=<p_855_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A840_p_23_in -> N_1CAD90C0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C700A80>, headlabel=<#0:1>];
logic1D52A840_p_5_in852_in -> N_1CAD90C0 [label="1", taillabel=<p_5_in852_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD30E90 -> logic1D52A840_p_105_out [label="1", taillabel=<out[p_105_out]>, headlabel=<p_105_out>, headlabel=<#0:1>];
}
digraph logic1D52A8F0 {
graph [label="logic1D52A8F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A8F0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52A8F0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52A8F0_p_827_out [label="p_827_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A8F0_p_816_in [label="p_816_in", shape=house, color="#e4f1b2"];
}
N_1C9040A0 [label="N_1C9040A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_813_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_813_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52A8F0_p_10_in -> N_1C9040A0 [label="1", taillabel=<p_10_in>, headlabel=<P_1C702E20>, headlabel=<#0:1>];
logic1D52A8F0_pop_si_data -> N_1C9040A0 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A8F0_p_827_out -> N_1C9040A0 [label="1", taillabel=<p_827_out>, headlabel=<A>, headlabel=<#0:1>];
N_1C9040A0 -> logic1D52A8F0_p_816_in [label="1", taillabel=<out[p_816_in]>, headlabel=<p_816_in>, headlabel=<#0:1>];
}
digraph logic1D52A9A0 {
graph [label="logic1D52A9A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52A9A0_p_816_in [label="p_816_in", shape=invhouse, color="#e4f1b2"];
logic1D52A9A0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52A9A0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52A9A0_p_826_out [label="p_826_out", shape=invhouse, color="#e4f1b2"];
logic1D52A9A0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52A9A0_p_5_in823_in [label="p_5_in823_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52A9A0_p_102_out [label="p_102_out", shape=house, color="#e4f1b2"];
}
N_1C96A7D0 [label="N_1C96A7D0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_102_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_102_out ]\n\n#0:1\n", color="#bbebff"];
N_1835E3A0 [label="N_1835E3A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_824_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_824_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17A35450 [label="N_17A35450\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_822_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_822_in ]\n\n#0:1\n", color="#bbebff"];
N_183BC460 [label="N_183BC460\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_820_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_820_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC43900 [label="N_1CC43900\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_817_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_817_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC99E00 [label="N_1CC99E00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_815_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_815_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA465F0 [label="N_1CA465F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_814_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_814_in ]\n\n#0:1\n", color="#bbebff"];
N_1835E3A0 -> N_1C96A7D0 [label="1", taillabel=<out[p_824_out]>, headlabel=<A>, headlabel=<#0:1>];
N_17A35450 -> N_1835E3A0 [label="1", taillabel=<out[p_822_in]>, headlabel=<P_1C702A90>, headlabel=<#0:1>];
N_183BC460 -> N_1C96A7D0 [label="1", taillabel=<out[p_820_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC99E00 -> N_183BC460 [label="1", taillabel=<out[p_821_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC43900 -> N_1C96A7D0 [label="1", taillabel=<out[p_817_out]>, headlabel=<P_1C702EE0>, headlabel=<#0:1>];
N_1CC99E00 -> N_1835E3A0 [label="1", taillabel=<out[p_821_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CA465F0 -> N_1CC99E00 [label="1", taillabel=<out[p_814_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A9A0_p_816_in -> N_1CC43900 [label="1", taillabel=<p_816_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52A9A0_p_816_in -> N_1CA465F0 [label="1", taillabel=<p_816_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A9A0_p_13_in -> N_1CC99E00 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A9A0_p_0_in -> N_1CC43900 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A9A0_p_826_out -> N_17A35450 [label="1", taillabel=<p_826_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52A9A0_p_826_out -> N_183BC460 [label="1", taillabel=<p_826_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52A9A0_p_23_in -> N_1835E3A0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C702A60>, headlabel=<#0:1>];
logic1D52A9A0_p_5_in823_in -> N_1835E3A0 [label="1", taillabel=<p_5_in823_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C96A7D0 -> logic1D52A9A0_p_102_out [label="1", taillabel=<out[p_102_out]>, headlabel=<p_102_out>, headlabel=<#0:1>];
}
digraph logic1D52AA50 {
graph [label="logic1D52AA50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AA50_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52AA50_p_796_out [label="p_796_out", shape=invhouse, color="#e4f1b2"];
logic1D52AA50_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AA50_p_785_in [label="p_785_in", shape=house, color="#e4f1b2"];
}
N_1D43C120 [label="N_1D43C120\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_782_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_782_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52AA50_p_10_in -> N_1D43C120 [label="1", taillabel=<p_10_in>, headlabel=<P_1C9C2C70>, headlabel=<#0:1>];
logic1D52AA50_p_796_out -> N_1D43C120 [label="1", taillabel=<p_796_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AA50_pop_si_data -> N_1D43C120 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1D43C120 -> logic1D52AA50_p_785_in [label="1", taillabel=<out[p_785_in]>, headlabel=<p_785_in>, headlabel=<#0:1>];
}
digraph logic1D52AB00 {
graph [label="logic1D52AB00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AB00_p_785_in [label="p_785_in", shape=invhouse, color="#e4f1b2"];
logic1D52AB00_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52AB00_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52AB00_p_795_out [label="p_795_out", shape=invhouse, color="#e4f1b2"];
logic1D52AB00_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52AB00_p_5_in792_in [label="p_5_in792_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AB00_p_98_out99_out [label="p_98_out99_out", shape=house, color="#e4f1b2"];
}
N_1BD8DB60 [label="N_1BD8DB60\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out99_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out99_out ]\n\n#0:1\n", color="#bbebff"];
N_17C27200 [label="N_17C27200\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_793_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_793_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC74990 [label="N_1CC74990\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_791_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_791_in ]\n\n#0:1\n", color="#bbebff"];
N_1C9DD1D0 [label="N_1C9DD1D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_789_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_789_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835EA30 [label="N_1835EA30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_786_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_786_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C9DD4A0 [label="N_1C9DD4A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_784_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_784_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB19E00 [label="N_1CB19E00\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_783_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_783_in ]\n\n#0:1\n", color="#bbebff"];
N_17C27200 -> N_1BD8DB60 [label="1", taillabel=<out[p_793_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CC74990 -> N_17C27200 [label="1", taillabel=<out[p_791_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1C9DD1D0 -> N_1BD8DB60 [label="1", taillabel=<out[p_789_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1C9DD4A0 -> N_1C9DD1D0 [label="1", taillabel=<out[p_790_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1835EA30 -> N_1BD8DB60 [label="1", taillabel=<out[p_786_out]>, headlabel=<P_1C9C2AC0>, headlabel=<#0:1>];
N_1C9DD4A0 -> N_17C27200 [label="1", taillabel=<out[p_790_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB19E00 -> N_1C9DD4A0 [label="1", taillabel=<out[p_783_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AB00_p_785_in -> N_1835EA30 [label="1", taillabel=<p_785_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AB00_p_785_in -> N_1CB19E00 [label="1", taillabel=<p_785_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52AB00_p_13_in -> N_1C9DD4A0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AB00_p_0_in -> N_1835EA30 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AB00_p_795_out -> N_1CC74990 [label="1", taillabel=<p_795_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52AB00_p_795_out -> N_1C9DD1D0 [label="1", taillabel=<p_795_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AB00_p_23_in -> N_17C27200 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9C28E0>, headlabel=<#0:1>];
logic1D52AB00_p_5_in792_in -> N_17C27200 [label="1", taillabel=<p_5_in792_in>, headlabel=<P_1C9C28B0>, headlabel=<#0:1>];
N_1BD8DB60 -> logic1D52AB00_p_98_out99_out [label="1", taillabel=<out[p_98_out99_out]>, headlabel=<p_98_out99_out>, headlabel=<#0:1>];
}
digraph logic1D52ABB0 {
graph [label="logic1D52ABB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52ABB0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52ABB0_p_767_out [label="p_767_out", shape=invhouse, color="#e4f1b2"];
logic1D52ABB0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52ABB0_p_756_in [label="p_756_in", shape=house, color="#e4f1b2"];
}
N_1CAD71D0 [label="N_1CAD71D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_753_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_753_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52ABB0_p_10_in -> N_1CAD71D0 [label="1", taillabel=<p_10_in>, headlabel=<P_1C9C16B0>, headlabel=<#0:1>];
logic1D52ABB0_p_767_out -> N_1CAD71D0 [label="1", taillabel=<p_767_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52ABB0_pop_si_data -> N_1CAD71D0 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1CAD71D0 -> logic1D52ABB0_p_756_in [label="1", taillabel=<out[p_756_in]>, headlabel=<p_756_in>, headlabel=<#0:1>];
}
digraph logic1D52AC60 {
graph [label="logic1D52AC60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AC60_p_756_in [label="p_756_in", shape=invhouse, color="#e4f1b2"];
logic1D52AC60_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52AC60_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52AC60_p_766_out [label="p_766_out", shape=invhouse, color="#e4f1b2"];
logic1D52AC60_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52AC60_p_5_in763_in [label="p_5_in763_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AC60_p_94_out95_out [label="p_94_out95_out", shape=house, color="#e4f1b2"];
}
N_1835DB80 [label="N_1835DB80\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out95_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out95_out ]\n\n#0:1\n", color="#bbebff"];
N_1CD30EE0 [label="N_1CD30EE0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_764_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_764_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA6CEE0 [label="N_1CA6CEE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_762_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_762_in ]\n\n#0:1\n", color="#bbebff"];
N_17C245A0 [label="N_17C245A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_760_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_760_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835E210 [label="N_1835E210\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_757_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_757_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18C22EB0 [label="N_18C22EB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_755_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_755_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D9BFAE0 [label="N_1D9BFAE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_754_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_754_in ]\n\n#0:1\n", color="#bbebff"];
N_1CD30EE0 -> N_1835DB80 [label="1", taillabel=<out[p_764_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6CEE0 -> N_1CD30EE0 [label="1", taillabel=<out[p_762_in]>, headlabel=<P_1C9C0B40>, headlabel=<#0:1>];
N_17C245A0 -> N_1835DB80 [label="1", taillabel=<out[p_760_out]>, headlabel=<B>, headlabel=<#0:1>];
N_18C22EB0 -> N_17C245A0 [label="1", taillabel=<out[p_761_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1835E210 -> N_1835DB80 [label="1", taillabel=<out[p_757_out]>, headlabel=<P_1C9C0D50>, headlabel=<#0:1>];
N_18C22EB0 -> N_1CD30EE0 [label="1", taillabel=<out[p_761_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D9BFAE0 -> N_18C22EB0 [label="1", taillabel=<out[p_754_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AC60_p_756_in -> N_1835E210 [label="1", taillabel=<p_756_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AC60_p_756_in -> N_1D9BFAE0 [label="1", taillabel=<p_756_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52AC60_p_13_in -> N_18C22EB0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AC60_p_0_in -> N_1835E210 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AC60_p_766_out -> N_1CA6CEE0 [label="1", taillabel=<p_766_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52AC60_p_766_out -> N_17C245A0 [label="1", taillabel=<p_766_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AC60_p_23_in -> N_1CD30EE0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9C3270>, headlabel=<#0:1>];
logic1D52AC60_p_5_in763_in -> N_1CD30EE0 [label="1", taillabel=<p_5_in763_in>, headlabel=<A>, headlabel=<#0:1>];
N_1835DB80 -> logic1D52AC60_p_94_out95_out [label="1", taillabel=<out[p_94_out95_out]>, headlabel=<p_94_out95_out>, headlabel=<#0:1>];
}
digraph logic1D52AD10 {
graph [label="logic1D52AD10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AD10_p_738_out [label="p_738_out", shape=invhouse, color="#e4f1b2"];
logic1D52AD10_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52AD10_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AD10_p_727_in [label="p_727_in", shape=house, color="#e4f1b2"];
}
N_1CD31520 [label="N_1CD31520\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_724_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_724_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52AD10_p_738_out -> N_1CD31520 [label="1", taillabel=<p_738_out>, headlabel=<P_1C9C0E70>, headlabel=<#0:1>];
logic1D52AD10_pop_si_data -> N_1CD31520 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AD10_p_10_in -> N_1CD31520 [label="1", taillabel=<p_10_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD31520 -> logic1D52AD10_p_727_in [label="1", taillabel=<out[p_727_in]>, headlabel=<p_727_in>, headlabel=<#0:1>];
}
digraph logic1D52ADC0 {
graph [label="logic1D52ADC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52ADC0_p_727_in [label="p_727_in", shape=invhouse, color="#e4f1b2"];
logic1D52ADC0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52ADC0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52ADC0_p_737_out [label="p_737_out", shape=invhouse, color="#e4f1b2"];
logic1D52ADC0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52ADC0_p_5_in734_in [label="p_5_in734_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52ADC0_p_91_out [label="p_91_out", shape=house, color="#e4f1b2"];
}
N_1BD5A0A0 [label="N_1BD5A0A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_91_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_91_out ]\n\n#0:1\n", color="#bbebff"];
N_18318AA0 [label="N_18318AA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_735_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_735_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835E2B0 [label="N_1835E2B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_733_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_733_in ]\n\n#0:1\n", color="#bbebff"];
N_1D69A280 [label="N_1D69A280\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_731_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_731_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18318230 [label="N_18318230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_728_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_728_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835DD60 [label="N_1835DD60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_726_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_726_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835DD10 [label="N_1835DD10\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_725_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_725_in ]\n\n#0:1\n", color="#bbebff"];
N_18318AA0 -> N_1BD5A0A0 [label="1", taillabel=<out[p_735_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1835E2B0 -> N_18318AA0 [label="1", taillabel=<out[p_733_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D69A280 -> N_1BD5A0A0 [label="1", taillabel=<out[p_731_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1835DD60 -> N_1D69A280 [label="1", taillabel=<out[p_732_in]>, headlabel=<A>, headlabel=<#0:1>];
N_18318230 -> N_1BD5A0A0 [label="1", taillabel=<out[p_728_out]>, headlabel=<P_1C9C0210>, headlabel=<#0:1>];
N_1835DD60 -> N_18318AA0 [label="1", taillabel=<out[p_732_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1835DD10 -> N_1835DD60 [label="1", taillabel=<out[p_725_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52ADC0_p_727_in -> N_18318230 [label="1", taillabel=<p_727_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52ADC0_p_727_in -> N_1835DD10 [label="1", taillabel=<p_727_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52ADC0_p_13_in -> N_1835DD60 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52ADC0_p_0_in -> N_18318230 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52ADC0_p_737_out -> N_1835E2B0 [label="1", taillabel=<p_737_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52ADC0_p_737_out -> N_1D69A280 [label="1", taillabel=<p_737_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52ADC0_p_23_in -> N_18318AA0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9C0570>, headlabel=<#0:1>];
logic1D52ADC0_p_5_in734_in -> N_18318AA0 [label="1", taillabel=<p_5_in734_in>, headlabel=<P_1C9C1260>, headlabel=<#0:1>];
N_1BD5A0A0 -> logic1D52ADC0_p_91_out [label="1", taillabel=<out[p_91_out]>, headlabel=<p_91_out>, headlabel=<#0:1>];
}
digraph logic1D52AE70 {
graph [label="logic1D52AE70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AE70_p_709_out [label="p_709_out", shape=invhouse, color="#e4f1b2"];
logic1D52AE70_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52AE70_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AE70_p_698_in [label="p_698_in", shape=house, color="#e4f1b2"];
}
N_18D058E0 [label="N_18D058E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_695_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_695_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52AE70_p_709_out -> N_18D058E0 [label="1", taillabel=<p_709_out>, headlabel=<P_1CB2D780>, headlabel=<#0:1>];
logic1D52AE70_p_10_in -> N_18D058E0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AE70_pop_si_data -> N_18D058E0 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_18D058E0 -> logic1D52AE70_p_698_in [label="1", taillabel=<out[p_698_in]>, headlabel=<p_698_in>, headlabel=<#0:1>];
}
digraph logic1D52AF20 {
graph [label="logic1D52AF20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AF20_p_698_in [label="p_698_in", shape=invhouse, color="#e4f1b2"];
logic1D52AF20_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52AF20_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52AF20_p_708_out [label="p_708_out", shape=invhouse, color="#e4f1b2"];
logic1D52AF20_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52AF20_p_5_in705_in [label="p_5_in705_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AF20_p_87_out [label="p_87_out", shape=house, color="#e4f1b2"];
}
N_18319770 [label="N_18319770\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_87_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_87_out ]\n\n#0:1\n", color="#bbebff"];
N_1CAD8940 [label="N_1CAD8940\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_706_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_706_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BD980 [label="N_1D6BD980\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_704_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_704_in ]\n\n#0:1\n", color="#bbebff"];
N_17A345F0 [label="N_17A345F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_702_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_702_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CCD0A80 [label="N_1CCD0A80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_699_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_699_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D4CF930 [label="N_1D4CF930\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_697_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_697_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1E5F0 [label="N_1BD1E5F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_696_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_696_in ]\n\n#0:1\n", color="#bbebff"];
N_1CAD8940 -> N_18319770 [label="1", taillabel=<out[p_706_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BD980 -> N_1CAD8940 [label="1", taillabel=<out[p_704_in]>, headlabel=<P_1CB2D900>, headlabel=<#0:1>];
N_17A345F0 -> N_18319770 [label="1", taillabel=<out[p_702_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D4CF930 -> N_17A345F0 [label="1", taillabel=<out[p_703_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1CCD0A80 -> N_18319770 [label="1", taillabel=<out[p_699_out]>, headlabel=<P_1CB2CF40>, headlabel=<#0:1>];
N_1D4CF930 -> N_1CAD8940 [label="1", taillabel=<out[p_703_in]>, headlabel=<P_1CB2D690>, headlabel=<#0:1>];
N_1BD1E5F0 -> N_1D4CF930 [label="1", taillabel=<out[p_696_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AF20_p_698_in -> N_1CCD0A80 [label="1", taillabel=<p_698_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AF20_p_698_in -> N_1BD1E5F0 [label="1", taillabel=<p_698_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52AF20_p_13_in -> N_1D4CF930 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AF20_p_0_in -> N_1CCD0A80 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52AF20_p_708_out -> N_1D6BD980 [label="1", taillabel=<p_708_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52AF20_p_708_out -> N_17A345F0 [label="1", taillabel=<p_708_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AF20_p_23_in -> N_1CAD8940 [label="1", taillabel=<p_23_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AF20_p_5_in705_in -> N_1CAD8940 [label="1", taillabel=<p_5_in705_in>, headlabel=<A>, headlabel=<#0:1>];
N_18319770 -> logic1D52AF20_p_87_out [label="1", taillabel=<out[p_87_out]>, headlabel=<p_87_out>, headlabel=<#0:1>];
}
digraph logic1D52AFD0 {
graph [label="logic1D52AFD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52AFD0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52AFD0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52AFD0_p_678_out [label="p_678_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52AFD0_p_667_in [label="p_667_in", shape=house, color="#e4f1b2"];
}
N_1835DBD0 [label="N_1835DBD0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_664_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_664_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52AFD0_p_10_in -> N_1835DBD0 [label="1", taillabel=<p_10_in>, headlabel=<P_1CB2C5B0>, headlabel=<#0:1>];
logic1D52AFD0_pop_si_data -> N_1835DBD0 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52AFD0_p_678_out -> N_1835DBD0 [label="1", taillabel=<p_678_out>, headlabel=<A>, headlabel=<#0:1>];
N_1835DBD0 -> logic1D52AFD0_p_667_in [label="1", taillabel=<out[p_667_in]>, headlabel=<p_667_in>, headlabel=<#0:1>];
}
digraph logic1D52B080 {
graph [label="logic1D52B080", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B080_p_667_in [label="p_667_in", shape=invhouse, color="#e4f1b2"];
logic1D52B080_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B080_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B080_p_677_out [label="p_677_out", shape=invhouse, color="#e4f1b2"];
logic1D52B080_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B080_p_5_in674_in [label="p_5_in674_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B080_p_83_out [label="p_83_out", shape=house, color="#e4f1b2"];
}
N_17A36F80 [label="N_17A36F80\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_out ]\n\n#0:1\n", color="#bbebff"];
N_1CC9B930 [label="N_1CC9B930\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_675_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_675_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_178F3C00 [label="N_178F3C00\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_673_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_673_in ]\n\n#0:1\n", color="#bbebff"];
N_178F26C0 [label="N_178F26C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_671_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_671_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB05450 [label="N_1CB05450\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_668_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_668_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CCD0490 [label="N_1CCD0490\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_666_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_666_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835D6D0 [label="N_1835D6D0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_665_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_665_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC9B930 -> N_17A36F80 [label="1", taillabel=<out[p_675_out]>, headlabel=<A>, headlabel=<#0:1>];
N_178F3C00 -> N_1CC9B930 [label="1", taillabel=<out[p_673_in]>, headlabel=<B>, headlabel=<#0:1>];
N_178F26C0 -> N_17A36F80 [label="1", taillabel=<out[p_671_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CCD0490 -> N_178F26C0 [label="1", taillabel=<out[p_672_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB05450 -> N_17A36F80 [label="1", taillabel=<out[p_668_out]>, headlabel=<P_1CB2B7A0>, headlabel=<#0:1>];
N_1CCD0490 -> N_1CC9B930 [label="1", taillabel=<out[p_672_in]>, headlabel=<P_1CB2AE70>, headlabel=<#0:1>];
N_1835D6D0 -> N_1CCD0490 [label="1", taillabel=<out[p_665_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B080_p_667_in -> N_1CB05450 [label="1", taillabel=<p_667_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B080_p_667_in -> N_1835D6D0 [label="1", taillabel=<p_667_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B080_p_13_in -> N_1CCD0490 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B080_p_0_in -> N_1CB05450 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B080_p_677_out -> N_178F3C00 [label="1", taillabel=<p_677_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B080_p_677_out -> N_178F26C0 [label="1", taillabel=<p_677_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B080_p_23_in -> N_1CC9B930 [label="1", taillabel=<p_23_in>, headlabel=<P_1CB2AF30>, headlabel=<#0:1>];
logic1D52B080_p_5_in674_in -> N_1CC9B930 [label="1", taillabel=<p_5_in674_in>, headlabel=<A>, headlabel=<#0:1>];
N_17A36F80 -> logic1D52B080_p_83_out [label="1", taillabel=<out[p_83_out]>, headlabel=<p_83_out>, headlabel=<#0:1>];
}
digraph logic1D52B130 {
graph [label="logic1D52B130", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B130_p_649_out [label="p_649_out", shape=invhouse, color="#e4f1b2"];
logic1D52B130_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B130_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B130_p_638_in [label="p_638_in", shape=house, color="#e4f1b2"];
}
N_1CA6D700 [label="N_1CA6D700\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_635_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_635_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B130_p_649_out -> N_1CA6D700 [label="1", taillabel=<p_649_out>, headlabel=<P_1CB2DBD0>, headlabel=<#0:1>];
logic1D52B130_p_10_in -> N_1CA6D700 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B130_pop_si_data -> N_1CA6D700 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6D700 -> logic1D52B130_p_638_in [label="1", taillabel=<out[p_638_in]>, headlabel=<p_638_in>, headlabel=<#0:1>];
}
digraph logic1D52B1E0 {
graph [label="logic1D52B1E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B1E0_p_638_in [label="p_638_in", shape=invhouse, color="#e4f1b2"];
logic1D52B1E0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B1E0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B1E0_p_648_out [label="p_648_out", shape=invhouse, color="#e4f1b2"];
logic1D52B1E0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B1E0_p_5_in645_in [label="p_5_in645_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B1E0_p_78_out79_out [label="p_78_out79_out", shape=house, color="#e4f1b2"];
}
N_1CD0A0F0 [label="N_1CD0A0F0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_78_out79_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_78_out79_out ]\n\n#0:1\n", color="#bbebff"];
N_1820E580 [label="N_1820E580\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_646_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_646_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17C24AF0 [label="N_17C24AF0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_644_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_644_in ]\n\n#0:1\n", color="#bbebff"];
N_1D8EE000 [label="N_1D8EE000\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_642_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_642_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC444E0 [label="N_1CC444E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_639_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_639_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D43BDB0 [label="N_1D43BDB0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_637_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_637_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D9C0C60 [label="N_1D9C0C60\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_636_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_636_in ]\n\n#0:1\n", color="#bbebff"];
N_1820E580 -> N_1CD0A0F0 [label="1", taillabel=<out[p_646_out]>, headlabel=<A>, headlabel=<#0:1>];
N_17C24AF0 -> N_1820E580 [label="1", taillabel=<out[p_644_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D8EE000 -> N_1CD0A0F0 [label="1", taillabel=<out[p_642_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D43BDB0 -> N_1D8EE000 [label="1", taillabel=<out[p_643_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC444E0 -> N_1CD0A0F0 [label="1", taillabel=<out[p_639_out]>, headlabel=<P_1D0B7200>, headlabel=<#0:1>];
N_1D43BDB0 -> N_1820E580 [label="1", taillabel=<out[p_643_in]>, headlabel=<P_1D0B71D0>, headlabel=<#0:1>];
N_1D9C0C60 -> N_1D43BDB0 [label="1", taillabel=<out[p_636_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B1E0_p_638_in -> N_1CC444E0 [label="1", taillabel=<p_638_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B1E0_p_638_in -> N_1D9C0C60 [label="1", taillabel=<p_638_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B1E0_p_13_in -> N_1D43BDB0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B1E0_p_0_in -> N_1CC444E0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B1E0_p_648_out -> N_17C24AF0 [label="1", taillabel=<p_648_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B1E0_p_648_out -> N_1D8EE000 [label="1", taillabel=<p_648_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B1E0_p_23_in -> N_1820E580 [label="1", taillabel=<p_23_in>, headlabel=<P_1D0B6C30>, headlabel=<#0:1>];
logic1D52B1E0_p_5_in645_in -> N_1820E580 [label="1", taillabel=<p_5_in645_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD0A0F0 -> logic1D52B1E0_p_78_out79_out [label="1", taillabel=<out[p_78_out79_out]>, headlabel=<p_78_out79_out>, headlabel=<#0:1>];
}
digraph logic1D52B290 {
graph [label="logic1D52B290", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B290_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B290_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52B290_p_620_out [label="p_620_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B290_p_609_in [label="p_609_in", shape=house, color="#e4f1b2"];
}
N_1CE31D90 [label="N_1CE31D90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_606_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_606_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B290_p_10_in -> N_1CE31D90 [label="1", taillabel=<p_10_in>, headlabel=<P_1D0B8B50>, headlabel=<#0:1>];
logic1D52B290_pop_si_data -> N_1CE31D90 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B290_p_620_out -> N_1CE31D90 [label="1", taillabel=<p_620_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CE31D90 -> logic1D52B290_p_609_in [label="1", taillabel=<out[p_609_in]>, headlabel=<p_609_in>, headlabel=<#0:1>];
}
digraph logic1D52B340 {
graph [label="logic1D52B340", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B340_p_609_in [label="p_609_in", shape=invhouse, color="#e4f1b2"];
logic1D52B340_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B340_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B340_p_619_out [label="p_619_out", shape=invhouse, color="#e4f1b2"];
logic1D52B340_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B340_p_5_in616_in [label="p_5_in616_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B340_p_75_out [label="p_75_out", shape=house, color="#e4f1b2"];
}
N_1C9DF4D0 [label="N_1C9DF4D0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out ]\n\n#0:1\n", color="#bbebff"];
N_1CCD05D0 [label="N_1CCD05D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_617_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_617_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17C240F0 [label="N_17C240F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_615_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_615_in ]\n\n#0:1\n", color="#bbebff"];
N_1D6BD390 [label="N_1D6BD390\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_613_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_613_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CF093E0 [label="N_1CF093E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_610_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_610_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835EA80 [label="N_1835EA80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_608_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_608_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB9E3A0 [label="N_1CB9E3A0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_607_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_607_in ]\n\n#0:1\n", color="#bbebff"];
N_1CCD05D0 -> N_1C9DF4D0 [label="1", taillabel=<out[p_617_out]>, headlabel=<A>, headlabel=<#0:1>];
N_17C240F0 -> N_1CCD05D0 [label="1", taillabel=<out[p_615_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BD390 -> N_1C9DF4D0 [label="1", taillabel=<out[p_613_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1835EA80 -> N_1D6BD390 [label="1", taillabel=<out[p_614_in]>, headlabel=<A>, headlabel=<#0:1>];
N_1CF093E0 -> N_1C9DF4D0 [label="1", taillabel=<out[p_610_out]>, headlabel=<P_1D0B8F40>, headlabel=<#0:1>];
N_1835EA80 -> N_1CCD05D0 [label="1", taillabel=<out[p_614_in]>, headlabel=<P_1D0B90F0>, headlabel=<#0:1>];
N_1CB9E3A0 -> N_1835EA80 [label="1", taillabel=<out[p_607_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B340_p_609_in -> N_1CF093E0 [label="1", taillabel=<p_609_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B340_p_609_in -> N_1CB9E3A0 [label="1", taillabel=<p_609_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B340_p_13_in -> N_1835EA80 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B340_p_0_in -> N_1CF093E0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B340_p_619_out -> N_17C240F0 [label="1", taillabel=<p_619_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B340_p_619_out -> N_1D6BD390 [label="1", taillabel=<p_619_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B340_p_23_in -> N_1CCD05D0 [label="1", taillabel=<p_23_in>, headlabel=<P_1D0B9120>, headlabel=<#0:1>];
logic1D52B340_p_5_in616_in -> N_1CCD05D0 [label="1", taillabel=<p_5_in616_in>, headlabel=<B>, headlabel=<#0:1>];
N_1C9DF4D0 -> logic1D52B340_p_75_out [label="1", taillabel=<out[p_75_out]>, headlabel=<p_75_out>, headlabel=<#0:1>];
}
digraph logic1D52B3F0 {
graph [label="logic1D52B3F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B3F0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B3F0_p_591_out [label="p_591_out", shape=invhouse, color="#e4f1b2"];
logic1D52B3F0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B3F0_p_580_in [label="p_580_in", shape=house, color="#e4f1b2"];
}
N_1D6BA410 [label="N_1D6BA410\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_577_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_577_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B3F0_p_10_in -> N_1D6BA410 [label="1", taillabel=<p_10_in>, headlabel=<P_1D0B7EC0>, headlabel=<#0:1>];
logic1D52B3F0_p_591_out -> N_1D6BA410 [label="1", taillabel=<p_591_out>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B3F0_pop_si_data -> N_1D6BA410 [label="1", taillabel=<pop_si_data>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BA410 -> logic1D52B3F0_p_580_in [label="1", taillabel=<out[p_580_in]>, headlabel=<p_580_in>, headlabel=<#0:1>];
}
digraph logic1D52B4A0 {
graph [label="logic1D52B4A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B4A0_p_580_in [label="p_580_in", shape=invhouse, color="#e4f1b2"];
logic1D52B4A0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B4A0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B4A0_p_590_out [label="p_590_out", shape=invhouse, color="#e4f1b2"];
logic1D52B4A0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B4A0_p_5_in587_in [label="p_5_in587_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B4A0_p_72_out [label="p_72_out", shape=house, color="#e4f1b2"];
}
N_19023040 [label="N_19023040\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_72_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_72_out ]\n\n#0:1\n", color="#bbebff"];
N_18AEA2D0 [label="N_18AEA2D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_588_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_588_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_181D4000 [label="N_181D4000\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_586_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_586_in ]\n\n#0:1\n", color="#bbebff"];
N_18C25AC0 [label="N_18C25AC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_584_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_584_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835DC70 [label="N_1835DC70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_581_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_581_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_181D7CA0 [label="N_181D7CA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_579_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_579_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C9DD4F0 [label="N_1C9DD4F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_578_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_578_in ]\n\n#0:1\n", color="#bbebff"];
N_18AEA2D0 -> N_19023040 [label="1", taillabel=<out[p_588_out]>, headlabel=<A>, headlabel=<#0:1>];
N_181D4000 -> N_18AEA2D0 [label="1", taillabel=<out[p_586_in]>, headlabel=<P_1D0B6630>, headlabel=<#0:1>];
N_18C25AC0 -> N_19023040 [label="1", taillabel=<out[p_584_out]>, headlabel=<B>, headlabel=<#0:1>];
N_181D7CA0 -> N_18C25AC0 [label="1", taillabel=<out[p_585_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1835DC70 -> N_19023040 [label="1", taillabel=<out[p_581_out]>, headlabel=<P_1D0B6450>, headlabel=<#0:1>];
N_181D7CA0 -> N_18AEA2D0 [label="1", taillabel=<out[p_585_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1C9DD4F0 -> N_181D7CA0 [label="1", taillabel=<out[p_578_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B4A0_p_580_in -> N_1835DC70 [label="1", taillabel=<p_580_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B4A0_p_580_in -> N_1C9DD4F0 [label="1", taillabel=<p_580_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B4A0_p_13_in -> N_181D7CA0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B4A0_p_0_in -> N_1835DC70 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B4A0_p_590_out -> N_181D4000 [label="1", taillabel=<p_590_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B4A0_p_590_out -> N_18C25AC0 [label="1", taillabel=<p_590_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B4A0_p_23_in -> N_18AEA2D0 [label="1", taillabel=<p_23_in>, headlabel=<P_1D0B66C0>, headlabel=<#0:1>];
logic1D52B4A0_p_5_in587_in -> N_18AEA2D0 [label="1", taillabel=<p_5_in587_in>, headlabel=<A>, headlabel=<#0:1>];
N_19023040 -> logic1D52B4A0_p_72_out [label="1", taillabel=<out[p_72_out]>, headlabel=<p_72_out>, headlabel=<#0:1>];
}
digraph logic1D52B550 {
graph [label="logic1D52B550", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B550_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52B550_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B550_p_560_out [label="p_560_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B550_p_549_in [label="p_549_in", shape=house, color="#e4f1b2"];
}
N_1835DCC0 [label="N_1835DCC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_546_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_546_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B550_pop_si_data -> N_1835DCC0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D0B7AA0>, headlabel=<#0:1>];
logic1D52B550_p_10_in -> N_1835DCC0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B550_p_560_out -> N_1835DCC0 [label="1", taillabel=<p_560_out>, headlabel=<A>, headlabel=<#0:1>];
N_1835DCC0 -> logic1D52B550_p_549_in [label="1", taillabel=<out[p_549_in]>, headlabel=<p_549_in>, headlabel=<#0:1>];
}
digraph logic1D52B600 {
graph [label="logic1D52B600", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B600_p_549_in [label="p_549_in", shape=invhouse, color="#e4f1b2"];
logic1D52B600_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B600_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B600_p_559_out [label="p_559_out", shape=invhouse, color="#e4f1b2"];
logic1D52B600_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B600_p_5_in556_in [label="p_5_in556_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B600_p_68_out [label="p_68_out", shape=house, color="#e4f1b2"];
}
N_17A35040 [label="N_17A35040\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_68_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_68_out ]\n\n#0:1\n", color="#bbebff"];
N_1D6BD4D0 [label="N_1D6BD4D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_557_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_557_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC6D1B0 [label="N_1CC6D1B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_555_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_555_in ]\n\n#0:1\n", color="#bbebff"];
N_184A6C60 [label="N_184A6C60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_553_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_553_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C63D6D0 [label="N_1C63D6D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_550_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_550_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835D7C0 [label="N_1835D7C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_548_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_548_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835E9E0 [label="N_1835E9E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_547_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_547_in ]\n\n#0:1\n", color="#bbebff"];
N_1D6BD4D0 -> N_17A35040 [label="1", taillabel=<out[p_557_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CC6D1B0 -> N_1D6BD4D0 [label="1", taillabel=<out[p_555_in]>, headlabel=<P_1D0B75F0>, headlabel=<#0:1>];
N_184A6C60 -> N_17A35040 [label="1", taillabel=<out[p_553_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1835D7C0 -> N_184A6C60 [label="1", taillabel=<out[p_554_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1C63D6D0 -> N_17A35040 [label="1", taillabel=<out[p_550_out]>, headlabel=<P_1D0B95A0>, headlabel=<#0:1>];
N_1835D7C0 -> N_1D6BD4D0 [label="1", taillabel=<out[p_554_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1835E9E0 -> N_1835D7C0 [label="1", taillabel=<out[p_547_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B600_p_549_in -> N_1C63D6D0 [label="1", taillabel=<p_549_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B600_p_549_in -> N_1835E9E0 [label="1", taillabel=<p_549_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B600_p_13_in -> N_1835D7C0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B600_p_0_in -> N_1C63D6D0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B600_p_559_out -> N_1CC6D1B0 [label="1", taillabel=<p_559_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B600_p_559_out -> N_184A6C60 [label="1", taillabel=<p_559_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B600_p_23_in -> N_1D6BD4D0 [label="1", taillabel=<p_23_in>, headlabel=<P_1D0B6ED0>, headlabel=<#0:1>];
logic1D52B600_p_5_in556_in -> N_1D6BD4D0 [label="1", taillabel=<p_5_in556_in>, headlabel=<A>, headlabel=<#0:1>];
N_17A35040 -> logic1D52B600_p_68_out [label="1", taillabel=<out[p_68_out]>, headlabel=<p_68_out>, headlabel=<#0:1>];
}
digraph logic1D52B6B0 {
graph [label="logic1D52B6B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B6B0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52B6B0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B6B0_p_531_out [label="p_531_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B6B0_p_520_in [label="p_520_in", shape=house, color="#e4f1b2"];
}
N_1CE31D40 [label="N_1CE31D40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_517_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_517_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B6B0_pop_si_data -> N_1CE31D40 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C9A8AF0>, headlabel=<#0:1>];
logic1D52B6B0_p_10_in -> N_1CE31D40 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B6B0_p_531_out -> N_1CE31D40 [label="1", taillabel=<p_531_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CE31D40 -> logic1D52B6B0_p_520_in [label="1", taillabel=<out[p_520_in]>, headlabel=<p_520_in>, headlabel=<#0:1>];
}
digraph logic1D52B760 {
graph [label="logic1D52B760", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B760_p_520_in [label="p_520_in", shape=invhouse, color="#e4f1b2"];
logic1D52B760_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B760_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B760_p_530_out [label="p_530_out", shape=invhouse, color="#e4f1b2"];
logic1D52B760_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B760_p_5_in527_in [label="p_5_in527_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B760_p_64_out [label="p_64_out", shape=house, color="#e4f1b2"];
}
N_19022EB0 [label="N_19022EB0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_64_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_64_out ]\n\n#0:1\n", color="#bbebff"];
N_184A70C0 [label="N_184A70C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_528_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_528_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18AEA460 [label="N_18AEA460\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_526_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_526_in ]\n\n#0:1\n", color="#bbebff"];
N_18C23F40 [label="N_18C23F40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_524_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_524_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D958A00 [label="N_1D958A00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_521_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_521_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC74F80 [label="N_1CC74F80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_519_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_519_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C96A870 [label="N_1C96A870\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_518_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_518_in ]\n\n#0:1\n", color="#bbebff"];
N_184A70C0 -> N_19022EB0 [label="1", taillabel=<out[p_528_out]>, headlabel=<A>, headlabel=<#0:1>];
N_18AEA460 -> N_184A70C0 [label="1", taillabel=<out[p_526_in]>, headlabel=<B>, headlabel=<#0:1>];
N_18C23F40 -> N_19022EB0 [label="1", taillabel=<out[p_524_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC74F80 -> N_18C23F40 [label="1", taillabel=<out[p_525_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D958A00 -> N_19022EB0 [label="1", taillabel=<out[p_521_out]>, headlabel=<P_1C9A86D0>, headlabel=<#0:1>];
N_1CC74F80 -> N_184A70C0 [label="1", taillabel=<out[p_525_in]>, headlabel=<P_1C9A6540>, headlabel=<#0:1>];
N_1C96A870 -> N_1CC74F80 [label="1", taillabel=<out[p_518_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B760_p_520_in -> N_1D958A00 [label="1", taillabel=<p_520_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B760_p_520_in -> N_1C96A870 [label="1", taillabel=<p_520_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B760_p_13_in -> N_1CC74F80 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B760_p_0_in -> N_1D958A00 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B760_p_530_out -> N_18AEA460 [label="1", taillabel=<p_530_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B760_p_530_out -> N_18C23F40 [label="1", taillabel=<p_530_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B760_p_23_in -> N_184A70C0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9A99C0>, headlabel=<#0:1>];
logic1D52B760_p_5_in527_in -> N_184A70C0 [label="1", taillabel=<p_5_in527_in>, headlabel=<A>, headlabel=<#0:1>];
N_19022EB0 -> logic1D52B760_p_64_out [label="1", taillabel=<out[p_64_out]>, headlabel=<p_64_out>, headlabel=<#0:1>];
}
digraph logic1D52B810 {
graph [label="logic1D52B810", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B810_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52B810_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B810_p_502_out [label="p_502_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B810_p_491_in [label="p_491_in", shape=house, color="#e4f1b2"];
}
N_1CA6D340 [label="N_1CA6D340\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_488_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_488_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B810_pop_si_data -> N_1CA6D340 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C9A6990>, headlabel=<#0:1>];
logic1D52B810_p_10_in -> N_1CA6D340 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B810_p_502_out -> N_1CA6D340 [label="1", taillabel=<p_502_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6D340 -> logic1D52B810_p_491_in [label="1", taillabel=<out[p_491_in]>, headlabel=<p_491_in>, headlabel=<#0:1>];
}
digraph logic1D52B8C0 {
graph [label="logic1D52B8C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B8C0_p_491_in [label="p_491_in", shape=invhouse, color="#e4f1b2"];
logic1D52B8C0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52B8C0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52B8C0_p_501_out [label="p_501_out", shape=invhouse, color="#e4f1b2"];
logic1D52B8C0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52B8C0_p_5_in498_in [label="p_5_in498_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B8C0_p_61_out [label="p_61_out", shape=house, color="#e4f1b2"];
}
N_1D6BAFF0 [label="N_1D6BAFF0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_61_out ]\n\n#0:1\n", color="#bbebff"];
N_1D69CE40 [label="N_1D69CE40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_499_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_499_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB43540 [label="N_1CB43540\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_497_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_497_in ]\n\n#0:1\n", color="#bbebff"];
N_184A53B0 [label="N_184A53B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_495_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_495_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1923A3C0 [label="N_1923A3C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_492_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_492_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_181D62B0 [label="N_181D62B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_490_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_490_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D99A0F0 [label="N_1D99A0F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_489_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_489_in ]\n\n#0:1\n", color="#bbebff"];
N_1D69CE40 -> N_1D6BAFF0 [label="1", taillabel=<out[p_499_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB43540 -> N_1D69CE40 [label="1", taillabel=<out[p_497_in]>, headlabel=<B>, headlabel=<#0:1>];
N_184A53B0 -> N_1D6BAFF0 [label="1", taillabel=<out[p_495_out]>, headlabel=<B>, headlabel=<#0:1>];
N_181D62B0 -> N_184A53B0 [label="1", taillabel=<out[p_496_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1923A3C0 -> N_1D6BAFF0 [label="1", taillabel=<out[p_492_out]>, headlabel=<P_1C9A8880>, headlabel=<#0:1>];
N_181D62B0 -> N_1D69CE40 [label="1", taillabel=<out[p_496_in]>, headlabel=<P_1C9A6BA0>, headlabel=<#0:1>];
N_1D99A0F0 -> N_181D62B0 [label="1", taillabel=<out[p_489_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B8C0_p_491_in -> N_1923A3C0 [label="1", taillabel=<p_491_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B8C0_p_491_in -> N_1D99A0F0 [label="1", taillabel=<p_491_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B8C0_p_13_in -> N_181D62B0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B8C0_p_0_in -> N_1923A3C0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B8C0_p_501_out -> N_1CB43540 [label="1", taillabel=<p_501_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52B8C0_p_501_out -> N_184A53B0 [label="1", taillabel=<p_501_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52B8C0_p_23_in -> N_1D69CE40 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9A96F0>, headlabel=<#0:1>];
logic1D52B8C0_p_5_in498_in -> N_1D69CE40 [label="1", taillabel=<p_5_in498_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BAFF0 -> logic1D52B8C0_p_61_out [label="1", taillabel=<out[p_61_out]>, headlabel=<p_61_out>, headlabel=<#0:1>];
}
digraph logic1D52B970 {
graph [label="logic1D52B970", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52B970_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52B970_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52B970_p_473_out [label="p_473_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52B970_p_462_in [label="p_462_in", shape=house, color="#e4f1b2"];
}
N_18AD07B0 [label="N_18AD07B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_459_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_459_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52B970_pop_si_data -> N_18AD07B0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1CF15CC0>, headlabel=<#0:1>];
logic1D52B970_p_10_in -> N_18AD07B0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52B970_p_473_out -> N_18AD07B0 [label="1", taillabel=<p_473_out>, headlabel=<A>, headlabel=<#0:1>];
N_18AD07B0 -> logic1D52B970_p_462_in [label="1", taillabel=<out[p_462_in]>, headlabel=<p_462_in>, headlabel=<#0:1>];
}
digraph logic1D52BA20 {
graph [label="logic1D52BA20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BA20_p_462_in [label="p_462_in", shape=invhouse, color="#e4f1b2"];
logic1D52BA20_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52BA20_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52BA20_p_472_out [label="p_472_out", shape=invhouse, color="#e4f1b2"];
logic1D52BA20_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52BA20_p_5_in469_in [label="p_5_in469_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BA20_p_57_out [label="p_57_out", shape=house, color="#e4f1b2"];
}
N_1CB43130 [label="N_1CB43130\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_57_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_57_out ]\n\n#0:1\n", color="#bbebff"];
N_189E0850 [label="N_189E0850\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_470_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_470_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB07110 [label="N_1CB07110\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_468_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_468_in ]\n\n#0:1\n", color="#bbebff"];
N_1820DCC0 [label="N_1820DCC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_466_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_466_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17A354F0 [label="N_17A354F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_463_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_463_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A7070 [label="N_184A7070\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_461_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_461_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC42320 [label="N_1CC42320\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_460_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_460_in ]\n\n#0:1\n", color="#bbebff"];
N_189E0850 -> N_1CB43130 [label="1", taillabel=<out[p_470_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB07110 -> N_189E0850 [label="1", taillabel=<out[p_468_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1820DCC0 -> N_1CB43130 [label="1", taillabel=<out[p_466_out]>, headlabel=<B>, headlabel=<#0:1>];
N_184A7070 -> N_1820DCC0 [label="1", taillabel=<out[p_467_in]>, headlabel=<B>, headlabel=<#0:1>];
N_17A354F0 -> N_1CB43130 [label="1", taillabel=<out[p_463_out]>, headlabel=<P_1CF14D30>, headlabel=<#0:1>];
N_184A7070 -> N_189E0850 [label="1", taillabel=<out[p_467_in]>, headlabel=<P_1CF139E0>, headlabel=<#0:1>];
N_1CC42320 -> N_184A7070 [label="1", taillabel=<out[p_460_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BA20_p_462_in -> N_17A354F0 [label="1", taillabel=<p_462_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BA20_p_462_in -> N_1CC42320 [label="1", taillabel=<p_462_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BA20_p_13_in -> N_184A7070 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BA20_p_0_in -> N_17A354F0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BA20_p_472_out -> N_1CB07110 [label="1", taillabel=<p_472_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BA20_p_472_out -> N_1820DCC0 [label="1", taillabel=<p_472_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BA20_p_23_in -> N_189E0850 [label="1", taillabel=<p_23_in>, headlabel=<P_1CF13A10>, headlabel=<#0:1>];
logic1D52BA20_p_5_in469_in -> N_189E0850 [label="1", taillabel=<p_5_in469_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB43130 -> logic1D52BA20_p_57_out [label="1", taillabel=<out[p_57_out]>, headlabel=<p_57_out>, headlabel=<#0:1>];
}
digraph logic1D52BAD0 {
graph [label="logic1D52BAD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BAD0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52BAD0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52BAD0_p_442_out [label="p_442_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BAD0_p_431_in [label="p_431_in", shape=house, color="#e4f1b2"];
}
N_1CA46780 [label="N_1CA46780\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_428_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_428_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52BAD0_pop_si_data -> N_1CA46780 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C788390>, headlabel=<#0:1>];
logic1D52BAD0_p_10_in -> N_1CA46780 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BAD0_p_442_out -> N_1CA46780 [label="1", taillabel=<p_442_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CA46780 -> logic1D52BAD0_p_431_in [label="1", taillabel=<out[p_431_in]>, headlabel=<p_431_in>, headlabel=<#0:1>];
}
digraph logic1D52BB80 {
graph [label="logic1D52BB80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BB80_p_431_in [label="p_431_in", shape=invhouse, color="#e4f1b2"];
logic1D52BB80_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52BB80_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52BB80_p_441_out [label="p_441_out", shape=invhouse, color="#e4f1b2"];
logic1D52BB80_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52BB80_p_5_in438_in [label="p_5_in438_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BB80_p_53_out [label="p_53_out", shape=house, color="#e4f1b2"];
}
N_18319720 [label="N_18319720\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_53_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_53_out ]\n\n#0:1\n", color="#bbebff"];
N_1CAD88A0 [label="N_1CAD88A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_439_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_439_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_B42AC60 [label="N_B42AC60\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_437_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_437_in ]\n\n#0:1\n", color="#bbebff"];
N_1CB07430 [label="N_1CB07430\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_435_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_435_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17A36940 [label="N_17A36940\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_432_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_432_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D99BAE0 [label="N_1D99BAE0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_430_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_430_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BDCEE90 [label="N_1BDCEE90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_429_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_429_in ]\n\n#0:1\n", color="#bbebff"];
N_1CAD88A0 -> N_18319720 [label="1", taillabel=<out[p_439_out]>, headlabel=<A>, headlabel=<#0:1>];
N_B42AC60 -> N_1CAD88A0 [label="1", taillabel=<out[p_437_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CB07430 -> N_18319720 [label="1", taillabel=<out[p_435_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D99BAE0 -> N_1CB07430 [label="1", taillabel=<out[p_436_in]>, headlabel=<B>, headlabel=<#0:1>];
N_17A36940 -> N_18319720 [label="1", taillabel=<out[p_432_out]>, headlabel=<P_1C78A130>, headlabel=<#0:1>];
N_1D99BAE0 -> N_1CAD88A0 [label="1", taillabel=<out[p_436_in]>, headlabel=<P_1C78B150>, headlabel=<#0:1>];
N_1BDCEE90 -> N_1D99BAE0 [label="1", taillabel=<out[p_429_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BB80_p_431_in -> N_17A36940 [label="1", taillabel=<p_431_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BB80_p_431_in -> N_1BDCEE90 [label="1", taillabel=<p_431_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BB80_p_13_in -> N_1D99BAE0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BB80_p_0_in -> N_17A36940 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BB80_p_441_out -> N_B42AC60 [label="1", taillabel=<p_441_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BB80_p_441_out -> N_1CB07430 [label="1", taillabel=<p_441_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BB80_p_23_in -> N_1CAD88A0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C78A250>, headlabel=<#0:1>];
logic1D52BB80_p_5_in438_in -> N_1CAD88A0 [label="1", taillabel=<p_5_in438_in>, headlabel=<A>, headlabel=<#0:1>];
N_18319720 -> logic1D52BB80_p_53_out [label="1", taillabel=<out[p_53_out]>, headlabel=<p_53_out>, headlabel=<#0:1>];
}
digraph logic1D52BC30 {
graph [label="logic1D52BC30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BC30_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52BC30_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52BC30_p_413_out [label="p_413_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BC30_p_402_in [label="p_402_in", shape=house, color="#e4f1b2"];
}
N_1CB07C50 [label="N_1CB07C50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_399_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_399_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52BC30_pop_si_data -> N_1CB07C50 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C65ABA0>, headlabel=<#0:1>];
logic1D52BC30_p_10_in -> N_1CB07C50 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BC30_p_413_out -> N_1CB07C50 [label="1", taillabel=<p_413_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CB07C50 -> logic1D52BC30_p_402_in [label="1", taillabel=<out[p_402_in]>, headlabel=<p_402_in>, headlabel=<#0:1>];
}
digraph logic1D52BCE0 {
graph [label="logic1D52BCE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BCE0_p_402_in [label="p_402_in", shape=invhouse, color="#e4f1b2"];
logic1D52BCE0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52BCE0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52BCE0_p_412_out [label="p_412_out", shape=invhouse, color="#e4f1b2"];
logic1D52BCE0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52BCE0_p_5_in409_in [label="p_5_in409_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BCE0_p_48_out49_out [label="p_48_out49_out", shape=house, color="#e4f1b2"];
}
N_1820C280 [label="N_1820C280\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out49_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out49_out ]\n\n#0:1\n", color="#bbebff"];
N_17A34780 [label="N_17A34780\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_410_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_410_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CC98A50 [label="N_1CC98A50\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_408_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_408_in ]\n\n#0:1\n", color="#bbebff"];
N_1CD315C0 [label="N_1CD315C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_406_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_406_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C63EE90 [label="N_1C63EE90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_403_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_403_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB06F80 [label="N_1CB06F80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_401_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_401_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835CEB0 [label="N_1835CEB0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_400_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_400_in ]\n\n#0:1\n", color="#bbebff"];
N_17A34780 -> N_1820C280 [label="1", taillabel=<out[p_410_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CC98A50 -> N_17A34780 [label="1", taillabel=<out[p_408_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CD315C0 -> N_1820C280 [label="1", taillabel=<out[p_406_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CB06F80 -> N_1CD315C0 [label="1", taillabel=<out[p_407_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1C63EE90 -> N_1820C280 [label="1", taillabel=<out[p_403_out]>, headlabel=<P_1C65CBB0>, headlabel=<#0:1>];
N_1CB06F80 -> N_17A34780 [label="1", taillabel=<out[p_407_in]>, headlabel=<P_1C65B530>, headlabel=<#0:1>];
N_1835CEB0 -> N_1CB06F80 [label="1", taillabel=<out[p_400_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BCE0_p_402_in -> N_1C63EE90 [label="1", taillabel=<p_402_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BCE0_p_402_in -> N_1835CEB0 [label="1", taillabel=<p_402_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BCE0_p_13_in -> N_1CB06F80 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BCE0_p_0_in -> N_1C63EE90 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BCE0_p_412_out -> N_1CC98A50 [label="1", taillabel=<p_412_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BCE0_p_412_out -> N_1CD315C0 [label="1", taillabel=<p_412_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BCE0_p_23_in -> N_17A34780 [label="1", taillabel=<p_23_in>, headlabel=<P_1C65B740>, headlabel=<#0:1>];
logic1D52BCE0_p_5_in409_in -> N_17A34780 [label="1", taillabel=<p_5_in409_in>, headlabel=<A>, headlabel=<#0:1>];
N_1820C280 -> logic1D52BCE0_p_48_out49_out [label="1", taillabel=<out[p_48_out49_out]>, headlabel=<p_48_out49_out>, headlabel=<#0:1>];
}
digraph logic1D52BD90 {
graph [label="logic1D52BD90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BD90_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52BD90_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52BD90_p_384_out [label="p_384_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BD90_p_373_in [label="p_373_in", shape=house, color="#e4f1b2"];
}
N_17A37F20 [label="N_17A37F20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_370_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_370_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52BD90_pop_si_data -> N_17A37F20 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C65B8F0>, headlabel=<#0:1>];
logic1D52BD90_p_10_in -> N_17A37F20 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BD90_p_384_out -> N_17A37F20 [label="1", taillabel=<p_384_out>, headlabel=<A>, headlabel=<#0:1>];
N_17A37F20 -> logic1D52BD90_p_373_in [label="1", taillabel=<out[p_373_in]>, headlabel=<p_373_in>, headlabel=<#0:1>];
}
digraph logic1D52BE40 {
graph [label="logic1D52BE40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BE40_p_373_in [label="p_373_in", shape=invhouse, color="#e4f1b2"];
logic1D52BE40_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52BE40_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52BE40_p_383_out [label="p_383_out", shape=invhouse, color="#e4f1b2"];
logic1D52BE40_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52BE40_p_5_in380_in [label="p_5_in380_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BE40_p_45_out [label="p_45_out", shape=house, color="#e4f1b2"];
}
N_178F2F30 [label="N_178F2F30\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_45_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_45_out ]\n\n#0:1\n", color="#bbebff"];
N_19022FF0 [label="N_19022FF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_381_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_381_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C7BF900 [label="N_1C7BF900\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_379_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_379_in ]\n\n#0:1\n", color="#bbebff"];
N_183BC1E0 [label="N_183BC1E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_377_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_377_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_B42A300 [label="N_B42A300\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_374_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_374_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19025480 [label="N_19025480\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_372_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_372_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820FAC0 [label="N_1820FAC0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_371_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_371_in ]\n\n#0:1\n", color="#bbebff"];
N_19022FF0 -> N_178F2F30 [label="1", taillabel=<out[p_381_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1C7BF900 -> N_19022FF0 [label="1", taillabel=<out[p_379_in]>, headlabel=<B>, headlabel=<#0:1>];
N_183BC1E0 -> N_178F2F30 [label="1", taillabel=<out[p_377_out]>, headlabel=<B>, headlabel=<#0:1>];
N_19025480 -> N_183BC1E0 [label="1", taillabel=<out[p_378_in]>, headlabel=<B>, headlabel=<#0:1>];
N_B42A300 -> N_178F2F30 [label="1", taillabel=<out[p_374_out]>, headlabel=<P_1C65D690>, headlabel=<#0:1>];
N_19025480 -> N_19022FF0 [label="1", taillabel=<out[p_378_in]>, headlabel=<P_1C65D840>, headlabel=<#0:1>];
N_1820FAC0 -> N_19025480 [label="1", taillabel=<out[p_371_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BE40_p_373_in -> N_B42A300 [label="1", taillabel=<p_373_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BE40_p_373_in -> N_1820FAC0 [label="1", taillabel=<p_373_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BE40_p_13_in -> N_19025480 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BE40_p_0_in -> N_B42A300 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BE40_p_383_out -> N_1C7BF900 [label="1", taillabel=<p_383_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BE40_p_383_out -> N_183BC1E0 [label="1", taillabel=<p_383_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BE40_p_23_in -> N_19022FF0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C65C3D0>, headlabel=<#0:1>];
logic1D52BE40_p_5_in380_in -> N_19022FF0 [label="1", taillabel=<p_5_in380_in>, headlabel=<A>, headlabel=<#0:1>];
N_178F2F30 -> logic1D52BE40_p_45_out [label="1", taillabel=<out[p_45_out]>, headlabel=<p_45_out>, headlabel=<#0:1>];
}
digraph logic1D52BEF0 {
graph [label="logic1D52BEF0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BEF0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52BEF0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52BEF0_p_355_out [label="p_355_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BEF0_p_344_in [label="p_344_in", shape=house, color="#e4f1b2"];
}
N_1BDCF340 [label="N_1BDCF340\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_341_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_341_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52BEF0_pop_si_data -> N_1BDCF340 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C65C0D0>, headlabel=<#0:1>];
logic1D52BEF0_p_10_in -> N_1BDCF340 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BEF0_p_355_out -> N_1BDCF340 [label="1", taillabel=<p_355_out>, headlabel=<A>, headlabel=<#0:1>];
N_1BDCF340 -> logic1D52BEF0_p_344_in [label="1", taillabel=<out[p_344_in]>, headlabel=<p_344_in>, headlabel=<#0:1>];
}
digraph logic1D52BFA0 {
graph [label="logic1D52BFA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52BFA0_p_344_in [label="p_344_in", shape=invhouse, color="#e4f1b2"];
logic1D52BFA0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52BFA0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52BFA0_p_354_out [label="p_354_out", shape=invhouse, color="#e4f1b2"];
logic1D52BFA0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52BFA0_p_5_in351_in [label="p_5_in351_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52BFA0_p_42_out [label="p_42_out", shape=house, color="#e4f1b2"];
}
N_1C9DE8A0 [label="N_1C9DE8A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_42_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_42_out ]\n\n#0:1\n", color="#bbebff"];
N_18319680 [label="N_18319680\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_352_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_352_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D959630 [label="N_1D959630\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_350_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_350_in ]\n\n#0:1\n", color="#bbebff"];
N_1835F570 [label="N_1835F570\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_348_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_348_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820CF00 [label="N_1820CF00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_345_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_345_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CAD7CC0 [label="N_1CAD7CC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_343_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_343_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1835F700 [label="N_1835F700\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_342_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_342_in ]\n\n#0:1\n", color="#bbebff"];
N_18319680 -> N_1C9DE8A0 [label="1", taillabel=<out[p_352_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D959630 -> N_18319680 [label="1", taillabel=<out[p_350_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1835F570 -> N_1C9DE8A0 [label="1", taillabel=<out[p_348_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CAD7CC0 -> N_1835F570 [label="1", taillabel=<out[p_349_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1820CF00 -> N_1C9DE8A0 [label="1", taillabel=<out[p_345_out]>, headlabel=<P_1C682450>, headlabel=<#0:1>];
N_1CAD7CC0 -> N_18319680 [label="1", taillabel=<out[p_349_in]>, headlabel=<P_1C683050>, headlabel=<#0:1>];
N_1835F700 -> N_1CAD7CC0 [label="1", taillabel=<out[p_342_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BFA0_p_344_in -> N_1820CF00 [label="1", taillabel=<p_344_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52BFA0_p_344_in -> N_1835F700 [label="1", taillabel=<p_344_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BFA0_p_13_in -> N_1CAD7CC0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BFA0_p_0_in -> N_1820CF00 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BFA0_p_354_out -> N_1D959630 [label="1", taillabel=<p_354_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52BFA0_p_354_out -> N_1835F570 [label="1", taillabel=<p_354_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52BFA0_p_23_in -> N_18319680 [label="1", taillabel=<p_23_in>, headlabel=<P_1C682F00>, headlabel=<#0:1>];
logic1D52BFA0_p_5_in351_in -> N_18319680 [label="1", taillabel=<p_5_in351_in>, headlabel=<A>, headlabel=<#0:1>];
N_1C9DE8A0 -> logic1D52BFA0_p_42_out [label="1", taillabel=<out[p_42_out]>, headlabel=<p_42_out>, headlabel=<#0:1>];
}
digraph logic1D52C050 {
graph [label="logic1D52C050", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C050_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C050_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C050_p_324_out [label="p_324_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C050_p_313_in [label="p_313_in", shape=house, color="#e4f1b2"];
}
N_181D40A0 [label="N_181D40A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_310_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_310_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C050_pop_si_data -> N_181D40A0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C6821E0>, headlabel=<#0:1>];
logic1D52C050_p_10_in -> N_181D40A0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C050_p_324_out -> N_181D40A0 [label="1", taillabel=<p_324_out>, headlabel=<A>, headlabel=<#0:1>];
N_181D40A0 -> logic1D52C050_p_313_in [label="1", taillabel=<out[p_313_in]>, headlabel=<p_313_in>, headlabel=<#0:1>];
}
digraph logic1D52C100 {
graph [label="logic1D52C100", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C100_p_313_in [label="p_313_in", shape=invhouse, color="#e4f1b2"];
logic1D52C100_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C100_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C100_p_323_out [label="p_323_out", shape=invhouse, color="#e4f1b2"];
logic1D52C100_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C100_p_5_in320_in [label="p_5_in320_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C100_p_38_out [label="p_38_out", shape=house, color="#e4f1b2"];
}
N_1820C0F0 [label="N_1820C0F0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_38_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_38_out ]\n\n#0:1\n", color="#bbebff"];
N_1BD55250 [label="N_1BD55250\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_321_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_321_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BB950 [label="N_1D6BB950\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_319_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_319_in ]\n\n#0:1\n", color="#bbebff"];
N_18319B30 [label="N_18319B30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_317_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_317_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1831BD40 [label="N_1831BD40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_314_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_314_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CA6D7A0 [label="N_1CA6D7A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_312_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_312_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1C63F840 [label="N_1C63F840\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_311_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_311_in ]\n\n#0:1\n", color="#bbebff"];
N_1BD55250 -> N_1820C0F0 [label="1", taillabel=<out[p_321_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BB950 -> N_1BD55250 [label="1", taillabel=<out[p_319_in]>, headlabel=<B>, headlabel=<#0:1>];
N_18319B30 -> N_1820C0F0 [label="1", taillabel=<out[p_317_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CA6D7A0 -> N_18319B30 [label="1", taillabel=<out[p_318_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1831BD40 -> N_1820C0F0 [label="1", taillabel=<out[p_314_out]>, headlabel=<P_1C685E10>, headlabel=<#0:1>];
N_1CA6D7A0 -> N_1BD55250 [label="1", taillabel=<out[p_318_in]>, headlabel=<P_1C683FE0>, headlabel=<#0:1>];
N_1C63F840 -> N_1CA6D7A0 [label="1", taillabel=<out[p_311_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C100_p_313_in -> N_1831BD40 [label="1", taillabel=<p_313_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C100_p_313_in -> N_1C63F840 [label="1", taillabel=<p_313_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C100_p_13_in -> N_1CA6D7A0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C100_p_0_in -> N_1831BD40 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C100_p_323_out -> N_1D6BB950 [label="1", taillabel=<p_323_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C100_p_323_out -> N_18319B30 [label="1", taillabel=<p_323_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C100_p_23_in -> N_1BD55250 [label="1", taillabel=<p_23_in>, headlabel=<P_1C684040>, headlabel=<#0:1>];
logic1D52C100_p_5_in320_in -> N_1BD55250 [label="1", taillabel=<p_5_in320_in>, headlabel=<A>, headlabel=<#0:1>];
N_1820C0F0 -> logic1D52C100_p_38_out [label="1", taillabel=<out[p_38_out]>, headlabel=<p_38_out>, headlabel=<#0:1>];
}
digraph logic1D52C1B0 {
graph [label="logic1D52C1B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C1B0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C1B0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C1B0_p_295_out [label="p_295_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C1B0_p_284_in [label="p_284_in", shape=house, color="#e4f1b2"];
}
N_18318410 [label="N_18318410\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_281_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_281_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C1B0_pop_si_data -> N_18318410 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C684B50>, headlabel=<#0:1>];
logic1D52C1B0_p_10_in -> N_18318410 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C1B0_p_295_out -> N_18318410 [label="1", taillabel=<p_295_out>, headlabel=<A>, headlabel=<#0:1>];
N_18318410 -> logic1D52C1B0_p_284_in [label="1", taillabel=<out[p_284_in]>, headlabel=<p_284_in>, headlabel=<#0:1>];
}
digraph logic1D52C260 {
graph [label="logic1D52C260", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C260_p_284_in [label="p_284_in", shape=invhouse, color="#e4f1b2"];
logic1D52C260_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C260_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C260_p_294_out [label="p_294_out", shape=invhouse, color="#e4f1b2"];
logic1D52C260_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C260_p_5_in291_in [label="p_5_in291_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C260_p_34_out [label="p_34_out", shape=house, color="#e4f1b2"];
}
N_191406C0 [label="N_191406C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_34_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_34_out ]\n\n#0:1\n", color="#bbebff"];
N_184D7B60 [label="N_184D7B60\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_292_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_292_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19022780 [label="N_19022780\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_290_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_290_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC6BD10 [label="N_1CC6BD10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_288_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_288_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_75159F0 [label="N_75159F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_285_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_285_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17C24FA0 [label="N_17C24FA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_283_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_283_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_19323A40 [label="N_19323A40\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_282_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_282_in ]\n\n#0:1\n", color="#bbebff"];
N_184D7B60 -> N_191406C0 [label="1", taillabel=<out[p_292_out]>, headlabel=<A>, headlabel=<#0:1>];
N_19022780 -> N_184D7B60 [label="1", taillabel=<out[p_290_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CC6BD10 -> N_191406C0 [label="1", taillabel=<out[p_288_out]>, headlabel=<B>, headlabel=<#0:1>];
N_17C24FA0 -> N_1CC6BD10 [label="1", taillabel=<out[p_289_in]>, headlabel=<B>, headlabel=<#0:1>];
N_75159F0 -> N_191406C0 [label="1", taillabel=<out[p_285_out]>, headlabel=<P_1C682510>, headlabel=<#0:1>];
N_17C24FA0 -> N_184D7B60 [label="1", taillabel=<out[p_289_in]>, headlabel=<P_1D8EDDB0>, headlabel=<#0:1>];
N_19323A40 -> N_17C24FA0 [label="1", taillabel=<out[p_282_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C260_p_284_in -> N_75159F0 [label="1", taillabel=<p_284_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C260_p_284_in -> N_19323A40 [label="1", taillabel=<p_284_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C260_p_13_in -> N_17C24FA0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C260_p_0_in -> N_75159F0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C260_p_294_out -> N_19022780 [label="1", taillabel=<p_294_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C260_p_294_out -> N_1CC6BD10 [label="1", taillabel=<p_294_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C260_p_23_in -> N_184D7B60 [label="1", taillabel=<p_23_in>, headlabel=<P_1D8EB050>, headlabel=<#0:1>];
logic1D52C260_p_5_in291_in -> N_184D7B60 [label="1", taillabel=<p_5_in291_in>, headlabel=<A>, headlabel=<#0:1>];
N_191406C0 -> logic1D52C260_p_34_out [label="1", taillabel=<out[p_34_out]>, headlabel=<p_34_out>, headlabel=<#0:1>];
}
digraph logic1D52C310 {
graph [label="logic1D52C310", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C310_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C310_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C310_p_266_out [label="p_266_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C310_p_255_in [label="p_255_in", shape=house, color="#e4f1b2"];
}
N_75153B0 [label="N_75153B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_252_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_252_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C310_pop_si_data -> N_75153B0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D8ED120>, headlabel=<#0:1>];
logic1D52C310_p_10_in -> N_75153B0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C310_p_266_out -> N_75153B0 [label="1", taillabel=<p_266_out>, headlabel=<A>, headlabel=<#0:1>];
N_75153B0 -> logic1D52C310_p_255_in [label="1", taillabel=<out[p_255_in]>, headlabel=<p_255_in>, headlabel=<#0:1>];
}
digraph logic1D52C3C0 {
graph [label="logic1D52C3C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C3C0_p_255_in [label="p_255_in", shape=invhouse, color="#e4f1b2"];
logic1D52C3C0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C3C0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C3C0_p_265_out [label="p_265_out", shape=invhouse, color="#e4f1b2"];
logic1D52C3C0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C3C0_p_5_in262_in [label="p_5_in262_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C3C0_p_31_out [label="p_31_out", shape=house, color="#e4f1b2"];
}
N_1820CA50 [label="N_1820CA50\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out ]\n\n#0:1\n", color="#bbebff"];
N_1C936850 [label="N_1C936850\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_263_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_263_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_184A46E0 [label="N_184A46E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_261_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_261_in ]\n\n#0:1\n", color="#bbebff"];
N_1CD0A3C0 [label="N_1CD0A3C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_259_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_259_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18C22000 [label="N_18C22000\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_256_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_256_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CAD8D50 [label="N_1CAD8D50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_254_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_254_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CB5F130 [label="N_1CB5F130\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_253_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_253_in ]\n\n#0:1\n", color="#bbebff"];
N_1C936850 -> N_1820CA50 [label="1", taillabel=<out[p_263_out]>, headlabel=<A>, headlabel=<#0:1>];
N_184A46E0 -> N_1C936850 [label="1", taillabel=<out[p_261_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CD0A3C0 -> N_1820CA50 [label="1", taillabel=<out[p_259_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1CAD8D50 -> N_1CD0A3C0 [label="1", taillabel=<out[p_260_in]>, headlabel=<B>, headlabel=<#0:1>];
N_18C22000 -> N_1820CA50 [label="1", taillabel=<out[p_256_out]>, headlabel=<P_1D8EB6B0>, headlabel=<#0:1>];
N_1CAD8D50 -> N_1C936850 [label="1", taillabel=<out[p_260_in]>, headlabel=<P_1D8EB830>, headlabel=<#0:1>];
N_1CB5F130 -> N_1CAD8D50 [label="1", taillabel=<out[p_253_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C3C0_p_255_in -> N_18C22000 [label="1", taillabel=<p_255_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C3C0_p_255_in -> N_1CB5F130 [label="1", taillabel=<p_255_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C3C0_p_13_in -> N_1CAD8D50 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C3C0_p_0_in -> N_18C22000 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C3C0_p_265_out -> N_184A46E0 [label="1", taillabel=<p_265_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C3C0_p_265_out -> N_1CD0A3C0 [label="1", taillabel=<p_265_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C3C0_p_23_in -> N_1C936850 [label="1", taillabel=<p_23_in>, headlabel=<P_1D8EB740>, headlabel=<#0:1>];
logic1D52C3C0_p_5_in262_in -> N_1C936850 [label="1", taillabel=<p_5_in262_in>, headlabel=<A>, headlabel=<#0:1>];
N_1820CA50 -> logic1D52C3C0_p_31_out [label="1", taillabel=<out[p_31_out]>, headlabel=<p_31_out>, headlabel=<#0:1>];
}
digraph logic1D52C470 {
graph [label="logic1D52C470", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C470_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C470_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C470_p_237_out [label="p_237_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C470_p_226_in [label="p_226_in", shape=house, color="#e4f1b2"];
}
N_1CD316B0 [label="N_1CD316B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_223_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_223_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C470_pop_si_data -> N_1CD316B0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D8EC700>, headlabel=<#0:1>];
logic1D52C470_p_10_in -> N_1CD316B0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C470_p_237_out -> N_1CD316B0 [label="1", taillabel=<p_237_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CD316B0 -> logic1D52C470_p_226_in [label="1", taillabel=<out[p_226_in]>, headlabel=<p_226_in>, headlabel=<#0:1>];
}
digraph logic1D52C520 {
graph [label="logic1D52C520", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C520_p_226_in [label="p_226_in", shape=invhouse, color="#e4f1b2"];
logic1D52C520_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C520_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C520_p_236_out [label="p_236_out", shape=invhouse, color="#e4f1b2"];
logic1D52C520_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C520_p_5_in233_in [label="p_5_in233_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C520_p_27_out [label="p_27_out", shape=house, color="#e4f1b2"];
}
N_190235E0 [label="N_190235E0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_27_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_27_out ]\n\n#0:1\n", color="#bbebff"];
N_183BEF80 [label="N_183BEF80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_234_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_234_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_18319DB0 [label="N_18319DB0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_232_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_232_in ]\n\n#0:1\n", color="#bbebff"];
N_1CD31610 [label="N_1CD31610\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_230_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_230_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CD317F0 [label="N_1CD317F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_227_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_227_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_17A35630 [label="N_17A35630\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_225_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_225_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_181D4190 [label="N_181D4190\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_224_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_224_in ]\n\n#0:1\n", color="#bbebff"];
N_183BEF80 -> N_190235E0 [label="1", taillabel=<out[p_234_out]>, headlabel=<A>, headlabel=<#0:1>];
N_18319DB0 -> N_183BEF80 [label="1", taillabel=<out[p_232_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CD31610 -> N_190235E0 [label="1", taillabel=<out[p_230_out]>, headlabel=<B>, headlabel=<#0:1>];
N_17A35630 -> N_1CD31610 [label="1", taillabel=<out[p_231_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CD317F0 -> N_190235E0 [label="1", taillabel=<out[p_227_out]>, headlabel=<P_1D8ED960>, headlabel=<#0:1>];
N_17A35630 -> N_183BEF80 [label="1", taillabel=<out[p_231_in]>, headlabel=<P_1D8ED5D0>, headlabel=<#0:1>];
N_181D4190 -> N_17A35630 [label="1", taillabel=<out[p_224_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C520_p_226_in -> N_1CD317F0 [label="1", taillabel=<p_226_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C520_p_226_in -> N_181D4190 [label="1", taillabel=<p_226_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C520_p_13_in -> N_17A35630 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C520_p_0_in -> N_1CD317F0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C520_p_236_out -> N_18319DB0 [label="1", taillabel=<p_236_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C520_p_236_out -> N_1CD31610 [label="1", taillabel=<p_236_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C520_p_23_in -> N_183BEF80 [label="1", taillabel=<p_23_in>, headlabel=<P_1D8ED6F0>, headlabel=<#0:1>];
logic1D52C520_p_5_in233_in -> N_183BEF80 [label="1", taillabel=<p_5_in233_in>, headlabel=<A>, headlabel=<#0:1>];
N_190235E0 -> logic1D52C520_p_27_out [label="1", taillabel=<out[p_27_out]>, headlabel=<p_27_out>, headlabel=<#0:1>];
}
digraph logic1D52C5D0 {
graph [label="logic1D52C5D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C5D0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C5D0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C5D0_p_206_out [label="p_206_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C5D0_p_195_in [label="p_195_in", shape=house, color="#e4f1b2"];
}
N_1831A3F0 [label="N_1831A3F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_192_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_192_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C5D0_pop_si_data -> N_1831A3F0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D8EDD20>, headlabel=<#0:1>];
logic1D52C5D0_p_10_in -> N_1831A3F0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C5D0_p_206_out -> N_1831A3F0 [label="1", taillabel=<p_206_out>, headlabel=<A>, headlabel=<#0:1>];
N_1831A3F0 -> logic1D52C5D0_p_195_in [label="1", taillabel=<out[p_195_in]>, headlabel=<p_195_in>, headlabel=<#0:1>];
}
digraph logic1D52C680 {
graph [label="logic1D52C680", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C680_p_195_in [label="p_195_in", shape=invhouse, color="#e4f1b2"];
logic1D52C680_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C680_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C680_p_205_out [label="p_205_out", shape=invhouse, color="#e4f1b2"];
logic1D52C680_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C680_p_5_in202_in [label="p_5_in202_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C680_p_23_out [label="p_23_out", shape=house, color="#e4f1b2"];
}
N_1CB421E0 [label="N_1CB421E0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_23_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_23_out ]\n\n#0:1\n", color="#bbebff"];
N_1CC73E00 [label="N_1CC73E00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_203_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_203_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CD30940 [label="N_1CD30940\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_201_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_201_in ]\n\n#0:1\n", color="#bbebff"];
N_1820DC70 [label="N_1820DC70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_199_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_199_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1820C550 [label="N_1820C550\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_196_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_196_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1EB40 [label="N_1BD1EB40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_194_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_194_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D0FDB60 [label="N_1D0FDB60\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_193_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_193_in ]\n\n#0:1\n", color="#bbebff"];
N_1CC73E00 -> N_1CB421E0 [label="1", taillabel=<out[p_203_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CD30940 -> N_1CC73E00 [label="1", taillabel=<out[p_201_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1820DC70 -> N_1CB421E0 [label="1", taillabel=<out[p_199_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD1EB40 -> N_1820DC70 [label="1", taillabel=<out[p_200_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1820C550 -> N_1CB421E0 [label="1", taillabel=<out[p_196_out]>, headlabel=<P_1D8EDEA0>, headlabel=<#0:1>];
N_1BD1EB40 -> N_1CC73E00 [label="1", taillabel=<out[p_200_in]>, headlabel=<P_1D8EA720>, headlabel=<#0:1>];
N_1D0FDB60 -> N_1BD1EB40 [label="1", taillabel=<out[p_193_in]>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C680_p_195_in -> N_1820C550 [label="1", taillabel=<p_195_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C680_p_195_in -> N_1D0FDB60 [label="1", taillabel=<p_195_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C680_p_13_in -> N_1BD1EB40 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C680_p_0_in -> N_1820C550 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C680_p_205_out -> N_1CD30940 [label="1", taillabel=<p_205_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C680_p_205_out -> N_1820DC70 [label="1", taillabel=<p_205_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C680_p_23_in -> N_1CC73E00 [label="1", taillabel=<p_23_in>, headlabel=<P_1D8EB2F0>, headlabel=<#0:1>];
logic1D52C680_p_5_in202_in -> N_1CC73E00 [label="1", taillabel=<p_5_in202_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CB421E0 -> logic1D52C680_p_23_out [label="1", taillabel=<out[p_23_out]>, headlabel=<p_23_out>, headlabel=<#0:1>];
}
digraph logic1D52C730 {
graph [label="logic1D52C730", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C730_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C730_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C730_p_177_out [label="p_177_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C730_p_166_in [label="p_166_in", shape=house, color="#e4f1b2"];
}
N_1D0FDA70 [label="N_1D0FDA70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_163_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_163_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C730_pop_si_data -> N_1D0FDA70 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C9E1410>, headlabel=<#0:1>];
logic1D52C730_p_10_in -> N_1D0FDA70 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C730_p_177_out -> N_1D0FDA70 [label="1", taillabel=<p_177_out>, headlabel=<A>, headlabel=<#0:1>];
N_1D0FDA70 -> logic1D52C730_p_166_in [label="1", taillabel=<out[p_166_in]>, headlabel=<p_166_in>, headlabel=<#0:1>];
}
digraph logic1D52C7E0 {
graph [label="logic1D52C7E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C7E0_p_166_in [label="p_166_in", shape=invhouse, color="#e4f1b2"];
logic1D52C7E0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C7E0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C7E0_p_176_out [label="p_176_out", shape=invhouse, color="#e4f1b2"];
logic1D52C7E0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C7E0_p_5_in173_in [label="p_5_in173_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C7E0_p_19_out [label="p_19_out", shape=house, color="#e4f1b2"];
}
N_1D0FD7A0 [label="N_1D0FD7A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_19_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_19_out ]\n\n#0:1\n", color="#bbebff"];
N_1D0FD700 [label="N_1D0FD700\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_174_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_174_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D0FD7F0 [label="N_1D0FD7F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_172_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_172_in ]\n\n#0:1\n", color="#bbebff"];
N_1D0FD6B0 [label="N_1D0FD6B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_170_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_170_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D9B32C0 [label="N_1D9B32C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_167_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_167_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D162AF0 [label="N_1D162AF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_165_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_165_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D162B90 [label="N_1D162B90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_164_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_164_in ]\n\n#0:1\n", color="#bbebff"];
N_1D0FD700 -> N_1D0FD7A0 [label="1", taillabel=<out[p_174_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D0FD7F0 -> N_1D0FD700 [label="1", taillabel=<out[p_172_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D0FD6B0 -> N_1D0FD7A0 [label="1", taillabel=<out[p_170_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D162AF0 -> N_1D0FD6B0 [label="1", taillabel=<out[p_171_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D9B32C0 -> N_1D0FD7A0 [label="1", taillabel=<out[p_167_out]>, headlabel=<P_1C9E18F0>, headlabel=<#0:1>];
N_1D162AF0 -> N_1D0FD700 [label="1", taillabel=<out[p_171_in]>, headlabel=<P_1C9E1AD0>, headlabel=<#0:1>];
N_1D162B90 -> N_1D162AF0 [label="1", taillabel=<out[p_164_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C7E0_p_166_in -> N_1D9B32C0 [label="1", taillabel=<p_166_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C7E0_p_166_in -> N_1D162B90 [label="1", taillabel=<p_166_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C7E0_p_13_in -> N_1D162AF0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C7E0_p_0_in -> N_1D9B32C0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C7E0_p_176_out -> N_1D0FD7F0 [label="1", taillabel=<p_176_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C7E0_p_176_out -> N_1D0FD6B0 [label="1", taillabel=<p_176_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C7E0_p_23_in -> N_1D0FD700 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9E1B00>, headlabel=<#0:1>];
logic1D52C7E0_p_5_in173_in -> N_1D0FD700 [label="1", taillabel=<p_5_in173_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D0FD7A0 -> logic1D52C7E0_p_19_out [label="1", taillabel=<out[p_19_out]>, headlabel=<p_19_out>, headlabel=<#0:1>];
}
digraph logic1D52C890 {
graph [label="logic1D52C890", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C890_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C890_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C890_p_148_out [label="p_148_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C890_p_137_in [label="p_137_in", shape=house, color="#e4f1b2"];
}
N_1D162500 [label="N_1D162500\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_134_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_134_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C890_pop_si_data -> N_1D162500 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C9E2760>, headlabel=<#0:1>];
logic1D52C890_p_10_in -> N_1D162500 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C890_p_148_out -> N_1D162500 [label="1", taillabel=<p_148_out>, headlabel=<A>, headlabel=<#0:1>];
N_1D162500 -> logic1D52C890_p_137_in [label="1", taillabel=<out[p_137_in]>, headlabel=<p_137_in>, headlabel=<#0:1>];
}
digraph logic1D52C940 {
graph [label="logic1D52C940", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C940_p_137_in [label="p_137_in", shape=invhouse, color="#e4f1b2"];
logic1D52C940_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52C940_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52C940_p_147_out [label="p_147_out", shape=invhouse, color="#e4f1b2"];
logic1D52C940_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52C940_p_5_in144_in [label="p_5_in144_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C940_p_15_out [label="p_15_out", shape=house, color="#e4f1b2"];
}
N_1D162280 [label="N_1D162280\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_15_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_15_out ]\n\n#0:1\n", color="#bbebff"];
N_1D162230 [label="N_1D162230\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_145_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_145_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D1622D0 [label="N_1D1622D0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_143_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_143_in ]\n\n#0:1\n", color="#bbebff"];
N_1D9B3B80 [label="N_1D9B3B80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_141_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_141_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D21DF70 [label="N_1D21DF70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_138_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_138_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D21DE80 [label="N_1D21DE80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_136_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_136_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D21DD90 [label="N_1D21DD90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_135_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_135_in ]\n\n#0:1\n", color="#bbebff"];
N_1D162230 -> N_1D162280 [label="1", taillabel=<out[p_145_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D1622D0 -> N_1D162230 [label="1", taillabel=<out[p_143_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D9B3B80 -> N_1D162280 [label="1", taillabel=<out[p_141_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D21DE80 -> N_1D9B3B80 [label="1", taillabel=<out[p_142_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D21DF70 -> N_1D162280 [label="1", taillabel=<out[p_138_out]>, headlabel=<P_1C9E3600>, headlabel=<#0:1>];
N_1D21DE80 -> N_1D162230 [label="1", taillabel=<out[p_142_in]>, headlabel=<P_1C9E2CD0>, headlabel=<#0:1>];
N_1D21DD90 -> N_1D21DE80 [label="1", taillabel=<out[p_135_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C940_p_137_in -> N_1D21DF70 [label="1", taillabel=<p_137_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C940_p_137_in -> N_1D21DD90 [label="1", taillabel=<p_137_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C940_p_13_in -> N_1D21DE80 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C940_p_0_in -> N_1D21DF70 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C940_p_147_out -> N_1D1622D0 [label="1", taillabel=<p_147_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52C940_p_147_out -> N_1D9B3B80 [label="1", taillabel=<p_147_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52C940_p_23_in -> N_1D162230 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9E2D00>, headlabel=<#0:1>];
logic1D52C940_p_5_in144_in -> N_1D162230 [label="1", taillabel=<p_5_in144_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D162280 -> logic1D52C940_p_15_out [label="1", taillabel=<out[p_15_out]>, headlabel=<p_15_out>, headlabel=<#0:1>];
}
digraph logic1D52C9F0 {
graph [label="logic1D52C9F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52C9F0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52C9F0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52C9F0_p_119_out [label="p_119_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52C9F0_p_108_in [label="p_108_in", shape=house, color="#e4f1b2"];
}
N_1D21DCA0 [label="N_1D21DCA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_105_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_105_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52C9F0_pop_si_data -> N_1D21DCA0 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C9E3420>, headlabel=<#0:1>];
logic1D52C9F0_p_10_in -> N_1D21DCA0 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52C9F0_p_119_out -> N_1D21DCA0 [label="1", taillabel=<p_119_out>, headlabel=<A>, headlabel=<#0:1>];
N_1D21DCA0 -> logic1D52C9F0_p_108_in [label="1", taillabel=<out[p_108_in]>, headlabel=<p_108_in>, headlabel=<#0:1>];
}
digraph logic1D52CAA0 {
graph [label="logic1D52CAA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CAA0_p_108_in [label="p_108_in", shape=invhouse, color="#e4f1b2"];
logic1D52CAA0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52CAA0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52CAA0_p_118_out [label="p_118_out", shape=invhouse, color="#e4f1b2"];
logic1D52CAA0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52CAA0_p_5_in115_in [label="p_5_in115_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CAA0_p_12_out [label="p_12_out", shape=house, color="#e4f1b2"];
}
N_1D21D840 [label="N_1D21D840\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out ]\n\n#0:1\n", color="#bbebff"];
N_1D21D8E0 [label="N_1D21D8E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_116_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_116_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D9B4440 [label="N_1D9B4440\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_114_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_114_in ]\n\n#0:1\n", color="#bbebff"];
N_1D2612F0 [label="N_1D2612F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D2611B0 [label="N_1D2611B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_109_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_109_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D261340 [label="N_1D261340\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D261200 [label="N_1D261200\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_106_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_106_in ]\n\n#0:1\n", color="#bbebff"];
N_1D21D8E0 -> N_1D21D840 [label="1", taillabel=<out[p_116_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1D9B4440 -> N_1D21D8E0 [label="1", taillabel=<out[p_114_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D2612F0 -> N_1D21D840 [label="1", taillabel=<out[p_112_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D261340 -> N_1D2612F0 [label="1", taillabel=<out[p_113_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1D2611B0 -> N_1D21D840 [label="1", taillabel=<out[p_109_out]>, headlabel=<P_1C9E3F90>, headlabel=<#0:1>];
N_1D261340 -> N_1D21D8E0 [label="1", taillabel=<out[p_113_in]>, headlabel=<P_1C9E3DB0>, headlabel=<#0:1>];
N_1D261200 -> N_1D261340 [label="1", taillabel=<out[p_106_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CAA0_p_108_in -> N_1D2611B0 [label="1", taillabel=<p_108_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CAA0_p_108_in -> N_1D261200 [label="1", taillabel=<p_108_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CAA0_p_13_in -> N_1D261340 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CAA0_p_0_in -> N_1D2611B0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CAA0_p_118_out -> N_1D9B4440 [label="1", taillabel=<p_118_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CAA0_p_118_out -> N_1D2612F0 [label="1", taillabel=<p_118_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CAA0_p_23_in -> N_1D21D8E0 [label="1", taillabel=<p_23_in>, headlabel=<P_1C9E3CC0>, headlabel=<#0:1>];
logic1D52CAA0_p_5_in115_in -> N_1D21D8E0 [label="1", taillabel=<p_5_in115_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D21D840 -> logic1D52CAA0_p_12_out [label="1", taillabel=<out[p_12_out]>, headlabel=<p_12_out>, headlabel=<#0:1>];
}
digraph logic1D52CB50 {
graph [label="logic1D52CB50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CB50_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52CB50_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52CB50_p_88_out [label="p_88_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CB50_p_77_in [label="p_77_in", shape=house, color="#e4f1b2"];
}
N_1D9B4C10 [label="N_1D9B4C10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_74_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_74_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52CB50_pop_si_data -> N_1D9B4C10 [label="1", taillabel=<pop_si_data>, headlabel=<P_1C703900>, headlabel=<#0:1>];
logic1D52CB50_p_10_in -> N_1D9B4C10 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CB50_p_88_out -> N_1D9B4C10 [label="1", taillabel=<p_88_out>, headlabel=<A>, headlabel=<#0:1>];
N_1D9B4C10 -> logic1D52CB50_p_77_in [label="1", taillabel=<out[p_77_in]>, headlabel=<p_77_in>, headlabel=<#0:1>];
}
digraph logic1D52CC00 {
graph [label="logic1D52CC00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CC00_p_77_in [label="p_77_in", shape=invhouse, color="#e4f1b2"];
logic1D52CC00_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52CC00_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52CC00_p_87_out [label="p_87_out", shape=invhouse, color="#e4f1b2"];
logic1D52CC00_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52CC00_p_5_in84_in [label="p_5_in84_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CC00_p_9_out [label="p_9_out", shape=house, color="#e4f1b2"];
}
N_1D25F4A0 [label="N_1D25F4A0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_9_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_9_out ]\n\n#0:1\n", color="#bbebff"];
N_1D9B4A80 [label="N_1D9B4A80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_85_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_85_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1A780FA0 [label="N_1A780FA0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_83_in ]\n\n#0:1\n", color="#bbebff"];
N_1A780F00 [label="N_1A780F00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_81_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_81_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1A780F50 [label="N_1A780F50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_78_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_78_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1A780FF0 [label="N_1A780FF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_76_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_76_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D9B5480 [label="N_1D9B5480\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_in ]\n\n#0:1\n", color="#bbebff"];
N_1D9B4A80 -> N_1D25F4A0 [label="1", taillabel=<out[p_85_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1A780FA0 -> N_1D9B4A80 [label="1", taillabel=<out[p_83_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1A780F00 -> N_1D25F4A0 [label="1", taillabel=<out[p_81_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1A780FF0 -> N_1A780F00 [label="1", taillabel=<out[p_82_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1A780F50 -> N_1D25F4A0 [label="1", taillabel=<out[p_78_out]>, headlabel=<P_1C703030>, headlabel=<#0:1>];
N_1A780FF0 -> N_1D9B4A80 [label="1", taillabel=<out[p_82_in]>, headlabel=<P_5936A50>, headlabel=<#0:1>];
N_1D9B5480 -> N_1A780FF0 [label="1", taillabel=<out[p_75_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CC00_p_77_in -> N_1A780F50 [label="1", taillabel=<p_77_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CC00_p_77_in -> N_1D9B5480 [label="1", taillabel=<p_77_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CC00_p_13_in -> N_1A780FF0 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CC00_p_0_in -> N_1A780F50 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CC00_p_87_out -> N_1A780FA0 [label="1", taillabel=<p_87_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CC00_p_87_out -> N_1A780F00 [label="1", taillabel=<p_87_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CC00_p_23_in -> N_1D9B4A80 [label="1", taillabel=<p_23_in>, headlabel=<P_5936600>, headlabel=<#0:1>];
logic1D52CC00_p_5_in84_in -> N_1D9B4A80 [label="1", taillabel=<p_5_in84_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D25F4A0 -> logic1D52CC00_p_9_out [label="1", taillabel=<out[p_9_out]>, headlabel=<p_9_out>, headlabel=<#0:1>];
}
digraph logic1D52CCB0 {
graph [label="logic1D52CCB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CCB0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52CCB0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52CCB0_p_58_out [label="p_58_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CCB0_p_47_in [label="p_47_in", shape=house, color="#e4f1b2"];
}
N_1A780460 [label="N_1A780460\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52CCB0_pop_si_data -> N_1A780460 [label="1", taillabel=<pop_si_data>, headlabel=<P_5959BD0>, headlabel=<#0:1>];
logic1D52CCB0_p_10_in -> N_1A780460 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CCB0_p_58_out -> N_1A780460 [label="1", taillabel=<p_58_out>, headlabel=<A>, headlabel=<#0:1>];
N_1A780460 -> logic1D52CCB0_p_47_in [label="1", taillabel=<out[p_47_in]>, headlabel=<p_47_in>, headlabel=<#0:1>];
}
digraph logic1D52CD60 {
graph [label="logic1D52CD60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CD60_p_47_in [label="p_47_in", shape=invhouse, color="#e4f1b2"];
logic1D52CD60_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52CD60_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52CD60_p_57_out [label="p_57_out", shape=invhouse, color="#e4f1b2"];
logic1D52CD60_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52CD60_p_5_in54_in [label="p_5_in54_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CD60_p_5_out [label="p_5_out", shape=house, color="#e4f1b2"];
}
N_1D9B5340 [label="N_1D9B5340\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_5_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_5_out ]\n\n#0:1\n", color="#bbebff"];
N_1CE2FEF0 [label="N_1CE2FEF0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_55_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_55_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CE2FFE0 [label="N_1CE2FFE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_53_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_53_in ]\n\n#0:1\n", color="#bbebff"];
N_1CE30030 [label="N_1CE30030\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_51_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_51_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CE2FCC0 [label="N_1CE2FCC0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_48_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1D9B5B10 [label="N_1D9B5B10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_46_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_46_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1CE2FE00 [label="N_1CE2FE00\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_45_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_45_in ]\n\n#0:1\n", color="#bbebff"];
N_1CE2FEF0 -> N_1D9B5340 [label="1", taillabel=<out[p_55_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CE2FFE0 -> N_1CE2FEF0 [label="1", taillabel=<out[p_53_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CE30030 -> N_1D9B5340 [label="1", taillabel=<out[p_51_out]>, headlabel=<B>, headlabel=<#0:1>];
N_1D9B5B10 -> N_1CE30030 [label="1", taillabel=<out[p_52_in]>, headlabel=<B>, headlabel=<#0:1>];
N_1CE2FCC0 -> N_1D9B5340 [label="1", taillabel=<out[p_48_out]>, headlabel=<P_59596F0>, headlabel=<#0:1>];
N_1D9B5B10 -> N_1CE2FEF0 [label="1", taillabel=<out[p_52_in]>, headlabel=<P_5959510>, headlabel=<#0:1>];
N_1CE2FE00 -> N_1D9B5B10 [label="1", taillabel=<out[p_45_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CD60_p_47_in -> N_1CE2FCC0 [label="1", taillabel=<p_47_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CD60_p_47_in -> N_1CE2FE00 [label="1", taillabel=<p_47_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CD60_p_13_in -> N_1D9B5B10 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CD60_p_0_in -> N_1CE2FCC0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CD60_p_57_out -> N_1CE2FFE0 [label="1", taillabel=<p_57_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CD60_p_57_out -> N_1CE30030 [label="1", taillabel=<p_57_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CD60_p_23_in -> N_1CE2FEF0 [label="1", taillabel=<p_23_in>, headlabel=<P_59594E0>, headlabel=<#0:1>];
logic1D52CD60_p_5_in54_in -> N_1CE2FEF0 [label="1", taillabel=<p_5_in54_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D9B5340 -> logic1D52CD60_p_5_out [label="1", taillabel=<out[p_5_out]>, headlabel=<p_5_out>, headlabel=<#0:1>];
}
digraph logic1D52CE10 {
graph [label="logic1D52CE10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CE10_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic1D52CE10_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic1D52CE10_p_28_out [label="p_28_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CE10_p_16_in [label="p_16_in", shape=house, color="#e4f1b2"];
}
N_1CE2FD10 [label="N_1CE2FD10\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic1D52CE10_pop_si_data -> N_1CE2FD10 [label="1", taillabel=<pop_si_data>, headlabel=<P_5958A90>, headlabel=<#0:1>];
logic1D52CE10_p_10_in -> N_1CE2FD10 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CE10_p_28_out -> N_1CE2FD10 [label="1", taillabel=<p_28_out>, headlabel=<A>, headlabel=<#0:1>];
N_1CE2FD10 -> logic1D52CE10_p_16_in [label="1", taillabel=<out[p_16_in]>, headlabel=<p_16_in>, headlabel=<#0:1>];
}
digraph logic1D52CEC0 {
graph [label="logic1D52CEC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CEC0_p_16_in [label="p_16_in", shape=invhouse, color="#e4f1b2"];
logic1D52CEC0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1D52CEC0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic1D52CEC0_p_27_out [label="p_27_out", shape=invhouse, color="#e4f1b2"];
logic1D52CEC0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic1D52CEC0_p_5_in24_in [label="p_5_in24_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CEC0_p_1_out [label="p_1_out", shape=house, color="#e4f1b2"];
}
N_5CF93E0 [label="N_5CF93E0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1_out ]\n\n#0:1\n", color="#bbebff"];
N_5CF9480 [label="N_5CF9480\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_25_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_25_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_5CF9430 [label="N_5CF9430\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_22_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_22_in ]\n\n#0:1\n", color="#bbebff"];
N_5CF9570 [label="N_5CF9570\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_20_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_20_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_190A0940 [label="N_190A0940\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_17_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_17_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_5CF9520 [label="N_5CF9520\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_15_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_15_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_5CF99D0 [label="N_5CF99D0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_14_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_14_in ]\n\n#0:1\n", color="#bbebff"];
N_5CF9480 -> N_5CF93E0 [label="1", taillabel=<out[p_25_out]>, headlabel=<A>, headlabel=<#0:1>];
N_5CF9430 -> N_5CF9480 [label="1", taillabel=<out[p_22_in]>, headlabel=<B>, headlabel=<#0:1>];
N_5CF9570 -> N_5CF93E0 [label="1", taillabel=<out[p_20_out]>, headlabel=<B>, headlabel=<#0:1>];
N_5CF9520 -> N_5CF9570 [label="1", taillabel=<out[p_21_in]>, headlabel=<B>, headlabel=<#0:1>];
N_190A0940 -> N_5CF93E0 [label="1", taillabel=<out[p_17_out]>, headlabel=<P_59585B0>, headlabel=<#0:1>];
N_5CF9520 -> N_5CF9480 [label="1", taillabel=<out[p_21_in]>, headlabel=<A>, headlabel=<#0:1>];
N_5CF99D0 -> N_5CF9520 [label="1", taillabel=<out[p_14_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CEC0_p_16_in -> N_190A0940 [label="1", taillabel=<p_16_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CEC0_p_16_in -> N_5CF99D0 [label="1", taillabel=<p_16_in>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CEC0_p_13_in -> N_5CF9520 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic1D52CEC0_p_0_in -> N_190A0940 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CEC0_p_27_out -> N_5CF9430 [label="1", taillabel=<p_27_out>, headlabel=<in>, headlabel=<#0:1>];
logic1D52CEC0_p_27_out -> N_5CF9570 [label="1", taillabel=<p_27_out>, headlabel=<A>, headlabel=<#0:1>];
logic1D52CEC0_p_23_in -> N_5CF9480 [label="1", taillabel=<p_23_in>, headlabel=<P_1C75CCF0>, headlabel=<#0:1>];
logic1D52CEC0_p_5_in24_in -> N_5CF9480 [label="1", taillabel=<p_5_in24_in>, headlabel=<P_1C75D9B0>, headlabel=<#0:1>];
N_5CF93E0 -> logic1D52CEC0_p_1_out [label="1", taillabel=<out[p_1_out]>, headlabel=<p_1_out>, headlabel=<#0:1>];
}
digraph logic1D52CF70 {
graph [label="logic1D52CF70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52CF70_store_in_wrap_buffer_enabled [label="store_in_wrap_buffer_enabled", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52CF70_mi_stalling0 [label="mi_stalling0", shape=house, color="#e4f1b2"];
}
N_5CF9250 [label="N_5CF9250\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/mi_stalling0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/mi_stalling0 ]\n\n#0:1\n", color="#bbebff"];
logic1D52CF70_store_in_wrap_buffer_enabled -> N_5CF9250 [label="1", taillabel=<store_in_wrap_buffer_enabled>, headlabel=<in>, headlabel=<#0:1>];
N_5CF9250 -> logic1D52CF70_mi_stalling0 [label="1", taillabel=<out[mi_stalling0]>, headlabel=<mi_stalling0>, headlabel=<#0:1>];
}
digraph datapath1D52D020 {
graph [label="datapath1D52D020", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1D52D020_cmd_step [label="cmd_step[2:0]", shape=invhouse, color="#e4f1b2"];
datapath1D52D020_next_word_i [label="next_word_i[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1D52D020_pre_next_word_i [label="pre_next_word_i[4:0]", shape=house, color="#e4f1b2"];
}
N_5CF97F0 [label="N_5CF97F0\n+:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pre_next_word_i[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pre_next_word_i ]\n\n#0:31\nclipped", color="#bbebff"];
datapath1D52D020_cmd_step -> N_5CF97F0 [label="3", taillabel=<cmd_step>, headlabel=<B>, headlabel=<#0:7>];
datapath1D52D020_next_word_i -> N_5CF97F0 [label="5", taillabel=<next_word_i>, headlabel=<A>, headlabel=<#0:31>];
N_5CF97F0 -> datapath1D52D020_pre_next_word_i [label="5", taillabel=<out[pre_next_word_i]>, headlabel=<pre_next_word_i>, headlabel=<#0:31>];
}
digraph logic1D52D0D0 {
graph [label="logic1D52D0D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52D0D0_cmd_fix [label="cmd_fix", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52D0D0_word_completed4 [label="word_completed4", shape=house, color="#e4f1b2"];
}
N_190A0A80 [label="N_190A0A80\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed4\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed4 ]\n\n#0:1\n", color="#bbebff"];
logic1D52D0D0_cmd_fix -> N_190A0A80 [label="1", taillabel=<cmd_fix>, headlabel=<in>, headlabel=<#0:1>];
N_190A0A80 -> logic1D52D0D0_word_completed4 [label="1", taillabel=<out[word_completed4]>, headlabel=<word_completed4>, headlabel=<#0:1>];
}
digraph counter1D52D390 {
graph [label="counter1D52D390", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;counter1D52D390_clk [label="clk", shape=invhouse, color="#e4f1b2"];
counter1D52D390_sel [label="sel", shape=invhouse, color="#e4f1b2"];
counter1D52D390_clear [label="clear", shape=invhouse, color="#e4f1b2"];
counter1D52D390_clearval [label="clearval[7:0]", shape=invhouse, color="#e4f1b2"];
counter1D52D390_in [label="in[7:0]", shape=invhouse, color="#e4f1b2"];
counter1D52D390_data [label="data[7:0]", shape=invhouse, color="#e4f1b2"];
counter1D52D390_load [label="load", shape=invhouse, color="#e4f1b2"];
counter1D52D390_IS_CLK_INVERTED [label="IS_CLK_INVERTED[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;counter1D52D390_out [label="out[7:0]", shape=house, color="#e4f1b2"];
}
N_1C9045A0 [label="datapath1C9045A0", color="#e6dcff", shape=invtrapezium];
N_1909FC20 [label="case1909FC20", color="#e6dcff", shape=house];
N_184D7700 [label="reg184D7700"];
counter1D52D390_load -> N_1909FC20 [label="1", taillabel=<load>, headlabel=<load>, headlabel=<#0:1>];
counter1D52D390_data -> N_1909FC20 [label="8", taillabel=<data>, headlabel=<data>, headlabel=<#0:255>];
N_1909FC20 -> N_1C9045A0 [label="8", taillabel=<length_counter[length_counter]>, headlabel=<length_counter>, headlabel=<#0:0>];
counter1D52D390_clear -> N_184D7700 [label="1", taillabel=<clear>, headlabel=<clear>, headlabel=<#0:1>];
counter1D52D390_sel -> N_184D7700 [label="1", taillabel=<sel>, headlabel=<sel>, headlabel=<#0:1>];
counter1D52D390_clk -> N_184D7700 [label="1", taillabel=<clk>, headlabel=<clk>, headlabel=<#0:1>];
N_1C9045A0 -> N_184D7700 [label="8", taillabel=<next_length_counter[next_length_counter]>, headlabel=<next_length_counter>, headlabel=<#0:0>];
N_184D7700 -> N_1909FC20 [label="8", taillabel=<length_counter_q[length_counter_q]>, headlabel=<length_counter_q>, headlabel=<#0:0>];
N_184D7700 -> counter1D52D390_out [label="8", taillabel=<length_counter_q[length_counter_q]>, headlabel=<out>, headlabel=<#0:0>];
}
digraph datapath1C9045A0 {
graph [label="datapath1C9045A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1C9045A0_length_counter [label="length_counter[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1C9045A0_next_length_counter [label="next_length_counter[7:0]", shape=house, color="#e4f1b2"];
}
N_181D7E80 [label="N_181D7E80\n+:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_length_counter\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/next_length_counter ]\n\n#0:255\nclipped", color="#bbebff"];
N_181D7E80_B [label="8sb11111111", color="#f1f1b2", shape=plaintext];
N_181D7E80_B -> N_181D7E80 [label="8", color="#00ff00", headlabel=<B>];
datapath1C9045A0_length_counter -> N_181D7E80 [label="8", taillabel=<length_counter>, headlabel=<A>, headlabel=<#0:255>];
N_181D7E80 -> datapath1C9045A0_next_length_counter [label="8", taillabel=<out[next_length_counter]>, headlabel=<next_length_counter>, headlabel=<#0:255>];
}
digraph case1909FC20 {
graph [label="case1909FC20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1909FC20_load [label="load", shape=invhouse, color="#e4f1b2"];
case1909FC20_length_counter_q [label="length_counter_q[7:0]", shape=invhouse, color="#e4f1b2"];
case1909FC20_data [label="data[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1909FC20_length_counter [label="length_counter[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_184D77A0 [label="N_184D77A0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1d00000001 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1909F950 [label="N_1909F950\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter[7:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 7:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_184D77A0_P_1C75E850 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184D77A0_P_1C75E850 -> N_184D77A0 [label="1", headlabel=<1>, headlabel=<1>];
N_184D77A0_P_1C75F750 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184D77A0_P_1C75F750 -> N_184D77A0 [label="1", headlabel=<0>, headlabel=<0>];
N_184D77A0 -> N_1909F950 [label="2", style=dashed, constraint=false, taillabel=<out[length_counter0]>, headlabel=<sel>, headlabel=<#0:3>];
case1909FC20_load -> N_184D77A0 [label="1", taillabel=<load>, headlabel=<in>, headlabel=<#0:1>];
case1909FC20_length_counter_q -> N_1909F950 [label="8", taillabel=<length_counter_q>, headlabel=<0>, headlabel=<#0:255>];
case1909FC20_data -> N_1909F950 [label="8", taillabel=<data>, headlabel=<1>, headlabel=<#0:255>];
N_1909F950 -> case1909FC20_length_counter [label="8", taillabel=<out[length_counter]>, headlabel=<length_counter>, headlabel=<#0:255>];
}
digraph reg184D7700 {
graph [label="reg184D7700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;reg184D7700_clear [label="clear", shape=invhouse, color="#e4f1b2"];
reg184D7700_sel [label="sel", shape=invhouse, color="#e4f1b2"];
reg184D7700_clk [label="clk", shape=invhouse, color="#e4f1b2"];
reg184D7700_next_length_counter [label="next_length_counter[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;reg184D7700_length_counter_q [label="length_counter_q[7:0]", shape=house, color="#e4f1b2"];
}
N_184D4050 [label="N_184D4050\nreg:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [registerConstant], AttrVal:[ 'bvvvvvvv ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 7:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg ]\n\n#0:255\n", shape=rect, color="#ffee80"];
N_184D4050_P_1C7B1870 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_184D4050_P_1C7B1870 -> N_184D4050 [label="8", headlabel=<1>, headlabel=<1>];
reg184D7700_clear -> N_184D4050 [label="1", color="#00ff00", taillabel=<clear>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
reg184D7700_sel -> N_184D4050 [label="1", color="#00ff00", taillabel=<sel>, headlabel=<sel>, headlabel=<#s-1:s0 Clipped>];
reg184D7700_clk -> N_184D4050 [label="1", style=dashed, constraint=false, taillabel=<clk>, headlabel=<0>, headlabel=<#0:1>];
reg184D7700_next_length_counter -> N_184D4050 [label="8", taillabel=<next_length_counter>, headlabel=<in>, headlabel=<#0:255>];
N_184D4050 -> reg184D7700_length_counter_q [label="8", taillabel=<out[length_counter_q]>, headlabel=<length_counter_q>, headlabel=<#0:255>];
}
digraph case1D52D5A0 {
graph [label="case1D52D5A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1D52D5A0_first_mi_word_q [label="first_mi_word_q", shape=invhouse, color="#e4f1b2"];
case1D52D5A0_USE_RTL_LENGTH.length_counter_q_reg [label="USE_RTL_LENGTH.length_counter_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1D52D5A0_cmd_length [label="cmd_length[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1D52D5A0_length_counter [label="length_counter[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_184D4230 [label="N_184D4230\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_19195E30 [label="N_19195E30\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter[7:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 7:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/length_counter ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_184D4230_P_1C7B0910 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184D4230_P_1C7B0910 -> N_184D4230 [label="1", headlabel=<1>, headlabel=<1>];
N_184D4230_P_1C7B0850 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184D4230_P_1C7B0850 -> N_184D4230 [label="1", headlabel=<0>, headlabel=<0>];
N_184D4230 -> N_19195E30 [label="2", style=dashed, constraint=false, taillabel=<out[length_counter0]>, headlabel=<sel>, headlabel=<#0:3>];
case1D52D5A0_first_mi_word_q -> N_184D4230 [label="1", taillabel=<first_mi_word_q>, headlabel=<in>, headlabel=<#0:1>];
case1D52D5A0_USE_RTL_LENGTH.length_counter_q_reg -> N_19195E30 [label="8", taillabel=<USE_RTL_LENGTH.length_counter_q_reg>, headlabel=<0>, headlabel=<#0:255>];
case1D52D5A0_cmd_length -> N_19195E30 [label="8", taillabel=<cmd_length>, headlabel=<1>, headlabel=<#0:255>];
N_19195E30 -> case1D52D5A0_length_counter [label="8", taillabel=<out[length_counter]>, headlabel=<length_counter>, headlabel=<#0:255>];
}
digraph datapath1D52D650 {
graph [label="datapath1D52D650", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1D52D650_cmd_last_word [label="cmd_last_word[4:0]", shape=invhouse, color="#e4f1b2"];
datapath1D52D650_current_word [label="current_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1D52D650_last_word0 [label="last_word0", shape=house, color="#e4f1b2"];
}
N_193226E0 [label="N_193226E0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/last_word0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/last_word0 ]\n\n#0:1\n", color="#bbebff"];
datapath1D52D650_cmd_last_word -> N_193226E0 [label="5", taillabel=<cmd_last_word>, headlabel=<B>, headlabel=<#0:31>];
datapath1D52D650_current_word -> N_193226E0 [label="5", taillabel=<current_word>, headlabel=<A>, headlabel=<#0:31>];
N_193226E0 -> datapath1D52D650_last_word0 [label="1", taillabel=<out[last_word0]>, headlabel=<last_word0>, headlabel=<#0:1>];
}
digraph logic1D52D700 {
graph [label="logic1D52D700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52D700_cmd_modified [label="cmd_modified", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52D700_word_completed0 [label="word_completed0", shape=house, color="#e4f1b2"];
}
N_19194DF0 [label="N_19194DF0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/word_completed0 ]\n\n#0:1\n", color="#bbebff"];
logic1D52D700_cmd_modified -> N_19194DF0 [label="1", taillabel=<cmd_modified>, headlabel=<in>, headlabel=<#0:1>];
N_19194DF0 -> logic1D52D700_word_completed0 [label="1", taillabel=<out[word_completed0]>, headlabel=<word_completed0>, headlabel=<#0:1>];
}
digraph logic1D52D7B0 {
graph [label="logic1D52D7B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52D7B0_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52D7B0_current_word_idx_0 [label="current_word_idx_0[0:0]", shape=house, color="#e4f1b2"];
}
N_19322D20 [label="N_19322D20\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_0[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_0 ]\n\n#0:1\n", color="#bbebff"];
N_19322D20_B [label="3b000", color="#f1f1b2", shape=plaintext];
N_19322D20_B -> N_19322D20 [label="3", headlabel=<B>];
logic1D52D7B0_current_word_adjusted -> N_19322D20 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_19322D20 -> logic1D52D7B0_current_word_idx_0 [label="1", taillabel=<out[current_word_idx_0]>, headlabel=<current_word_idx_0>, headlabel=<#0:1>];
}
digraph logic1D52D860 {
graph [label="logic1D52D860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52D860_ARESET [label="ARESET", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52D860_p_13_in [label="p_13_in", shape=house, color="#e4f1b2"];
}
N_19322C80 [label="N_19322C80\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_13_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_13_in ]\n\n#0:1\n", color="#bbebff"];
logic1D52D860_ARESET -> N_19322C80 [label="1", taillabel=<ARESET>, headlabel=<in>, headlabel=<#0:1>];
N_19322C80 -> logic1D52D860_p_13_in [label="1", taillabel=<out[p_13_in]>, headlabel=<p_13_in>, headlabel=<#0:1>];
}
digraph logic1D52D910 {
graph [label="logic1D52D910", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52D910_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52D910_current_word_idx_1 [label="current_word_idx_1[0:0]", shape=house, color="#e4f1b2"];
}
N_193231D0 [label="N_193231D0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_1[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_1 ]\n\n#0:1\n", color="#bbebff"];
N_193231D0_B [label="3b001", color="#f1f1b2", shape=plaintext];
N_193231D0_B -> N_193231D0 [label="3", headlabel=<B>];
logic1D52D910_current_word_adjusted -> N_193231D0 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_193231D0 -> logic1D52D910_current_word_idx_1 [label="1", taillabel=<out[current_word_idx_1]>, headlabel=<current_word_idx_1>, headlabel=<#0:1>];
}
digraph logic1D52D9C0 {
graph [label="logic1D52D9C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52D9C0_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52D9C0_current_word_idx_2 [label="current_word_idx_2[0:0]", shape=house, color="#e4f1b2"];
}
N_19440710 [label="N_19440710\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_2[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_2 ]\n\n#0:1\n", color="#bbebff"];
N_19440710_B [label="3b010", color="#f1f1b2", shape=plaintext];
N_19440710_B -> N_19440710 [label="3", headlabel=<B>];
logic1D52D9C0_current_word_adjusted -> N_19440710 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_19440710 -> logic1D52D9C0_current_word_idx_2 [label="1", taillabel=<out[current_word_idx_2]>, headlabel=<current_word_idx_2>, headlabel=<#0:1>];
}
digraph logic1D52DA70 {
graph [label="logic1D52DA70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52DA70_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52DA70_current_word_idx_3 [label="current_word_idx_3[0:0]", shape=house, color="#e4f1b2"];
}
N_191DEA50 [label="N_191DEA50\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_3[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_3 ]\n\n#0:1\n", color="#bbebff"];
N_191DEA50_B [label="3b011", color="#f1f1b2", shape=plaintext];
N_191DEA50_B -> N_191DEA50 [label="3", headlabel=<B>];
logic1D52DA70_current_word_adjusted -> N_191DEA50 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_191DEA50 -> logic1D52DA70_current_word_idx_3 [label="1", taillabel=<out[current_word_idx_3]>, headlabel=<current_word_idx_3>, headlabel=<#0:1>];
}
digraph logic1D52DB20 {
graph [label="logic1D52DB20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52DB20_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52DB20_current_word_idx_4 [label="current_word_idx_4[0:0]", shape=house, color="#e4f1b2"];
}
N_19441840 [label="N_19441840\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_4[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_4 ]\n\n#0:1\n", color="#bbebff"];
N_19441840_B [label="3b100", color="#f1f1b2", shape=plaintext];
N_19441840_B -> N_19441840 [label="3", headlabel=<B>];
logic1D52DB20_current_word_adjusted -> N_19441840 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_19441840 -> logic1D52DB20_current_word_idx_4 [label="1", taillabel=<out[current_word_idx_4]>, headlabel=<current_word_idx_4>, headlabel=<#0:1>];
}
digraph logic1D52DBD0 {
graph [label="logic1D52DBD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52DBD0_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52DBD0_current_word_idx_5 [label="current_word_idx_5[0:0]", shape=house, color="#e4f1b2"];
}
N_19441980 [label="N_19441980\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_5[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_5 ]\n\n#0:1\n", color="#bbebff"];
N_19441980_B [label="3b101", color="#f1f1b2", shape=plaintext];
N_19441980_B -> N_19441980 [label="3", headlabel=<B>];
logic1D52DBD0_current_word_adjusted -> N_19441980 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_19441980 -> logic1D52DBD0_current_word_idx_5 [label="1", taillabel=<out[current_word_idx_5]>, headlabel=<current_word_idx_5>, headlabel=<#0:1>];
}
digraph logic1D52DC80 {
graph [label="logic1D52DC80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52DC80_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52DC80_current_word_idx_6 [label="current_word_idx_6[0:0]", shape=house, color="#e4f1b2"];
}
N_19441AC0 [label="N_19441AC0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_6[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_6 ]\n\n#0:1\n", color="#bbebff"];
N_19441AC0_B [label="3b110", color="#f1f1b2", shape=plaintext];
N_19441AC0_B -> N_19441AC0 [label="3", headlabel=<B>];
logic1D52DC80_current_word_adjusted -> N_19441AC0 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_19441AC0 -> logic1D52DC80_current_word_idx_6 [label="1", taillabel=<out[current_word_idx_6]>, headlabel=<current_word_idx_6>, headlabel=<#0:1>];
}
digraph logic1D52DD30 {
graph [label="logic1D52DD30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52DD30_current_word_adjusted [label="current_word_adjusted[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52DD30_current_word_idx_7 [label="current_word_idx_7[0:0]", shape=house, color="#e4f1b2"];
}
N_1943FE50 [label="N_1943FE50\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_7[0:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 0:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/current_word_idx_7 ]\n\n#0:1\n", color="#bbebff"];
N_1943FE50_B [label="3b111", color="#f1f1b2", shape=plaintext];
N_1943FE50_B -> N_1943FE50 [label="3", headlabel=<B>];
logic1D52DD30_current_word_adjusted -> N_1943FE50 [label="3", taillabel=<current_word_adjusted>, headlabel=<A>, headlabel=<#0:7>];
N_1943FE50 -> logic1D52DD30_current_word_idx_7 [label="1", taillabel=<out[current_word_idx_7]>, headlabel=<current_word_idx_7>, headlabel=<#0:1>];
}
digraph logic1D52DDE0 {
graph [label="logic1D52DDE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D52DDE0_store_in_wrap_buffer [label="store_in_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D52DDE0_p_10_in [label="p_10_in", shape=house, color="#e4f1b2"];
}
N_191DE4B0 [label="N_191DE4B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_10_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_10_in ]\n\n#0:1\n", color="#bbebff"];
logic1D52DDE0_store_in_wrap_buffer -> N_191DE4B0 [label="1", taillabel=<store_in_wrap_buffer>, headlabel=<in>, headlabel=<#0:1>];
N_191DE4B0 -> logic1D52DDE0_p_10_in [label="1", taillabel=<out[p_10_in]>, headlabel=<p_10_in>, headlabel=<#0:1>];
}
digraph case1D52DE90 {
graph [label="case1D52DE90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1D52DE90_p_949_out [label="p_949_out", shape=invhouse, color="#e4f1b2"];
case1D52DE90_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1D52DE90_p_953_out [label="p_953_out", shape=invhouse, color="#e4f1b2"];
case1D52DE90_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1D52DE90_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_19440170 [label="N_19440170\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x2800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_19440120 [label="N_19440120\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_191DE410 [label="N_191DE410\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca3904800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_194401C0 [label="N_194401C0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_19440170_P_1C7BC1C0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_19440170_P_1C7BC1C0 -> N_19440170 [label="1", headlabel=<1>, headlabel=<1>];
N_19440170_P_1C7BCDF0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_19440170_P_1C7BCDF0 -> N_19440170 [label="1", headlabel=<0>, headlabel=<0>];
N_194401C0_P_1C7BABA0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_194401C0_P_1C7BABA0 -> N_194401C0 [label="8", headlabel=<0>, headlabel=<0>];
N_191DE410_P_1C7BADE0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_191DE410_P_1C7BADE0 -> N_191DE410 [label="1", headlabel=<1>, headlabel=<1>];
N_191DE410_P_1C7BAC60 [label="1bx", color="#f1f1b2", shape=plaintext];
N_191DE410_P_1C7BAC60 -> N_191DE410 [label="1", headlabel=<0>, headlabel=<0>];
N_19440170 -> N_19440120 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_194401C0 -> N_19440120 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_191DE410 -> N_194401C0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1D52DE90_p_949_out -> N_191DE410 [label="1", taillabel=<p_949_out>, headlabel=<in>, headlabel=<#0:1>];
case1D52DE90_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_194401C0 [label="8", taillabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1D52DE90_p_953_out -> N_19440170 [label="1", taillabel=<p_953_out>, headlabel=<in>, headlabel=<#0:1>];
case1D52DE90_S_AXI_WDATA -> N_19440120 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_19440120 -> case1D52DE90_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1D52DF40 {
graph [label="case1D52DF40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1D52DF40_p_913_out [label="p_913_out", shape=invhouse, color="#e4f1b2"];
case1D52DF40_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1D52DF40_p_917_out [label="p_917_out", shape=invhouse, color="#e4f1b2"];
case1D52DF40_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1D52DF40_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D46F590 [label="N_1D46F590\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D46F540 [label="N_1D46F540\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_18F91C50 [label="N_18F91C50\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D46F630 [label="N_1D46F630\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1D46F590_P_1C7BDD20 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D46F590_P_1C7BDD20 -> N_1D46F590 [label="1", headlabel=<1>, headlabel=<1>];
N_1D46F590_P_1C7BBB90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D46F590_P_1C7BBB90 -> N_1D46F590 [label="1", headlabel=<0>, headlabel=<0>];
N_1D46F630_P_1C7BC4F0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D46F630_P_1C7BC4F0 -> N_1D46F630 [label="8", headlabel=<0>, headlabel=<0>];
N_18F91C50_P_1C7BA8D0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_18F91C50_P_1C7BA8D0 -> N_18F91C50 [label="1", headlabel=<1>, headlabel=<1>];
N_18F91C50_P_1C7BA9C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_18F91C50_P_1C7BA9C0 -> N_18F91C50 [label="1", headlabel=<0>, headlabel=<0>];
N_1D46F590 -> N_1D46F540 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1D46F630 -> N_1D46F540 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_18F91C50 -> N_1D46F630 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1D52DF40_p_913_out -> N_18F91C50 [label="1", taillabel=<p_913_out>, headlabel=<in>, headlabel=<#0:1>];
case1D52DF40_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1D46F630 [label="8", taillabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1D52DF40_p_917_out -> N_1D46F590 [label="1", taillabel=<p_917_out>, headlabel=<in>, headlabel=<#0:1>];
case1D52DF40_p_2_in -> N_1D46F540 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1D46F540 -> case1D52DF40_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case6768DC0 {
graph [label="case6768DC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case6768DC0_p_884_out [label="p_884_out", shape=invhouse, color="#e4f1b2"];
case6768DC0_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case6768DC0_p_888_out [label="p_888_out", shape=invhouse, color="#e4f1b2"];
case6768DC0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case6768DC0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD4B2C0 [label="N_1BD4B2C0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB067B0 [label="N_1CB067B0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_184A5540 [label="N_184A5540\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CD0A230 [label="N_1CD0A230\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1BD4B2C0_P_1C7BA2A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD4B2C0_P_1C7BA2A0 -> N_1BD4B2C0 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD4B2C0_P_1C7BA300 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD4B2C0_P_1C7BA300 -> N_1BD4B2C0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CD0A230_P_1C7BB830 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CD0A230_P_1C7BB830 -> N_1CD0A230 [label="8", headlabel=<0>, headlabel=<0>];
N_184A5540_P_1C7BC250 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184A5540_P_1C7BC250 -> N_184A5540 [label="1", headlabel=<1>, headlabel=<1>];
N_184A5540_P_1C7BBAD0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184A5540_P_1C7BBAD0 -> N_184A5540 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD4B2C0 -> N_1CB067B0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CD0A230 -> N_1CB067B0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_184A5540 -> N_1CD0A230 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case6768DC0_p_884_out -> N_184A5540 [label="1", taillabel=<p_884_out>, headlabel=<in>, headlabel=<#0:1>];
case6768DC0_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CD0A230 [label="8", taillabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case6768DC0_p_888_out -> N_1BD4B2C0 [label="1", taillabel=<p_888_out>, headlabel=<in>, headlabel=<#0:1>];
case6768DC0_p_2_in -> N_1CB067B0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CB067B0 -> case6768DC0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case6768F20 {
graph [label="case6768F20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case6768F20_p_855_out [label="p_855_out", shape=invhouse, color="#e4f1b2"];
case6768F20_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case6768F20_p_859_out [label="p_859_out", shape=invhouse, color="#e4f1b2"];
case6768F20_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case6768F20_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD233B0 [label="N_1BD233B0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1d6ce901 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB42910 [label="N_1CB42910\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1C7C1930 [label="N_1C7C1930\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D958B40 [label="N_1D958B40\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1BD233B0_P_1C7BAFF0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD233B0_P_1C7BAFF0 -> N_1BD233B0 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD233B0_P_1C7BDE70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD233B0_P_1C7BDE70 -> N_1BD233B0 [label="1", headlabel=<0>, headlabel=<0>];
N_1D958B40_P_1CB64AE0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D958B40_P_1CB64AE0 -> N_1D958B40 [label="8", headlabel=<0>, headlabel=<0>];
N_1C7C1930_P_1CB64A20 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1C7C1930_P_1CB64A20 -> N_1C7C1930 [label="1", headlabel=<1>, headlabel=<1>];
N_1C7C1930_P_1CB64720 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1C7C1930_P_1CB64720 -> N_1C7C1930 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD233B0 -> N_1CB42910 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1D958B40 -> N_1CB42910 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1C7C1930 -> N_1D958B40 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case6768F20_p_855_out -> N_1C7C1930 [label="1", taillabel=<p_855_out>, headlabel=<in>, headlabel=<#0:1>];
case6768F20_WORD_LANE_0_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1D958B40 [label="8", taillabel=<WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case6768F20_p_859_out -> N_1BD233B0 [label="1", taillabel=<p_859_out>, headlabel=<in>, headlabel=<#0:1>];
case6768F20_p_2_in -> N_1CB42910 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CB42910 -> case6768F20_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C000 {
graph [label="case1C27C000", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C000_p_826_out [label="p_826_out", shape=invhouse, color="#e4f1b2"];
case1C27C000_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C000_p_830_out [label="p_830_out", shape=invhouse, color="#e4f1b2"];
case1C27C000_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C000_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_18319590 [label="N_18319590\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C63CAF0 [label="N_1C63CAF0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB42320 [label="N_1CB42320\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB07840 [label="N_1CB07840\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_18319590_P_1CB66640 [label="1b1", color="#f1f1b2", shape=plaintext];
N_18319590_P_1CB66640 -> N_18319590 [label="1", headlabel=<1>, headlabel=<1>];
N_18319590_P_1CB66700 [label="1bx", color="#f1f1b2", shape=plaintext];
N_18319590_P_1CB66700 -> N_18319590 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB07840_P_1CB66730 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CB07840_P_1CB66730 -> N_1CB07840 [label="8", headlabel=<0>, headlabel=<0>];
N_1CB42320_P_1CB662B0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB42320_P_1CB662B0 -> N_1CB42320 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB42320_P_1CB66280 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB42320_P_1CB66280 -> N_1CB42320 [label="1", headlabel=<0>, headlabel=<0>];
N_18319590 -> N_1C63CAF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB07840 -> N_1C63CAF0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CB42320 -> N_1CB07840 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C000_p_826_out -> N_1CB42320 [label="1", taillabel=<p_826_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C000_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CB07840 [label="8", taillabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C000_p_830_out -> N_18319590 [label="1", taillabel=<p_830_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C000_S_AXI_WDATA -> N_1C63CAF0 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_1C63CAF0 -> case1C27C000_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C0B0 {
graph [label="case1C27C0B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C0B0_p_795_out [label="p_795_out", shape=invhouse, color="#e4f1b2"];
case1C27C0B0_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C0B0_p_799_out [label="p_799_out", shape=invhouse, color="#e4f1b2"];
case1C27C0B0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C0B0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB42D20 [label="N_1CB42D20\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CC98550 [label="N_1CC98550\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_18AEDE30 [label="N_18AEDE30\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CD0AA00 [label="N_1CD0AA00\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CB42D20_P_1CB67210 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB42D20_P_1CB67210 -> N_1CB42D20 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB42D20_P_1CB672A0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB42D20_P_1CB672A0 -> N_1CB42D20 [label="1", headlabel=<0>, headlabel=<0>];
N_1CD0AA00_P_1CB67B70 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CD0AA00_P_1CB67B70 -> N_1CD0AA00 [label="8", headlabel=<0>, headlabel=<0>];
N_18AEDE30_P_1CB67AE0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_18AEDE30_P_1CB67AE0 -> N_18AEDE30 [label="1", headlabel=<1>, headlabel=<1>];
N_18AEDE30_P_1CB679F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_18AEDE30_P_1CB679F0 -> N_18AEDE30 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB42D20 -> N_1CC98550 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CD0AA00 -> N_1CC98550 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_18AEDE30 -> N_1CD0AA00 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C0B0_p_795_out -> N_18AEDE30 [label="1", taillabel=<p_795_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C0B0_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CD0AA00 [label="8", taillabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C0B0_p_799_out -> N_1CB42D20 [label="1", taillabel=<p_799_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C0B0_p_2_in -> N_1CC98550 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CC98550 -> case1C27C0B0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C160 {
graph [label="case1C27C160", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C160_p_766_out [label="p_766_out", shape=invhouse, color="#e4f1b2"];
case1C27C160_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C160_p_770_out [label="p_770_out", shape=invhouse, color="#e4f1b2"];
case1C27C160_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C160_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_18C23E50 [label="N_18C23E50\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1831B750 [label="N_1831B750\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB44210 [label="N_1CB44210\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_5EE6CD0 [label="N_5EE6CD0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_18C23E50_P_1CB65D70 [label="1b1", color="#f1f1b2", shape=plaintext];
N_18C23E50_P_1CB65D70 -> N_18C23E50 [label="1", headlabel=<1>, headlabel=<1>];
N_18C23E50_P_1CB659E0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_18C23E50_P_1CB659E0 -> N_18C23E50 [label="1", headlabel=<0>, headlabel=<0>];
N_5EE6CD0_P_1CB64BD0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_5EE6CD0_P_1CB64BD0 -> N_5EE6CD0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CB44210_P_1CB65CB0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB44210_P_1CB65CB0 -> N_1CB44210 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB44210_P_1CB67630 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB44210_P_1CB67630 -> N_1CB44210 [label="1", headlabel=<0>, headlabel=<0>];
N_18C23E50 -> N_1831B750 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_5EE6CD0 -> N_1831B750 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CB44210 -> N_5EE6CD0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C160_p_766_out -> N_1CB44210 [label="1", taillabel=<p_766_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C160_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_5EE6CD0 [label="8", taillabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C160_p_770_out -> N_18C23E50 [label="1", taillabel=<p_770_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C160_p_2_in -> N_1831B750 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1831B750 -> case1C27C160_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C210 {
graph [label="case1C27C210", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C210_p_737_out [label="p_737_out", shape=invhouse, color="#e4f1b2"];
case1C27C210_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C210_p_741_out [label="p_741_out", shape=invhouse, color="#e4f1b2"];
case1C27C210_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C210_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17A352C0 [label="N_17A352C0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD255C0 [label="N_1BD255C0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB9F7A0 [label="N_1CB9F7A0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CC443A0 [label="N_1CC443A0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_17A352C0_P_1CA19630 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17A352C0_P_1CA19630 -> N_17A352C0 [label="1", headlabel=<1>, headlabel=<1>];
N_17A352C0_P_1CA19750 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17A352C0_P_1CA19750 -> N_17A352C0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CC443A0_P_1CA18C10 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CC443A0_P_1CA18C10 -> N_1CC443A0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CB9F7A0_P_1CA17020 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB9F7A0_P_1CA17020 -> N_1CB9F7A0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB9F7A0_P_1CA18760 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB9F7A0_P_1CA18760 -> N_1CB9F7A0 [label="1", headlabel=<0>, headlabel=<0>];
N_17A352C0 -> N_1BD255C0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CC443A0 -> N_1BD255C0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CB9F7A0 -> N_1CC443A0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C210_p_737_out -> N_1CB9F7A0 [label="1", taillabel=<p_737_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C210_WORD_LANE_1_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CC443A0 [label="8", taillabel=<WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C210_p_741_out -> N_17A352C0 [label="1", taillabel=<p_741_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C210_p_2_in -> N_1BD255C0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1BD255C0 -> case1C27C210_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C2C0 {
graph [label="case1C27C2C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C2C0_p_708_out [label="p_708_out", shape=invhouse, color="#e4f1b2"];
case1C27C2C0_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C2C0_p_712_out [label="p_712_out", shape=invhouse, color="#e4f1b2"];
case1C27C2C0_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C2C0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CCD10C0 [label="N_1CCD10C0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C9DD5E0 [label="N_1C9DD5E0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1D99CBC0 [label="N_1D99CBC0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAA1CF0 [label="N_1CAA1CF0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CCD10C0_P_1CA18310 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CCD10C0_P_1CA18310 -> N_1CCD10C0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CCD10C0_P_1CA18040 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CCD10C0_P_1CA18040 -> N_1CCD10C0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA1CF0_P_1CA18910 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CAA1CF0_P_1CA18910 -> N_1CAA1CF0 [label="8", headlabel=<0>, headlabel=<0>];
N_1D99CBC0_P_1CA17380 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D99CBC0_P_1CA17380 -> N_1D99CBC0 [label="1", headlabel=<1>, headlabel=<1>];
N_1D99CBC0_P_1CA169F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D99CBC0_P_1CA169F0 -> N_1D99CBC0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CCD10C0 -> N_1C9DD5E0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CAA1CF0 -> N_1C9DD5E0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1D99CBC0 -> N_1CAA1CF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C2C0_p_708_out -> N_1D99CBC0 [label="1", taillabel=<p_708_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C2C0_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CAA1CF0 [label="8", taillabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C2C0_p_712_out -> N_1CCD10C0 [label="1", taillabel=<p_712_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C2C0_S_AXI_WDATA -> N_1C9DD5E0 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_1C9DD5E0 -> case1C27C2C0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C370 {
graph [label="case1C27C370", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C370_p_677_out [label="p_677_out", shape=invhouse, color="#e4f1b2"];
case1C27C370_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C370_p_681_out [label="p_681_out", shape=invhouse, color="#e4f1b2"];
case1C27C370_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C370_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CCD1110 [label="N_1CCD1110\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D69A8C0 [label="N_1D69A8C0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17C24B90 [label="N_17C24B90\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAD6FF0 [label="N_1CAD6FF0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CCD1110_P_1CA16030 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CCD1110_P_1CA16030 -> N_1CCD1110 [label="1", headlabel=<1>, headlabel=<1>];
N_1CCD1110_P_1CA160C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CCD1110_P_1CA160C0 -> N_1CCD1110 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAD6FF0_P_1CA16C90 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CAD6FF0_P_1CA16C90 -> N_1CAD6FF0 [label="8", headlabel=<0>, headlabel=<0>];
N_17C24B90_P_1CA18850 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17C24B90_P_1CA18850 -> N_17C24B90 [label="1", headlabel=<1>, headlabel=<1>];
N_17C24B90_P_1CA164B0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17C24B90_P_1CA164B0 -> N_17C24B90 [label="1", headlabel=<0>, headlabel=<0>];
N_1CCD1110 -> N_1D69A8C0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CAD6FF0 -> N_1D69A8C0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_17C24B90 -> N_1CAD6FF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C370_p_677_out -> N_17C24B90 [label="1", taillabel=<p_677_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C370_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CAD6FF0 [label="8", taillabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C370_p_681_out -> N_1CCD1110 [label="1", taillabel=<p_681_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C370_p_2_in -> N_1D69A8C0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1D69A8C0 -> case1C27C370_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C420 {
graph [label="case1C27C420", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C420_p_648_out [label="p_648_out", shape=invhouse, color="#e4f1b2"];
case1C27C420_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C420_p_652_out [label="p_652_out", shape=invhouse, color="#e4f1b2"];
case1C27C420_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C420_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_17C277F0 [label="N_17C277F0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_184D7CF0 [label="N_184D7CF0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_B42B570 [label="N_B42B570\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB43090 [label="N_1CB43090\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_17C277F0_P_1CA16FC0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17C277F0_P_1CA16FC0 -> N_17C277F0 [label="1", headlabel=<1>, headlabel=<1>];
N_17C277F0_P_1CA17770 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17C277F0_P_1CA17770 -> N_17C277F0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB43090_P_1CA16AB0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CB43090_P_1CA16AB0 -> N_1CB43090 [label="8", headlabel=<0>, headlabel=<0>];
N_B42B570_P_1CA17C20 [label="1b1", color="#f1f1b2", shape=plaintext];
N_B42B570_P_1CA17C20 -> N_B42B570 [label="1", headlabel=<1>, headlabel=<1>];
N_B42B570_P_1CA18AF0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_B42B570_P_1CA18AF0 -> N_B42B570 [label="1", headlabel=<0>, headlabel=<0>];
N_17C277F0 -> N_184D7CF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB43090 -> N_184D7CF0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_B42B570 -> N_1CB43090 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C420_p_648_out -> N_B42B570 [label="1", taillabel=<p_648_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C420_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CB43090 [label="8", taillabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C420_p_652_out -> N_17C277F0 [label="1", taillabel=<p_652_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C420_p_2_in -> N_184D7CF0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_184D7CF0 -> case1C27C420_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C4D0 {
graph [label="case1C27C4D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C4D0_p_619_out [label="p_619_out", shape=invhouse, color="#e4f1b2"];
case1C27C4D0_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C4D0_p_623_out [label="p_623_out", shape=invhouse, color="#e4f1b2"];
case1C27C4D0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C4D0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CE2FA40 [label="N_1CE2FA40\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18319C70 [label="N_18319C70\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CB06D50 [label="N_1CB06D50\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD550C0 [label="N_1BD550C0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CE2FA40_P_1C78A8B0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CE2FA40_P_1C78A8B0 -> N_1CE2FA40 [label="1", headlabel=<1>, headlabel=<1>];
N_1CE2FA40_P_1C78B570 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CE2FA40_P_1C78B570 -> N_1CE2FA40 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD550C0_P_1C789A10 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1BD550C0_P_1C789A10 -> N_1BD550C0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CB06D50_P_1C78A070 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB06D50_P_1C78A070 -> N_1CB06D50 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB06D50_P_1C78AB20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB06D50_P_1C78AB20 -> N_1CB06D50 [label="1", headlabel=<0>, headlabel=<0>];
N_1CE2FA40 -> N_18319C70 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1BD550C0 -> N_18319C70 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CB06D50 -> N_1BD550C0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C4D0_p_619_out -> N_1CB06D50 [label="1", taillabel=<p_619_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C4D0_WORD_LANE_2_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1BD550C0 [label="8", taillabel=<WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C4D0_p_623_out -> N_1CE2FA40 [label="1", taillabel=<p_623_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C4D0_p_2_in -> N_18319C70 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_18319C70 -> case1C27C4D0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C580 {
graph [label="case1C27C580", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C580_p_590_out [label="p_590_out", shape=invhouse, color="#e4f1b2"];
case1C27C580_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C580_p_594_out [label="p_594_out", shape=invhouse, color="#e4f1b2"];
case1C27C580_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C580_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CA6D3E0 [label="N_1CA6D3E0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD53630 [label="N_1BD53630\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1C96B450 [label="N_1C96B450\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CCD17A0 [label="N_1CCD17A0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CA6D3E0_P_1C78AE80 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6D3E0_P_1C78AE80 -> N_1CA6D3E0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6D3E0_P_1C78BA80 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6D3E0_P_1C78BA80 -> N_1CA6D3E0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CCD17A0_P_1C78AC70 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CCD17A0_P_1C78AC70 -> N_1CCD17A0 [label="8", headlabel=<0>, headlabel=<0>];
N_1C96B450_P_1C789AD0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1C96B450_P_1C789AD0 -> N_1C96B450 [label="1", headlabel=<1>, headlabel=<1>];
N_1C96B450_P_1C789320 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1C96B450_P_1C789320 -> N_1C96B450 [label="1", headlabel=<0>, headlabel=<0>];
N_1CA6D3E0 -> N_1BD53630 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CCD17A0 -> N_1BD53630 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1C96B450 -> N_1CCD17A0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C580_p_590_out -> N_1C96B450 [label="1", taillabel=<p_590_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C580_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CCD17A0 [label="8", taillabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C580_p_594_out -> N_1CA6D3E0 [label="1", taillabel=<p_594_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C580_S_AXI_WDATA -> N_1BD53630 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_1BD53630 -> case1C27C580_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C630 {
graph [label="case1C27C630", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C630_p_559_out [label="p_559_out", shape=invhouse, color="#e4f1b2"];
case1C27C630_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C630_p_563_out [label="p_563_out", shape=invhouse, color="#e4f1b2"];
case1C27C630_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C630_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB9EBC0 [label="N_1CB9EBC0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_17A35130 [label="N_17A35130\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC6D700 [label="N_1CC6D700\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178F3CF0 [label="N_178F3CF0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CB9EBC0_P_1C788CC0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB9EBC0_P_1C788CC0 -> N_1CB9EBC0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB9EBC0_P_1C788E70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB9EBC0_P_1C788E70 -> N_1CB9EBC0 [label="1", headlabel=<0>, headlabel=<0>];
N_178F3CF0_P_1C7889F0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_178F3CF0_P_1C7889F0 -> N_178F3CF0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CC6D700_P_1CA0B8A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC6D700_P_1CA0B8A0 -> N_1CC6D700 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC6D700_P_1A53E640 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC6D700_P_1A53E640 -> N_1CC6D700 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB9EBC0 -> N_17A35130 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_178F3CF0 -> N_17A35130 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CC6D700 -> N_178F3CF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C630_p_559_out -> N_1CC6D700 [label="1", taillabel=<p_559_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C630_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_178F3CF0 [label="8", taillabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C630_p_563_out -> N_1CB9EBC0 [label="1", taillabel=<p_563_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C630_p_2_in -> N_17A35130 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_17A35130 -> case1C27C630_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C6E0 {
graph [label="case1C27C6E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C6E0_p_530_out [label="p_530_out", shape=invhouse, color="#e4f1b2"];
case1C27C6E0_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C6E0_p_534_out [label="p_534_out", shape=invhouse, color="#e4f1b2"];
case1C27C6E0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C6E0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CC44530 [label="N_1CC44530\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD4DA70 [label="N_1BD4DA70\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1C9DE6C0 [label="N_1C9DE6C0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x4800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB42690 [label="N_1CB42690\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CC44530_P_1A53C150 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC44530_P_1A53C150 -> N_1CC44530 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC44530_P_1A53EC40 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC44530_P_1A53EC40 -> N_1CC44530 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB42690_P_1A53EC10 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CB42690_P_1A53EC10 -> N_1CB42690 [label="8", headlabel=<0>, headlabel=<0>];
N_1C9DE6C0_P_1A53C210 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1C9DE6C0_P_1A53C210 -> N_1C9DE6C0 [label="1", headlabel=<1>, headlabel=<1>];
N_1C9DE6C0_P_1A53F840 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1C9DE6C0_P_1A53F840 -> N_1C9DE6C0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CC44530 -> N_1BD4DA70 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB42690 -> N_1BD4DA70 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1C9DE6C0 -> N_1CB42690 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C6E0_p_530_out -> N_1C9DE6C0 [label="1", taillabel=<p_530_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C6E0_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CB42690 [label="8", taillabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C6E0_p_534_out -> N_1CC44530 [label="1", taillabel=<p_534_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C6E0_p_2_in -> N_1BD4DA70 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1BD4DA70 -> case1C27C6E0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C790 {
graph [label="case1C27C790", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C790_p_501_out [label="p_501_out", shape=invhouse, color="#e4f1b2"];
case1C27C790_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C790_p_505_out [label="p_505_out", shape=invhouse, color="#e4f1b2"];
case1C27C790_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C790_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB42640 [label="N_1CB42640\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CC6C3A0 [label="N_1CC6C3A0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_17A34DC0 [label="N_17A34DC0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_178F3F70 [label="N_178F3F70\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CB42640_P_1A53DAA0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB42640_P_1A53DAA0 -> N_1CB42640 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB42640_P_1A53F900 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB42640_P_1A53F900 -> N_1CB42640 [label="1", headlabel=<0>, headlabel=<0>];
N_178F3F70_P_1A53EDC0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_178F3F70_P_1A53EDC0 -> N_178F3F70 [label="8", headlabel=<0>, headlabel=<0>];
N_17A34DC0_P_1A53C960 [label="1b1", color="#f1f1b2", shape=plaintext];
N_17A34DC0_P_1A53C960 -> N_17A34DC0 [label="1", headlabel=<1>, headlabel=<1>];
N_17A34DC0_P_1A53C180 [label="1bx", color="#f1f1b2", shape=plaintext];
N_17A34DC0_P_1A53C180 -> N_17A34DC0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB42640 -> N_1CC6C3A0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_178F3F70 -> N_1CC6C3A0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_17A34DC0 -> N_178F3F70 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C790_p_501_out -> N_17A34DC0 [label="1", taillabel=<p_501_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C790_WORD_LANE_3_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_178F3F70 [label="8", taillabel=<WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C790_p_505_out -> N_1CB42640 [label="1", taillabel=<p_505_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C790_p_2_in -> N_1CC6C3A0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CC6C3A0 -> case1C27C790_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C840 {
graph [label="case1C27C840", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C840_p_472_out [label="p_472_out", shape=invhouse, color="#e4f1b2"];
case1C27C840_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C840_p_476_out [label="p_476_out", shape=invhouse, color="#e4f1b2"];
case1C27C840_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C840_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB43DB0 [label="N_1CB43DB0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x4800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CCD1CA0 [label="N_1CCD1CA0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC6DE80 [label="N_1CC6DE80\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x657400355f5f6f01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB184B0 [label="N_1CB184B0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CB43DB0_P_1A53F7B0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB43DB0_P_1A53F7B0 -> N_1CB43DB0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB43DB0_P_1A53D080 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB43DB0_P_1A53D080 -> N_1CB43DB0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB184B0_P_1A53C510 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CB184B0_P_1A53C510 -> N_1CB184B0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CC6DE80_P_1A53D1A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC6DE80_P_1A53D1A0 -> N_1CC6DE80 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC6DE80_P_1A53EFD0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC6DE80_P_1A53EFD0 -> N_1CC6DE80 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB43DB0 -> N_1CCD1CA0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CB184B0 -> N_1CCD1CA0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CC6DE80 -> N_1CB184B0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C840_p_472_out -> N_1CC6DE80 [label="1", taillabel=<p_472_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C840_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CB184B0 [label="8", taillabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C840_p_476_out -> N_1CB43DB0 [label="1", taillabel=<p_476_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C840_S_AXI_WDATA -> N_1CCD1CA0 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_1CCD1CA0 -> case1C27C840_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C8F0 {
graph [label="case1C27C8F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C8F0_p_441_out [label="p_441_out", shape=invhouse, color="#e4f1b2"];
case1C27C8F0_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C8F0_p_445_out [label="p_445_out", shape=invhouse, color="#e4f1b2"];
case1C27C8F0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C8F0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_19023310 [label="N_19023310\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x646d635f64725f01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD1EC80 [label="N_1BD1EC80\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1C63E940 [label="N_1C63E940\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CA48F80 [label="N_1CA48F80\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_19023310_P_1A53E010 [label="1b1", color="#f1f1b2", shape=plaintext];
N_19023310_P_1A53E010 -> N_19023310 [label="1", headlabel=<1>, headlabel=<1>];
N_19023310_P_1A53DF80 [label="1bx", color="#f1f1b2", shape=plaintext];
N_19023310_P_1A53DF80 -> N_19023310 [label="1", headlabel=<0>, headlabel=<0>];
N_1CA48F80_P_1A53E220 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CA48F80_P_1A53E220 -> N_1CA48F80 [label="8", headlabel=<0>, headlabel=<0>];
N_1C63E940_P_1CD160C0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1C63E940_P_1CD160C0 -> N_1C63E940 [label="1", headlabel=<1>, headlabel=<1>];
N_1C63E940_P_1CD163C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1C63E940_P_1CD163C0 -> N_1C63E940 [label="1", headlabel=<0>, headlabel=<0>];
N_19023310 -> N_1BD1EC80 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CA48F80 -> N_1BD1EC80 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1C63E940 -> N_1CA48F80 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C8F0_p_441_out -> N_1C63E940 [label="1", taillabel=<p_441_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C8F0_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CA48F80 [label="8", taillabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C8F0_p_445_out -> N_19023310 [label="1", taillabel=<p_445_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C8F0_p_2_in -> N_1BD1EC80 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1BD1EC80 -> case1C27C8F0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27C9A0 {
graph [label="case1C27C9A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27C9A0_p_412_out [label="p_412_out", shape=invhouse, color="#e4f1b2"];
case1C27C9A0_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27C9A0_p_416_out [label="p_416_out", shape=invhouse, color="#e4f1b2"];
case1C27C9A0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27C9A0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CD312A0 [label="N_1CD312A0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD4A820 [label="N_1BD4A820\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1D959130 [label="N_1D959130\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_183194F0 [label="N_183194F0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CD312A0_P_1CD16F60 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CD312A0_P_1CD16F60 -> N_1CD312A0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CD312A0_P_1CD16FF0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CD312A0_P_1CD16FF0 -> N_1CD312A0 [label="1", headlabel=<0>, headlabel=<0>];
N_183194F0_P_1CD17EC0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_183194F0_P_1CD17EC0 -> N_183194F0 [label="8", headlabel=<0>, headlabel=<0>];
N_1D959130_P_1CD18C70 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D959130_P_1CD18C70 -> N_1D959130 [label="1", headlabel=<1>, headlabel=<1>];
N_1D959130_P_1CD190F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D959130_P_1CD190F0 -> N_1D959130 [label="1", headlabel=<0>, headlabel=<0>];
N_1CD312A0 -> N_1BD4A820 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_183194F0 -> N_1BD4A820 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1D959130 -> N_183194F0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27C9A0_p_412_out -> N_1D959130 [label="1", taillabel=<p_412_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C9A0_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_183194F0 [label="8", taillabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27C9A0_p_416_out -> N_1CD312A0 [label="1", taillabel=<p_416_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27C9A0_p_2_in -> N_1BD4A820 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1BD4A820 -> case1C27C9A0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CA50 {
graph [label="case1C27CA50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CA50_p_383_out [label="p_383_out", shape=invhouse, color="#e4f1b2"];
case1C27CA50_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CA50_p_387_out [label="p_387_out", shape=invhouse, color="#e4f1b2"];
case1C27CA50_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CA50_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CC6C260 [label="N_1CC6C260\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D83CB90 [label="N_1D83CB90\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1835FD40 [label="N_1835FD40\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D69C490 [label="N_1D69C490\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CC6C260_P_1CD16840 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC6C260_P_1CD16840 -> N_1CC6C260 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC6C260_P_1CD16930 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC6C260_P_1CD16930 -> N_1CC6C260 [label="1", headlabel=<0>, headlabel=<0>];
N_1D69C490_P_1CD17260 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D69C490_P_1CD17260 -> N_1D69C490 [label="8", headlabel=<0>, headlabel=<0>];
N_1835FD40_P_1CD17410 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1835FD40_P_1CD17410 -> N_1835FD40 [label="1", headlabel=<1>, headlabel=<1>];
N_1835FD40_P_1CD174A0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1835FD40_P_1CD174A0 -> N_1835FD40 [label="1", headlabel=<0>, headlabel=<0>];
N_1CC6C260 -> N_1D83CB90 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1D69C490 -> N_1D83CB90 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1835FD40 -> N_1D69C490 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CA50_p_383_out -> N_1835FD40 [label="1", taillabel=<p_383_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CA50_WORD_LANE_4_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1D69C490 [label="8", taillabel=<WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CA50_p_387_out -> N_1CC6C260 [label="1", taillabel=<p_387_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CA50_p_2_in -> N_1D83CB90 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1D83CB90 -> case1C27CA50_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CB00 {
graph [label="case1C27CB00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CB00_p_354_out [label="p_354_out", shape=invhouse, color="#e4f1b2"];
case1C27CB00_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CB00_p_358_out [label="p_358_out", shape=invhouse, color="#e4f1b2"];
case1C27CB00_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CB00_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD4A550 [label="N_1BD4A550\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18318910 [label="N_18318910\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CA6AFF0 [label="N_1CA6AFF0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1820C2D0 [label="N_1820C2D0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1BD4A550_P_1CD17A40 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD4A550_P_1CD17A40 -> N_1BD4A550 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD4A550_P_1CD17DA0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD4A550_P_1CD17DA0 -> N_1BD4A550 [label="1", headlabel=<0>, headlabel=<0>];
N_1820C2D0_P_1CD181C0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1820C2D0_P_1CD181C0 -> N_1820C2D0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CA6AFF0_P_1CD18400 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6AFF0_P_1CD18400 -> N_1CA6AFF0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6AFF0_P_1CD18490 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6AFF0_P_1CD18490 -> N_1CA6AFF0 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD4A550 -> N_18318910 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1820C2D0 -> N_18318910 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CA6AFF0 -> N_1820C2D0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CB00_p_354_out -> N_1CA6AFF0 [label="1", taillabel=<p_354_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CB00_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1820C2D0 [label="8", taillabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CB00_p_358_out -> N_1BD4A550 [label="1", taillabel=<p_358_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CB00_S_AXI_WDATA -> N_18318910 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_18318910 -> case1C27CB00_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CBB0 {
graph [label="case1C27CBB0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CBB0_p_323_out [label="p_323_out", shape=invhouse, color="#e4f1b2"];
case1C27CBB0_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CBB0_p_327_out [label="p_327_out", shape=invhouse, color="#e4f1b2"];
case1C27CBB0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CBB0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D69CD00 [label="N_1D69CD00\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D6BB8B0 [label="N_1D6BB8B0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_184A74D0 [label="N_184A74D0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D6BCD00 [label="N_1D6BCD00\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1D69CD00_P_1CD18C10 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D69CD00_P_1CD18C10 -> N_1D69CD00 [label="1", headlabel=<1>, headlabel=<1>];
N_1D69CD00_P_1CD18D90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D69CD00_P_1CD18D90 -> N_1D69CD00 [label="1", headlabel=<0>, headlabel=<0>];
N_1D6BCD00_P_1CD19030 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D6BCD00_P_1CD19030 -> N_1D6BCD00 [label="8", headlabel=<0>, headlabel=<0>];
N_184A74D0_P_1CD193C0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184A74D0_P_1CD193C0 -> N_184A74D0 [label="1", headlabel=<1>, headlabel=<1>];
N_184A74D0_P_1CD19390 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184A74D0_P_1CD19390 -> N_184A74D0 [label="1", headlabel=<0>, headlabel=<0>];
N_1D69CD00 -> N_1D6BB8B0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1D6BCD00 -> N_1D6BB8B0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_184A74D0 -> N_1D6BCD00 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CBB0_p_323_out -> N_184A74D0 [label="1", taillabel=<p_323_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CBB0_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1D6BCD00 [label="8", taillabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CBB0_p_327_out -> N_1D69CD00 [label="1", taillabel=<p_327_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CBB0_p_2_in -> N_1D6BB8B0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1D6BB8B0 -> case1C27CBB0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CC60 {
graph [label="case1C27CC60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CC60_p_294_out [label="p_294_out", shape=invhouse, color="#e4f1b2"];
case1C27CC60_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CC60_p_298_out [label="p_298_out", shape=invhouse, color="#e4f1b2"];
case1C27CC60_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CC60_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CCD0DF0 [label="N_1CCD0DF0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18C221E0 [label="N_18C221E0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CAA1890 [label="N_1CAA1890\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_183BEEE0 [label="N_183BEEE0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CCD0DF0_P_1CD19C00 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CCD0DF0_P_1CD19C00 -> N_1CCD0DF0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CCD0DF0_P_1CD19C90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CCD0DF0_P_1CD19C90 -> N_1CCD0DF0 [label="1", headlabel=<0>, headlabel=<0>];
N_183BEEE0_P_1CD16300 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_183BEEE0_P_1CD16300 -> N_183BEEE0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CAA1890_P_1CD298A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CAA1890_P_1CD298A0 -> N_1CAA1890 [label="1", headlabel=<1>, headlabel=<1>];
N_1CAA1890_P_1CD298D0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CAA1890_P_1CD298D0 -> N_1CAA1890 [label="1", headlabel=<0>, headlabel=<0>];
N_1CCD0DF0 -> N_18C221E0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_183BEEE0 -> N_18C221E0 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CAA1890 -> N_183BEEE0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CC60_p_294_out -> N_1CAA1890 [label="1", taillabel=<p_294_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CC60_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_183BEEE0 [label="8", taillabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CC60_p_298_out -> N_1CCD0DF0 [label="1", taillabel=<p_298_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CC60_p_2_in -> N_18C221E0 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_18C221E0 -> case1C27CC60_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CD10 {
graph [label="case1C27CD10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CD10_p_265_out [label="p_265_out", shape=invhouse, color="#e4f1b2"];
case1C27CD10_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CD10_p_269_out [label="p_269_out", shape=invhouse, color="#e4f1b2"];
case1C27CD10_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CD10_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CA6B040 [label="N_1CA6B040\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CA46910 [label="N_1CA46910\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CA6A230 [label="N_1CA6A230\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18318730 [label="N_18318730\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CA6B040_P_1CD28BE0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6B040_P_1CD28BE0 -> N_1CA6B040 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6B040_P_1CD28C70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6B040_P_1CD28C70 -> N_1CA6B040 [label="1", headlabel=<0>, headlabel=<0>];
N_18318730_P_1CD28F40 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_18318730_P_1CD28F40 -> N_18318730 [label="8", headlabel=<0>, headlabel=<0>];
N_1CA6A230_P_1CD29120 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6A230_P_1CD29120 -> N_1CA6A230 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6A230_P_1CD29210 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6A230_P_1CD29210 -> N_1CA6A230 [label="1", headlabel=<0>, headlabel=<0>];
N_1CA6B040 -> N_1CA46910 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_18318730 -> N_1CA46910 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CA6A230 -> N_18318730 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CD10_p_265_out -> N_1CA6A230 [label="1", taillabel=<p_265_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CD10_WORD_LANE_5_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_18318730 [label="8", taillabel=<WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CD10_p_269_out -> N_1CA6B040 [label="1", taillabel=<p_269_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CD10_p_2_in -> N_1CA46910 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CA46910 -> case1C27CD10_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CDC0 {
graph [label="case1C27CDC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CDC0_p_236_out [label="p_236_out", shape=invhouse, color="#e4f1b2"];
case1C27CDC0_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CDC0_p_240_out [label="p_240_out", shape=invhouse, color="#e4f1b2"];
case1C27CDC0_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CDC0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_191407B0 [label="N_191407B0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1835F070 [label="N_1835F070\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CC6C6C0 [label="N_1CC6C6C0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_19140260 [label="N_19140260\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_191407B0_P_1CD262A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_191407B0_P_1CD262A0 -> N_191407B0 [label="1", headlabel=<1>, headlabel=<1>];
N_191407B0_P_1CD26210 [label="1bx", color="#f1f1b2", shape=plaintext];
N_191407B0_P_1CD26210 -> N_191407B0 [label="1", headlabel=<0>, headlabel=<0>];
N_19140260_P_1CD26EA0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_19140260_P_1CD26EA0 -> N_19140260 [label="8", headlabel=<0>, headlabel=<0>];
N_1CC6C6C0_P_1CD26F30 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CC6C6C0_P_1CD26F30 -> N_1CC6C6C0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CC6C6C0_P_1CD26C90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CC6C6C0_P_1CD26C90 -> N_1CC6C6C0 [label="1", headlabel=<0>, headlabel=<0>];
N_191407B0 -> N_1835F070 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_19140260 -> N_1835F070 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CC6C6C0 -> N_19140260 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CDC0_p_236_out -> N_1CC6C6C0 [label="1", taillabel=<p_236_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CDC0_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_19140260 [label="8", taillabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CDC0_p_240_out -> N_191407B0 [label="1", taillabel=<p_240_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CDC0_S_AXI_WDATA -> N_1835F070 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_1835F070 -> case1C27CDC0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CE70 {
graph [label="case1C27CE70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CE70_p_205_out [label="p_205_out", shape=invhouse, color="#e4f1b2"];
case1C27CE70_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CE70_p_209_out [label="p_209_out", shape=invhouse, color="#e4f1b2"];
case1C27CE70_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CE70_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CAA1480 [label="N_1CAA1480\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_18D05F70 [label="N_18D05F70\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CAA0530 [label="N_1CAA0530\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C96AE60 [label="N_1C96AE60\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CAA1480_P_1CD26480 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CAA1480_P_1CD26480 -> N_1CAA1480 [label="1", headlabel=<1>, headlabel=<1>];
N_1CAA1480_P_1CD275F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CAA1480_P_1CD275F0 -> N_1CAA1480 [label="1", headlabel=<0>, headlabel=<0>];
N_1C96AE60_P_1CD264E0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1C96AE60_P_1CD264E0 -> N_1C96AE60 [label="8", headlabel=<0>, headlabel=<0>];
N_1CAA0530_P_1CD26750 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CAA0530_P_1CD26750 -> N_1CAA0530 [label="1", headlabel=<1>, headlabel=<1>];
N_1CAA0530_P_1CD27260 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CAA0530_P_1CD27260 -> N_1CAA0530 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA1480 -> N_18D05F70 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1C96AE60 -> N_18D05F70 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CAA0530 -> N_1C96AE60 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CE70_p_205_out -> N_1CAA0530 [label="1", taillabel=<p_205_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CE70_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1C96AE60 [label="8", taillabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CE70_p_209_out -> N_1CAA1480 [label="1", taillabel=<p_209_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CE70_p_2_in -> N_18D05F70 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_18D05F70 -> case1C27CE70_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CF20 {
graph [label="case1C27CF20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CF20_p_176_out [label="p_176_out", shape=invhouse, color="#e4f1b2"];
case1C27CF20_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CF20_p_180_out [label="p_180_out", shape=invhouse, color="#e4f1b2"];
case1C27CF20_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CF20_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CAD8F80 [label="N_1CAD8F80\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CA6D480 [label="N_1CA6D480\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1835FE80 [label="N_1835FE80\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAA03F0 [label="N_1CAA03F0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CAD8F80_P_1CD27A10 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CAD8F80_P_1CD27A10 -> N_1CAD8F80 [label="1", headlabel=<1>, headlabel=<1>];
N_1CAD8F80_P_1CD27A40 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CAD8F80_P_1CD27A40 -> N_1CAD8F80 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA03F0_P_1CD28010 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CAA03F0_P_1CD28010 -> N_1CAA03F0 [label="8", headlabel=<0>, headlabel=<0>];
N_1835FE80_P_1CD28610 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1835FE80_P_1CD28610 -> N_1835FE80 [label="1", headlabel=<1>, headlabel=<1>];
N_1835FE80_P_1CD28640 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1835FE80_P_1CD28640 -> N_1835FE80 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAD8F80 -> N_1CA6D480 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CAA03F0 -> N_1CA6D480 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1835FE80 -> N_1CAA03F0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CF20_p_176_out -> N_1835FE80 [label="1", taillabel=<p_176_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CF20_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CAA03F0 [label="8", taillabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CF20_p_180_out -> N_1CAD8F80 [label="1", taillabel=<p_180_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CF20_p_2_in -> N_1CA6D480 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CA6D480 -> case1C27CF20_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27CFD0 {
graph [label="case1C27CFD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27CFD0_p_147_out [label="p_147_out", shape=invhouse, color="#e4f1b2"];
case1C27CFD0_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27CFD0_p_151_out [label="p_151_out", shape=invhouse, color="#e4f1b2"];
case1C27CFD0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27CFD0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D6BDC00 [label="N_1D6BDC00\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAA0F30 [label="N_1CAA0F30\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CA6B180 [label="N_1CA6B180\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAA0EE0 [label="N_1CAA0EE0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1D6BDC00_P_1CD282E0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D6BDC00_P_1CD282E0 -> N_1D6BDC00 [label="1", headlabel=<1>, headlabel=<1>];
N_1D6BDC00_P_1CD28700 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D6BDC00_P_1CD28700 -> N_1D6BDC00 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA0EE0_P_1CD29F30 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CAA0EE0_P_1CD29F30 -> N_1CAA0EE0 [label="8", headlabel=<0>, headlabel=<0>];
N_1CA6B180_P_1CF20E80 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6B180_P_1CF20E80 -> N_1CA6B180 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6B180_P_1CF1F020 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6B180_P_1CF1F020 -> N_1CA6B180 [label="1", headlabel=<0>, headlabel=<0>];
N_1D6BDC00 -> N_1CAA0F30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CAA0EE0 -> N_1CAA0F30 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CA6B180 -> N_1CAA0EE0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27CFD0_p_147_out -> N_1CA6B180 [label="1", taillabel=<p_147_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CFD0_WORD_LANE_6_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CAA0EE0 [label="8", taillabel=<WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27CFD0_p_151_out -> N_1D6BDC00 [label="1", taillabel=<p_151_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27CFD0_p_2_in -> N_1CAA0F30 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CAA0F30 -> case1C27CFD0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27D080 {
graph [label="case1C27D080", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27D080_p_118_out [label="p_118_out", shape=invhouse, color="#e4f1b2"];
case1C27D080_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27D080_p_122_out [label="p_122_out", shape=invhouse, color="#e4f1b2"];
case1C27D080_S_AXI_WDATA [label="S_AXI_WDATA[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27D080_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CA6D5C0 [label="N_1CA6D5C0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CCD0530 [label="N_1CCD0530\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_184A4C80 [label="N_184A4C80\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAA12F0 [label="N_1CAA12F0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1CA6D5C0_P_1CF1FBF0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6D5C0_P_1CF1FBF0 -> N_1CA6D5C0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6D5C0_P_1CF208B0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6D5C0_P_1CF208B0 -> N_1CA6D5C0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA12F0_P_1CF21F60 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CAA12F0_P_1CF21F60 -> N_1CAA12F0 [label="8", headlabel=<0>, headlabel=<0>];
N_184A4C80_P_1CF20D60 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184A4C80_P_1CF20D60 -> N_184A4C80 [label="1", headlabel=<1>, headlabel=<1>];
N_184A4C80_P_1CF20B20 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184A4C80_P_1CF20B20 -> N_184A4C80 [label="1", headlabel=<0>, headlabel=<0>];
N_1CA6D5C0 -> N_1CCD0530 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CAA12F0 -> N_1CCD0530 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_184A4C80 -> N_1CAA12F0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27D080_p_118_out -> N_184A4C80 [label="1", taillabel=<p_118_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27D080_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_0_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CAA12F0 [label="8", taillabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27D080_p_122_out -> N_1CA6D5C0 [label="1", taillabel=<p_122_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27D080_S_AXI_WDATA -> N_1CCD0530 [label="8", taillabel=<S_AXI_WDATA>, headlabel=<1>, headlabel=<#0:255>];
N_1CCD0530 -> case1C27D080_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27D130 {
graph [label="case1C27D130", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27D130_I111 [label="I111", shape=invhouse, color="#e4f1b2"];
case1C27D130_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27D130_I112 [label="I112", shape=invhouse, color="#e4f1b2"];
case1C27D130_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27D130_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD55390 [label="N_1BD55390\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C96BA90 [label="N_1C96BA90\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1835EF80 [label="N_1835EF80\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CAA0A30 [label="N_1CAA0A30\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1BD55390_P_1CF21810 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD55390_P_1CF21810 -> N_1BD55390 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD55390_P_1CF21990 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD55390_P_1CF21990 -> N_1BD55390 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA0A30_P_1CF20A60 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1CAA0A30_P_1CF20A60 -> N_1CAA0A30 [label="8", headlabel=<0>, headlabel=<0>];
N_1835EF80_P_1CF1E0F0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1835EF80_P_1CF1E0F0 -> N_1835EF80 [label="1", headlabel=<1>, headlabel=<1>];
N_1835EF80_P_1CF20C40 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1835EF80_P_1CF20C40 -> N_1835EF80 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD55390 -> N_1C96BA90 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1CAA0A30 -> N_1C96BA90 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1835EF80 -> N_1CAA0A30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27D130_I111 -> N_1835EF80 [label="1", taillabel=<I111>, headlabel=<in>, headlabel=<#0:1>];
case1C27D130_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_1_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1CAA0A30 [label="8", taillabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27D130_I112 -> N_1BD55390 [label="1", taillabel=<I112>, headlabel=<in>, headlabel=<#0:1>];
case1C27D130_p_2_in -> N_1C96BA90 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1C96BA90 -> case1C27D130_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27D1E0 {
graph [label="case1C27D1E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27D1E0_I114 [label="I114", shape=invhouse, color="#e4f1b2"];
case1C27D1E0_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27D1E0_I115 [label="I115", shape=invhouse, color="#e4f1b2"];
case1C27D1E0_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27D1E0_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1841BDE0 [label="N_1841BDE0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB05680 [label="N_1CB05680\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_181D5DB0 [label="N_181D5DB0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C9DFED0 [label="N_1C9DFED0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1841BDE0_P_1CF1EDB0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1841BDE0_P_1CF1EDB0 -> N_1841BDE0 [label="1", headlabel=<1>, headlabel=<1>];
N_1841BDE0_P_1CF1FB00 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1841BDE0_P_1CF1FB00 -> N_1841BDE0 [label="1", headlabel=<0>, headlabel=<0>];
N_1C9DFED0_P_1CF21E70 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1C9DFED0_P_1CF21E70 -> N_1C9DFED0 [label="8", headlabel=<0>, headlabel=<0>];
N_181D5DB0_P_1CF1F830 [label="1b1", color="#f1f1b2", shape=plaintext];
N_181D5DB0_P_1CF1F830 -> N_181D5DB0 [label="1", headlabel=<1>, headlabel=<1>];
N_181D5DB0_P_1CF219C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_181D5DB0_P_1CF219C0 -> N_181D5DB0 [label="1", headlabel=<0>, headlabel=<0>];
N_1841BDE0 -> N_1CB05680 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1C9DFED0 -> N_1CB05680 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_181D5DB0 -> N_1C9DFED0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27D1E0_I114 -> N_181D5DB0 [label="1", taillabel=<I114>, headlabel=<in>, headlabel=<#0:1>];
case1C27D1E0_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_2_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1C9DFED0 [label="8", taillabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27D1E0_I115 -> N_1841BDE0 [label="1", taillabel=<I115>, headlabel=<in>, headlabel=<#0:1>];
case1C27D1E0_p_2_in -> N_1CB05680 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CB05680 -> case1C27D1E0_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph case1C27D290 {
graph [label="case1C27D290", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27D290_I117 [label="I117", shape=invhouse, color="#e4f1b2"];
case1C27D290_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg [label="WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C27D290_I118 [label="I118", shape=invhouse, color="#e4f1b2"];
case1C27D290_p_2_in [label="p_2_in[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27D290_p_1_in [label="p_1_in[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD24350 [label="N_1BD24350\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1daef801 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CB06E90 [label="N_1CB06E90\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
{ rank = same;N_1CA6B090 [label="N_1CA6B090\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C937F20 [label="N_1C937F20\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I[255:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 255:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WDATA_I ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1BD24350_P_1CF1FA70 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD24350_P_1CF1FA70 -> N_1BD24350 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD24350_P_1CF1FF80 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD24350_P_1CF1FF80 -> N_1BD24350 [label="1", headlabel=<0>, headlabel=<0>];
N_1C937F20_P_1C75F4B0 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1C937F20_P_1C75F4B0 -> N_1C937F20 [label="8", headlabel=<0>, headlabel=<0>];
N_1CA6B090_P_1C75F660 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CA6B090_P_1C75F660 -> N_1CA6B090 [label="1", headlabel=<1>, headlabel=<1>];
N_1CA6B090_P_1C75FAE0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CA6B090_P_1C75FAE0 -> N_1CA6B090 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD24350 -> N_1CB06E90 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
N_1C937F20 -> N_1CB06E90 [label="8", taillabel=<out>, headlabel=<0>, headlabel=<#0:255>];
N_1CA6B090 -> N_1C937F20 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C27D290_I117 -> N_1CA6B090 [label="1", taillabel=<I117>, headlabel=<in>, headlabel=<#0:1>];
case1C27D290_WORD_LANE_7_.USE_ALWAYS_PACKER.BYTE_LANE_3_.USE_RTL_DATA.wdata_wrap_buffer_q_reg -> N_1C937F20 [label="8", taillabel=<WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg>, headlabel=<1>, headlabel=<#0:255>];
case1C27D290_I118 -> N_1BD24350 [label="1", taillabel=<I118>, headlabel=<in>, headlabel=<#0:1>];
case1C27D290_p_2_in -> N_1CB06E90 [label="8", taillabel=<p_2_in>, headlabel=<1>, headlabel=<#0:255>];
N_1CB06E90 -> case1C27D290_p_1_in [label="8", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:255>];
}
digraph logic1C27D340 {
graph [label="logic1C27D340", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D340_pop_mi_data [label="pop_mi_data", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D340_p_23_in [label="p_23_in", shape=house, color="#e4f1b2"];
}
N_1CC6BF90 [label="N_1CC6BF90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_23_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_23_in ]\n\n#0:1\n", color="#bbebff"];
logic1C27D340_pop_mi_data -> N_1CC6BF90 [label="1", taillabel=<pop_mi_data>, headlabel=<in>, headlabel=<#0:1>];
N_1CC6BF90 -> logic1C27D340_p_23_in [label="1", taillabel=<out[p_23_in]>, headlabel=<p_23_in>, headlabel=<#0:1>];
}
digraph logic1C27D3F0 {
graph [label="logic1C27D3F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D3F0_M_VALID_Q [label="M_VALID_Q", shape=invhouse, color="#e4f1b2"];
logic1C27D3F0_M_READY [label="M_READY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D3F0_M_READY_I [label="M_READY_I", shape=house, color="#e4f1b2"];
}
N_178F2260 [label="N_178F2260\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I ]\n\n#0:1\n", color="#bbebff"];
N_1D9599F0 [label="N_1D9599F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1C800 [label="N_1BD1C800\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1C800 -> N_178F2260 [label="1", taillabel=<out[M_READY_I0]>, headlabel=<B>, headlabel=<#0:1>];
N_1D9599F0 -> N_178F2260 [label="1", taillabel=<out[M_READY_I00_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1C27D3F0_M_VALID_Q -> N_1D9599F0 [label="1", taillabel=<M_VALID_Q>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D3F0_M_VALID_Q -> N_1BD1C800 [label="1", taillabel=<M_VALID_Q>, headlabel=<in>, headlabel=<#0:1>];
logic1C27D3F0_M_READY -> N_1D9599F0 [label="1", taillabel=<M_READY>, headlabel=<A>, headlabel=<#0:1>];
N_178F2260 -> logic1C27D3F0_M_READY_I [label="1", taillabel=<out[M_READY_I]>, headlabel=<M_READY_I>, headlabel=<#0:1>];
}
digraph logic1C27D4A0 {
graph [label="logic1C27D4A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D4A0_USE_RTL_ADDR.addr_q_reg [label="USE_RTL_ADDR.addr_q_reg[4:0]", shape=invhouse, color="#e4f1b2"];
logic1C27D4A0_buffer_full_early1 [label="buffer_full_early1", shape=invhouse, color="#e4f1b2"];
logic1C27D4A0_buffer_Full_q [label="buffer_Full_q", shape=invhouse, color="#e4f1b2"];
logic1C27D4A0_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D4A0_buffer_full_early [label="buffer_full_early", shape=house, color="#e4f1b2"];
}
N_1CA6B270 [label="N_1CA6B270\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early ]\n\n#0:1\n", color="#bbebff"];
N_1D4E6A00 [label="N_1D4E6A00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0 ]\n\n#0:1\n", color="#bbebff"];
N_1CAD93E0 [label="N_1CAD93E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0 ]\n\n#0:1\n", color="#bbebff"];
N_181D7750 [label="N_181D7750\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early2 ]\n\n#0:1\n", color="#bbebff"];
N_181D7750_B [label="5b11110", color="#f1f1b2", shape=plaintext];
N_181D7750_B -> N_181D7750 [label="5", headlabel=<B>];
N_1D4E6A00 -> N_1CA6B270 [label="1", taillabel=<out[buffer_full_early05_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CAD93E0 -> N_1CA6B270 [label="1", taillabel=<out[buffer_full_early0]>, headlabel=<B>, headlabel=<#0:1>];
N_181D7750 -> N_1D4E6A00 [label="1", taillabel=<out[buffer_full_early2]>, headlabel=<A>, headlabel=<#0:1>];
logic1C27D4A0_USE_RTL_ADDR.addr_q_reg -> N_181D7750 [label="5", taillabel=<USE_RTL_ADDR.addr_q_reg>, headlabel=<A>, headlabel=<#0:31>];
logic1C27D4A0_buffer_full_early1 -> N_1CAD93E0 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D4A0_buffer_full_early1 -> N_1D4E6A00 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D4A0_buffer_Full_q -> N_1CAD93E0 [label="1", taillabel=<buffer_Full_q>, headlabel=<A>, headlabel=<#0:1>];
logic1C27D4A0_valid_Write -> N_1D4E6A00 [label="1", taillabel=<valid_Write>, headlabel=<P_1C75CD80>, headlabel=<#0:1>];
N_1CA6B270 -> logic1C27D4A0_buffer_full_early [label="1", taillabel=<out[buffer_full_early]>, headlabel=<buffer_full_early>, headlabel=<#0:1>];
}
digraph logic1C27D550 {
graph [label="logic1C27D550", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D550_S_READY [label="S_READY", shape=invhouse, color="#e4f1b2"];
logic1C27D550_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D550_valid_Write [label="valid_Write", shape=house, color="#e4f1b2"];
}
N_1CB42050 [label="N_1CB42050\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write ]\n\n#0:1\n", color="#bbebff"];
logic1C27D550_S_READY -> N_1CB42050 [label="1", taillabel=<S_READY>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D550_S_VALID -> N_1CB42050 [label="1", taillabel=<S_VALID>, headlabel=<A>, headlabel=<#0:1>];
N_1CB42050 -> logic1C27D550_valid_Write [label="1", taillabel=<out[valid_Write]>, headlabel=<valid_Write>, headlabel=<#0:1>];
}
digraph logic1C27D600 {
graph [label="logic1C27D600", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D600_buffer_full_early1 [label="buffer_full_early1", shape=invhouse, color="#e4f1b2"];
logic1C27D600_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D600_addr_q13_out [label="addr_q13_out", shape=house, color="#e4f1b2"];
}
N_1BD548F0 [label="N_1BD548F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\n\n#0:1\n", color="#bbebff"];
logic1C27D600_buffer_full_early1 -> N_1BD548F0 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D600_valid_Write -> N_1BD548F0 [label="1", taillabel=<valid_Write>, headlabel=<A>, headlabel=<#0:1>];
N_1BD548F0 -> logic1C27D600_addr_q13_out [label="1", taillabel=<out[addr_q13_out]>, headlabel=<addr_q13_out>, headlabel=<#0:1>];
}
digraph logic1C27D6B0 {
graph [label="logic1C27D6B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D6B0_buffer_Empty [label="buffer_Empty", shape=invhouse, color="#e4f1b2"];
logic1C27D6B0_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
logic1C27D6B0_M_READY_I [label="M_READY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D6B0_addr_q0 [label="addr_q0", shape=house, color="#e4f1b2"];
}
N_1CAA09E0 [label="N_1CAA09E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0 ]\n\n#0:1\n", color="#bbebff"];
N_17A37D90 [label="N_17A37D90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q2 ]\n\n#0:1\n", color="#bbebff"];
N_1D6BA320 [label="N_1D6BA320\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\n\n#0:1\n", color="#bbebff"];
N_17A37D90 -> N_1CAA09E0 [label="1", taillabel=<out[addr_q2]>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BA320 -> N_1CAA09E0 [label="1", taillabel=<out[addr_q1]>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D6B0_buffer_Empty -> N_1D6BA320 [label="1", taillabel=<buffer_Empty>, headlabel=<in>, headlabel=<#0:1>];
logic1C27D6B0_valid_Write -> N_17A37D90 [label="1", taillabel=<valid_Write>, headlabel=<in>, headlabel=<#0:1>];
logic1C27D6B0_M_READY_I -> N_1CAA09E0 [label="1", taillabel=<M_READY_I>, headlabel=<P_1C878A90>, headlabel=<#0:1>];
N_1CAA09E0 -> logic1C27D6B0_addr_q0 [label="1", taillabel=<out[addr_q0]>, headlabel=<addr_q0>, headlabel=<#0:1>];
}
digraph case1C27D760 {
graph [label="case1C27D760", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C27D760_addr_q13_out [label="addr_q13_out", shape=invhouse, color="#e4f1b2"];
case1C27D760_addr_q0 [label="addr_q0", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C27D760_addr_q [label="addr_q", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CAA08F0 [label="N_1CAA08F0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1CA6A280 [label="N_1CA6A280\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1CA6A280_P_1C8790C0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1CA6A280_P_1C8790C0 -> N_1CA6A280 [label="2", headlabel=<1>, headlabel=<1>];
N_1CAA08F0_P_1C879360 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CAA08F0_P_1C879360 -> N_1CAA08F0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CAA08F0_P_1C8793C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CAA08F0_P_1C8793C0 -> N_1CAA08F0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CAA08F0 -> N_1CA6A280 [label="2", style=dashed, constraint=false, taillabel=<out[addr_q0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C27D760_addr_q13_out -> N_1CAA08F0 [label="1", taillabel=<addr_q13_out>, headlabel=<in>, headlabel=<#0:1>];
case1C27D760_addr_q0 -> N_1CA6A280 [label="1", color="#00ff00", taillabel=<addr_q0>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1CA6A280 -> case1C27D760_addr_q [label="1", taillabel=<out>, headlabel=<addr_q>, headlabel=<#0:1>];
}
digraph logic1C27D810 {
graph [label="logic1C27D810", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D810_addr_q [label="addr_q", shape=invhouse, color="#e4f1b2"];
logic1C27D810_data_Exists_I [label="data_Exists_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D810_addr_q0_out [label="addr_q0_out", shape=house, color="#e4f1b2"];
}
N_17A37570 [label="N_17A37570\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/ ]\n\n#0:1\n", color="#bbebff"];
logic1C27D810_addr_q -> N_17A37570 [label="1", color="#00ff00", taillabel=<addr_q>, headlabel=<B>, headlabel=<#s-1:s0 Clipped>];
logic1C27D810_data_Exists_I -> N_17A37570 [label="1", taillabel=<data_Exists_I>, headlabel=<A>, headlabel=<#0:1>];
N_17A37570 -> logic1C27D810_addr_q0_out [label="1", taillabel=<out[addr_q]>, headlabel=<addr_q0_out>, headlabel=<#0:1>];
}
digraph logic1C27D8C0 {
graph [label="logic1C27D8C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D8C0_buffer_Empty [label="buffer_Empty", shape=invhouse, color="#e4f1b2"];
logic1C27D8C0_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
logic1C27D8C0_data_Exists_I [label="data_Exists_I", shape=invhouse, color="#e4f1b2"];
logic1C27D8C0_M_READY_I [label="M_READY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D8C0_next_Data_Exists [label="next_Data_Exists", shape=house, color="#e4f1b2"];
}
N_1CB43E50 [label="N_1CB43E50\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists ]\n\n#0:1\n", color="#bbebff"];
N_1841B3E0 [label="N_1841B3E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1 ]\n\n#0:1\n", color="#bbebff"];
N_183BCD70 [label="N_183BCD70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists0 ]\n\n#0:1\n", color="#bbebff"];
N_183186E0 [label="N_183186E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1 ]\n\n#0:1\n", color="#bbebff"];
N_1CAA0580 [label="N_1CAA0580\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists2 ]\n\n#0:1\n", color="#bbebff"];
N_1CAA0A80 [label="N_1CAA0A80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1 ]\n\n#0:1\n", color="#bbebff"];
N_1C63E0D0 [label="N_1C63E0D0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1841B3E0 -> N_1CB43E50 [label="1", taillabel=<out[next_Data_Exists11_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1C63E0D0 -> N_1841B3E0 [label="1", taillabel=<out[addr_q1]>, headlabel=<B>, headlabel=<#0:1>];
N_183BCD70 -> N_1CB43E50 [label="1", taillabel=<out[next_Data_Exists0]>, headlabel=<B>, headlabel=<#0:1>];
N_183186E0 -> N_183BCD70 [label="1", taillabel=<out[next_Data_Exists1]>, headlabel=<B>, headlabel=<#0:1>];
N_1CAA0580 -> N_183186E0 [label="1", taillabel=<out[next_Data_Exists2]>, headlabel=<in>, headlabel=<#0:1>];
N_1CAA0A80 -> N_1CB43E50 [label="1", taillabel=<out[next_Data_Exists10_out]>, headlabel=<P_1C879AE0>, headlabel=<#0:1>];
logic1C27D8C0_buffer_Empty -> N_1C63E0D0 [label="1", taillabel=<buffer_Empty>, headlabel=<in>, headlabel=<#0:1>];
logic1C27D8C0_buffer_Empty -> N_1CAA0A80 [label="1", taillabel=<buffer_Empty>, headlabel=<A>, headlabel=<#0:1>];
logic1C27D8C0_S_VALID -> N_1CAA0A80 [label="1", taillabel=<S_VALID>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D8C0_data_Exists_I -> N_1CAA0580 [label="1", taillabel=<data_Exists_I>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D8C0_data_Exists_I -> N_183BCD70 [label="1", taillabel=<data_Exists_I>, headlabel=<A>, headlabel=<#0:1>];
logic1C27D8C0_data_Exists_I -> N_1841B3E0 [label="1", taillabel=<data_Exists_I>, headlabel=<A>, headlabel=<#0:1>];
logic1C27D8C0_M_READY_I -> N_1CAA0580 [label="1", taillabel=<M_READY_I>, headlabel=<A>, headlabel=<#0:1>];
N_1CB43E50 -> logic1C27D8C0_next_Data_Exists [label="1", taillabel=<out[next_Data_Exists]>, headlabel=<next_Data_Exists>, headlabel=<#0:1>];
}
digraph logic1C27D970 {
graph [label="logic1C27D970", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27D970_M_VALID_Q [label="M_VALID_Q", shape=invhouse, color="#e4f1b2"];
logic1C27D970_data_Exists_I [label="data_Exists_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27D970_EMPTY [label="EMPTY", shape=house, color="#e4f1b2"];
}
N_1CD30850 [label="N_1CD30850\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY ]\n\n#0:1\n", color="#bbebff"];
N_1C9DCE10 [label="N_1C9DCE10\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY0 ]\n\n#0:1\n", color="#bbebff"];
N_1D99CF80 [label="N_1D99CF80\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1C9DCE10 -> N_1CD30850 [label="1", taillabel=<out[EMPTY0]>, headlabel=<A>, headlabel=<#0:1>];
N_1D99CF80 -> N_1CD30850 [label="1", taillabel=<out[M_READY_I0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C27D970_M_VALID_Q -> N_1D99CF80 [label="1", taillabel=<M_VALID_Q>, headlabel=<in>, headlabel=<#0:1>];
logic1C27D970_data_Exists_I -> N_1C9DCE10 [label="1", taillabel=<data_Exists_I>, headlabel=<in>, headlabel=<#0:1>];
N_1CD30850 -> logic1C27D970_EMPTY [label="1", taillabel=<out[EMPTY]>, headlabel=<EMPTY>, headlabel=<#0:1>];
}
digraph logic1C27F180 {
graph [label="logic1C27F180", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27F180_S_AXI_AVALID [label="S_AXI_AVALID", shape=invhouse, color="#e4f1b2"];
logic1C27F180_allow_new_cmd [label="allow_new_cmd", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27F180_p_1_in [label="p_1_in", shape=house, color="#e4f1b2"];
}
N_1CA48D00 [label="N_1CA48D00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/M_AXI_AVALID_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/M_AXI_AVALID_I ]\n\n#0:1\n", color="#bbebff"];
logic1C27F180_S_AXI_AVALID -> N_1CA48D00 [label="1", taillabel=<S_AXI_AVALID>, headlabel=<B>, headlabel=<#0:1>];
logic1C27F180_allow_new_cmd -> N_1CA48D00 [label="1", taillabel=<allow_new_cmd>, headlabel=<A>, headlabel=<#0:1>];
N_1CA48D00 -> logic1C27F180_p_1_in [label="1", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:1>];
}
digraph logic1C27F230 {
graph [label="logic1C27F230", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27F230_M_AXI_AREADY [label="M_AXI_AREADY", shape=invhouse, color="#e4f1b2"];
logic1C27F230_p_1_in [label="p_1_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27F230_cmd_push_block0 [label="cmd_push_block0", shape=house, color="#e4f1b2"];
}
N_18C22F00 [label="N_18C22F00\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0 ]\n\n#0:1\n", color="#bbebff"];
N_1CC6CD50 [label="N_1CC6CD50\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block1 ]\n\n#0:1\n", color="#bbebff"];
N_1CC6CD50 -> N_18C22F00 [label="1", taillabel=<out[cmd_push_block1]>, headlabel=<B>, headlabel=<#0:1>];
logic1C27F230_M_AXI_AREADY -> N_1CC6CD50 [label="1", taillabel=<M_AXI_AREADY>, headlabel=<in>, headlabel=<#0:1>];
logic1C27F230_p_1_in -> N_18C22F00 [label="1", taillabel=<p_1_in>, headlabel=<A>, headlabel=<#0:1>];
N_18C22F00 -> logic1C27F230_cmd_push_block0 [label="1", taillabel=<out[cmd_push_block0]>, headlabel=<cmd_push_block0>, headlabel=<#0:1>];
}
digraph logic1C27F2E0 {
graph [label="logic1C27F2E0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27F2E0_s_ready [label="s_ready", shape=invhouse, color="#e4f1b2"];
logic1C27F2E0_cmd_push_block [label="cmd_push_block", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27F2E0_allow_new_cmd [label="allow_new_cmd", shape=house, color="#e4f1b2"];
}
N_1D6BAD70 [label="N_1D6BAD70\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/allow_new_cmd\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/allow_new_cmd ]\n\n#0:1\n", color="#bbebff"];
N_1D69ACD0 [label="N_1D69ACD0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/allow_new_cmd0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/allow_new_cmd0 ]\n\n#0:1\n", color="#bbebff"];
N_1CB07660 [label="N_1CB07660\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_full\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_full ]\n\n#0:1\n", color="#bbebff"];
N_1D69ACD0 -> N_1D6BAD70 [label="1", taillabel=<out[allow_new_cmd0]>, headlabel=<A>, headlabel=<#0:1>];
N_1CB07660 -> N_1D69ACD0 [label="1", taillabel=<out[cmd_full]>, headlabel=<in>, headlabel=<#0:1>];
logic1C27F2E0_s_ready -> N_1CB07660 [label="1", taillabel=<s_ready>, headlabel=<in>, headlabel=<#0:1>];
logic1C27F2E0_cmd_push_block -> N_1D6BAD70 [label="1", taillabel=<cmd_push_block>, headlabel=<B>, headlabel=<#0:1>];
N_1D6BAD70 -> logic1C27F2E0_allow_new_cmd [label="1", taillabel=<out[allow_new_cmd]>, headlabel=<allow_new_cmd>, headlabel=<#0:1>];
}
digraph logic1C27F390 {
graph [label="logic1C27F390", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27F390_ARESET [label="ARESET", shape=invhouse, color="#e4f1b2"];
logic1C27F390_allow_new_cmd [label="allow_new_cmd", shape=invhouse, color="#e4f1b2"];
logic1C27F390_M_AXI_AREADY [label="M_AXI_AREADY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27F390_S_AXI_AREADY_I [label="S_AXI_AREADY_I", shape=house, color="#e4f1b2"];
}
N_1BDBC960 [label="N_1BDBC960\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I ]\n\n#0:1\n", color="#bbebff"];
N_17A353B0 [label="N_17A353B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_17A353B0 -> N_1BDBC960 [label="1", taillabel=<out[S_AXI_AREADY_I0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C27F390_ARESET -> N_17A353B0 [label="1", taillabel=<ARESET>, headlabel=<in>, headlabel=<#0:1>];
logic1C27F390_allow_new_cmd -> N_1BDBC960 [label="1", taillabel=<allow_new_cmd>, headlabel=<P_1C8786D0>, headlabel=<#0:1>];
logic1C27F390_M_AXI_AREADY -> N_1BDBC960 [label="1", taillabel=<M_AXI_AREADY>, headlabel=<A>, headlabel=<#0:1>];
N_1BDBC960 -> logic1C27F390_S_AXI_AREADY_I [label="1", taillabel=<out[S_AXI_AREADY_I]>, headlabel=<S_AXI_AREADY_I>, headlabel=<#0:1>];
}
digraph logic1C27FF40 {
graph [label="logic1C27FF40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C27FF40_cmd_push_block [label="cmd_push_block", shape=invhouse, color="#e4f1b2"];
logic1C27FF40_p_1_in [label="p_1_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C27FF40_cmd_push [label="cmd_push", shape=house, color="#e4f1b2"];
}
N_1CD30F30 [label="N_1CD30F30\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push ]\n\n#0:1\n", color="#bbebff"];
N_1A7800F0 [label="N_1A7800F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push0 ]\n\n#0:1\n", color="#bbebff"];
N_1A7800F0 -> N_1CD30F30 [label="1", taillabel=<out[cmd_push0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C27FF40_cmd_push_block -> N_1A7800F0 [label="1", taillabel=<cmd_push_block>, headlabel=<in>, headlabel=<#0:1>];
logic1C27FF40_p_1_in -> N_1CD30F30 [label="1", taillabel=<p_1_in>, headlabel=<A>, headlabel=<#0:1>];
N_1CD30F30 -> logic1C27FF40_cmd_push [label="1", taillabel=<out[cmd_push]>, headlabel=<cmd_push>, headlabel=<#0:1>];
}
digraph logic1C2C8000 {
graph [label="logic1C2C8000", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C8000_GEN_CMD_QUEUE.cmd_queuedivM_READY_I [label="GEN_CMD_QUEUE.cmd_queue/M_READY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C8000_buffer_full_early1 [label="buffer_full_early1", shape=house, color="#e4f1b2"];
}
N_1BDB1680 [label="N_1BDB1680\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early1 ]\n\n#0:1\n", color="#bbebff"];
logic1C2C8000_GEN_CMD_QUEUE.cmd_queuedivM_READY_I -> N_1BDB1680 [label="1", taillabel=<GEN_CMD_QUEUE.cmd_queue/M_READY_I>, headlabel=<in>, headlabel=<#0:1>];
N_1BDB1680 -> logic1C2C8000_buffer_full_early1 [label="1", taillabel=<out[buffer_full_early1]>, headlabel=<buffer_full_early1>, headlabel=<#0:1>];
}
digraph logic1C2C80B0 {
graph [label="logic1C2C80B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C80B0_buffer_Full_q [label="buffer_Full_q", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C80B0_S_READY [label="S_READY", shape=house, color="#e4f1b2"];
}
N_1D6BAFA0 [label="N_1D6BAFA0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/S_READY\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/S_READY ]\n\n#0:1\n", color="#bbebff"];
logic1C2C80B0_buffer_Full_q -> N_1D6BAFA0 [label="1", taillabel=<buffer_Full_q>, headlabel=<in>, headlabel=<#0:1>];
N_1D6BAFA0 -> logic1C2C80B0_S_READY [label="1", taillabel=<out[S_READY]>, headlabel=<S_READY>, headlabel=<#0:1>];
}
digraph counter1C2C84D0 {
graph [label="counter1C2C84D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;counter1C2C84D0_clk [label="clk", shape=invhouse, color="#e4f1b2"];
counter1C2C84D0_sel [label="sel", shape=invhouse, color="#e4f1b2"];
counter1C2C84D0_clear [label="clear", shape=invhouse, color="#e4f1b2"];
counter1C2C84D0_clearval [label="clearval[4:0]", shape=invhouse, color="#e4f1b2"];
counter1C2C84D0_in [label="in[1:0]", shape=invhouse, color="#e4f1b2"];
counter1C2C84D0_addsub [label="addsub", shape=invhouse, color="#e4f1b2"];
counter1C2C84D0_IS_CLK_INVERTED [label="IS_CLK_INVERTED[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;counter1C2C84D0_out [label="out[4:0]", shape=house, color="#e4f1b2"];
}
N_1835EEE0 [label="addsub1835EEE0"];
N_1BD5C2B0 [label="reg1BD5C2B0"];
N_1835EEE0_B [label="2b01", color="#f1f1b2", shape=plaintext];
N_1835EEE0_B -> N_1835EEE0 [label="2", headlabel=<B>];
counter1C2C84D0_addsub -> N_1835EEE0 [label="1", taillabel=<addsub>, headlabel=<in>, headlabel=<#0:1>];
counter1C2C84D0_clear -> N_1BD5C2B0 [label="1", taillabel=<clear>, headlabel=<clear>, headlabel=<#0:1>];
counter1C2C84D0_sel -> N_1BD5C2B0 [label="1", taillabel=<sel>, headlabel=<sel>, headlabel=<#0:1>];
counter1C2C84D0_clk -> N_1BD5C2B0 [label="1", taillabel=<clk>, headlabel=<clk>, headlabel=<#0:1>];
N_1835EEE0 -> N_1BD5C2B0 [label="5", taillabel=<out[A0]>, headlabel=<A0>, headlabel=<#0:31>];
N_1BD5C2B0 -> N_1835EEE0 [label="5", taillabel=<A[A]>, headlabel=<A>, headlabel=<#0:0>];
N_1BD5C2B0 -> counter1C2C84D0_out [label="5", taillabel=<A[A]>, headlabel=<out>, headlabel=<#0:0>];
}
digraph addsub1835EEE0 {
graph [label="addsub1835EEE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;addsub1835EEE0_A [label="A[4:0]", shape=invhouse, color="#e4f1b2"];
addsub1835EEE0_B [label="B[1:0]", shape=invhouse, color="#e4f1b2"];
addsub1835EEE0_in [label="in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;addsub1835EEE0_out [label="out[4:0]", shape=house, color="#e4f1b2"];
}
N_1C904050 [label="signinv1C904050"];
N_1C9DC8C0 [label="datapath1C9DC8C0", color="#e6dcff", shape=invtrapezium];
N_1C904050_in [label="2b01", color="#f1f1b2", shape=plaintext];
N_1C904050_in -> N_1C904050 [label="2", headlabel=<in>];
addsub1835EEE0_in -> N_1C904050 [label="1", taillabel=<in>, headlabel=<sel>, headlabel=<#0:1>];
addsub1835EEE0_A -> N_1C9DC8C0 [label="5", taillabel=<A>, headlabel=<A>, headlabel=<#0:31>];
N_1C904050 -> N_1C9DC8C0 [label="2", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:3>];
N_1C9DC8C0 -> addsub1835EEE0_out [label="5", taillabel=<addr_q[addr_q]>, headlabel=<out>, headlabel=<#0:0>];
}
digraph signinv1C904050 {
graph [label="signinv1C904050", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;signinv1C904050_in [label="in[1:0]", shape=invhouse, color="#e4f1b2"];
signinv1C904050_sel [label="sel", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;signinv1C904050_out [label="out[1:0]", shape=house, color="#e4f1b2"];
}
N_1820F890 [label="case1820F890", color="#e6dcff", shape=house];
signinv1C904050_sel -> N_1820F890 [label="1", taillabel=<sel>, headlabel=<sel>, headlabel=<#0:1>];
N_1820F890 -> signinv1C904050_out [label="2", color="#00ff00", taillabel=<p_0_out[p_0_out]>, headlabel=<out>, headlabel=<#s0:s0 Clipped>];
}
digraph case1820F890 {
graph [label="case1820F890", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1820F890_sel [label="sel", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1820F890_p_0_out [label="p_0_out[1:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB072A0 [label="N_1CB072A0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD5D4D0 [label="N_1BD5D4D0\nmerge:s2\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/p_0_out[1:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 1:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/p_0_out ]\n\n#s-2:s1\n", shape=house, color="#ffee80"];
}
N_1BD5D4D0_P_1B79CCA0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1BD5D4D0_P_1B79CCA0 -> N_1BD5D4D0 [label="2", headlabel=<1>, headlabel=<1>];
N_1BD5D4D0_P_1B79A180 [label="2sb11", color="#f1f1b2", shape=plaintext];
N_1BD5D4D0_P_1B79A180 -> N_1BD5D4D0 [label="2", headlabel=<0>, color="#00ff00", headlabel=<0>];
N_1CB072A0_P_1B79AAB0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB072A0_P_1B79AAB0 -> N_1CB072A0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB072A0_P_1B79A120 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB072A0_P_1B79A120 -> N_1CB072A0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB072A0 -> N_1BD5D4D0 [label="2", style=dashed, constraint=false, taillabel=<out[addr_q0]>, headlabel=<sel>, headlabel=<#0:3 Clipped>];
case1820F890_sel -> N_1CB072A0 [label="1", taillabel=<sel>, headlabel=<in>, headlabel=<#0:1>];
N_1BD5D4D0 -> case1820F890_p_0_out [label="2", taillabel=<out[p_0_out]>, headlabel=<p_0_out>, headlabel=<#0:3 Clipped>];
}
digraph datapath1C9DC8C0 {
graph [label="datapath1C9DC8C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1C9DC8C0_A [label="A[4:0]", shape=invhouse, color="#e4f1b2"];
datapath1C9DC8C0_p_0_in [label="p_0_in[1:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1C9DC8C0_addr_q [label="addr_q[4:0]", shape=house, color="#e4f1b2"];
}
N_1CD31480 [label="N_1CD31480\n+:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/A0\n Attributes ::\nAttrGroup: info, AttrName : [isResourceSharing], AttrVal:[ ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/A0 ]\n\n#0:31\nclipped\n Attr: isResourceSharing = ", color="#bbebff"];
datapath1C9DC8C0_A -> N_1CD31480 [label="5", taillabel=<A>, headlabel=<B>, headlabel=<#0:31>];
datapath1C9DC8C0_p_0_in -> N_1CD31480 [label="2", color="#00ff00", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#s-2:s1 Clipped>];
N_1CD31480 -> datapath1C9DC8C0_addr_q [label="5", taillabel=<out[addr_q]>, headlabel=<addr_q>, headlabel=<#0:31>];
}
digraph reg1BD5C2B0 {
graph [label="reg1BD5C2B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;reg1BD5C2B0_clear [label="clear", shape=invhouse, color="#e4f1b2"];
reg1BD5C2B0_sel [label="sel", shape=invhouse, color="#e4f1b2"];
reg1BD5C2B0_clk [label="clk", shape=invhouse, color="#e4f1b2"];
reg1BD5C2B0_A0 [label="A0[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;reg1BD5C2B0_A [label="A[4:0]", shape=house, color="#e4f1b2"];
}
N_1CA6B810 [label="N_1CA6B810\nreg:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [registerConstant], AttrVal:[ 'bvvvv ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg ]\n\n#0:31\n", shape=rect, color="#ffee80"];
N_1CA6B810_P_1B79A4E0 [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1CA6B810_P_1B79A4E0 -> N_1CA6B810 [label="5", headlabel=<1>, headlabel=<1>];
reg1BD5C2B0_clear -> N_1CA6B810 [label="1", color="#00ff00", taillabel=<clear>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
reg1BD5C2B0_sel -> N_1CA6B810 [label="1", color="#00ff00", taillabel=<sel>, headlabel=<sel>, headlabel=<#s-1:s0 Clipped>];
reg1BD5C2B0_clk -> N_1CA6B810 [label="1", style=dashed, constraint=false, taillabel=<clk>, headlabel=<0>, headlabel=<#0:1>];
reg1BD5C2B0_A0 -> N_1CA6B810 [label="5", taillabel=<A0>, headlabel=<in>, headlabel=<#0:31>];
N_1CA6B810 -> reg1BD5C2B0_A [label="5", taillabel=<out[A]>, headlabel=<A>, headlabel=<#0:31>];
}
digraph logic1C2C8B00 {
graph [label="logic1C2C8B00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C8B00_GEN_CMD_QUEUE.cmd_queuedivUSE_RTL_ADDR.addr_q_reg [label="GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C8B00_buffer_Empty [label="buffer_Empty", shape=house, color="#e4f1b2"];
}
N_183197C0 [label="N_183197C0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Empty\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Empty ]\n\n#0:1\n", color="#bbebff"];
N_183197C0_B [label="5b00000", color="#f1f1b2", shape=plaintext];
N_183197C0_B -> N_183197C0 [label="5", headlabel=<B>];
logic1C2C8B00_GEN_CMD_QUEUE.cmd_queuedivUSE_RTL_ADDR.addr_q_reg -> N_183197C0 [label="5", taillabel=<GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg>, headlabel=<A>, headlabel=<#0:31>];
N_183197C0 -> logic1C2C8B00_buffer_Empty [label="1", taillabel=<out[buffer_Empty]>, headlabel=<buffer_Empty>, headlabel=<#0:1>];
}
digraph logic1C2C96B0 {
graph [label="logic1C2C96B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C96B0_cmd_mask [label="cmd_mask[4:0]", shape=invhouse, color="#e4f1b2"];
logic1C2C96B0_pre_next_word_i [label="pre_next_word_i[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C96B0_pre_next_word [label="pre_next_word[4:0]", shape=house, color="#e4f1b2"];
}
N_1BDCF9D0 [label="N_1BDCF9D0\n&:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word ]\n\n#0:31\n", color="#bbebff"];
logic1C2C96B0_cmd_mask -> N_1BDCF9D0 [label="5", taillabel=<cmd_mask>, headlabel=<B>, headlabel=<#0:31>];
logic1C2C96B0_pre_next_word_i -> N_1BDCF9D0 [label="5", taillabel=<pre_next_word_i>, headlabel=<A>, headlabel=<#0:31>];
N_1BDCF9D0 -> logic1C2C96B0_pre_next_word [label="5", taillabel=<out[pre_next_word]>, headlabel=<pre_next_word>, headlabel=<#0:31>];
}
digraph case1C2C9760 {
graph [label="case1C2C9760", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2C9760_sel_first_word [label="sel_first_word", shape=invhouse, color="#e4f1b2"];
case1C2C9760_pre_next_word_1 [label="pre_next_word_1[4:0]", shape=invhouse, color="#e4f1b2"];
case1C2C9760_cmd_next_word [label="cmd_next_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2C9760_next_word_i [label="next_word_i[4:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CE31C50 [label="N_1CE31C50\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word_i0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word_i0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_184A7390 [label="N_184A7390\nmerge:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word_i[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word_i ]\n\n#0:31\n", shape=house, color="#ffee80"];
}
N_1CE31C50_P_1B79AFF0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CE31C50_P_1B79AFF0 -> N_1CE31C50 [label="1", headlabel=<1>, headlabel=<1>];
N_1CE31C50_P_1C8BC040 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CE31C50_P_1C8BC040 -> N_1CE31C50 [label="1", headlabel=<0>, headlabel=<0>];
N_1CE31C50 -> N_184A7390 [label="2", style=dashed, constraint=false, taillabel=<out[next_word_i0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2C9760_sel_first_word -> N_1CE31C50 [label="1", taillabel=<sel_first_word>, headlabel=<in>, headlabel=<#0:1>];
case1C2C9760_pre_next_word_1 -> N_184A7390 [label="5", taillabel=<pre_next_word_1>, headlabel=<0>, headlabel=<#0:31>];
case1C2C9760_cmd_next_word -> N_184A7390 [label="5", taillabel=<cmd_next_word>, headlabel=<1>, headlabel=<#0:31>];
N_184A7390 -> case1C2C9760_next_word_i [label="5", taillabel=<out[next_word_i]>, headlabel=<next_word_i>, headlabel=<#0:31>];
}
digraph logic1C2C9810 {
graph [label="logic1C2C9810", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9810_cmd_mask [label="cmd_mask[4:0]", shape=invhouse, color="#e4f1b2"];
logic1C2C9810_next_word_i [label="next_word_i[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9810_next_word [label="next_word[4:0]", shape=house, color="#e4f1b2"];
}
N_1D959950 [label="N_1D959950\n&:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word ]\n\n#0:31\n", color="#bbebff"];
logic1C2C9810_cmd_mask -> N_1D959950 [label="5", taillabel=<cmd_mask>, headlabel=<B>, headlabel=<#0:31>];
logic1C2C9810_next_word_i -> N_1D959950 [label="5", taillabel=<next_word_i>, headlabel=<A>, headlabel=<#0:31>];
N_1D959950 -> logic1C2C9810_next_word [label="5", taillabel=<out[next_word]>, headlabel=<next_word>, headlabel=<#0:31>];
}
digraph logic1C2C98C0 {
graph [label="logic1C2C98C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C98C0_cmd_fix [label="cmd_fix", shape=invhouse, color="#e4f1b2"];
logic1C2C98C0_next_word [label="next_word[4:0]", shape=invhouse, color="#e4f1b2"];
logic1C2C98C0_cmd_complete_wrap [label="cmd_complete_wrap", shape=invhouse, color="#e4f1b2"];
logic1C2C98C0_S_AXI_RLAST_I [label="S_AXI_RLAST_I", shape=invhouse, color="#e4f1b2"];
logic1C2C98C0_word_completed3 [label="word_completed3", shape=invhouse, color="#e4f1b2"];
logic1C2C98C0_cmd_modified [label="cmd_modified", shape=invhouse, color="#e4f1b2"];
logic1C2C98C0_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C98C0_p_13_in [label="p_13_in", shape=house, color="#e4f1b2"];
}
N_18C25610 [label="N_18C25610\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed ]\n\n#0:1\n", color="#bbebff"];
N_1CC73AE0 [label="N_1CC73AE0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed0 ]\n\n#0:1\n", color="#bbebff"];
N_1C63CF00 [label="N_1C63CF00\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed1 ]\n\n#0:1\n", color="#bbebff"];
N_181D4410 [label="N_181D4410\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed2 ]\n\n#0:1\n", color="#bbebff"];
N_1D69B1D0 [label="N_1D69B1D0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed3\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed3 ]\n\n#0:1\n", color="#bbebff"];
N_1D99DD40 [label="N_1D99DD40\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed5\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed5 ]\n\n#0:1\n", color="#bbebff"];
N_1BD25430 [label="N_1BD25430\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed4\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed4 ]\n\n#0:1\n", color="#bbebff"];
N_1BD546C0 [label="N_1BD546C0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed5\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed5 ]\n\n#0:1\n", color="#bbebff"];
N_1BD25430_B [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1BD25430_B -> N_1BD25430 [label="5", headlabel=<B>];
N_1CC73AE0 -> N_18C25610 [label="1", taillabel=<out[word_completed0]>, headlabel=<B>, headlabel=<#0:1>];
N_1C63CF00 -> N_1CC73AE0 [label="1", taillabel=<out[word_completed1]>, headlabel=<B>, headlabel=<#0:1>];
N_181D4410 -> N_1CC73AE0 [label="1", taillabel=<out[word_completed2]>, headlabel=<P_1C8BB140>, headlabel=<#0:1>];
N_1D69B1D0 -> N_1CC73AE0 [label="1", taillabel=<out[word_completed312_out]>, headlabel=<P_1C8BB260>, headlabel=<#0:1>];
N_1D99DD40 -> N_1D69B1D0 [label="1", taillabel=<out[word_completed511_in]>, headlabel=<P_1C8BA0C0>, headlabel=<#0:1>];
N_1BD546C0 -> N_1D69B1D0 [label="1", taillabel=<out[word_completed5]>, headlabel=<A>, headlabel=<#0:1>];
N_1BD25430 -> N_1D69B1D0 [label="1", taillabel=<out[word_completed4]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD546C0 -> N_181D4410 [label="1", taillabel=<out[word_completed5]>, headlabel=<A>, headlabel=<#0:1>];
logic1C2C98C0_cmd_fix -> N_1CC73AE0 [label="1", taillabel=<cmd_fix>, headlabel=<A>, headlabel=<#0:1>];
logic1C2C98C0_cmd_fix -> N_1BD546C0 [label="1", taillabel=<cmd_fix>, headlabel=<in>, headlabel=<#0:1>];
logic1C2C98C0_next_word -> N_1BD25430 [label="5", taillabel=<next_word>, headlabel=<A>, headlabel=<#0:31>];
logic1C2C98C0_cmd_complete_wrap -> N_1D99DD40 [label="1", taillabel=<cmd_complete_wrap>, headlabel=<in>, headlabel=<#0:1>];
logic1C2C98C0_S_AXI_RLAST_I -> N_181D4410 [label="1", taillabel=<S_AXI_RLAST_I>, headlabel=<P_1C8BB470>, headlabel=<#0:1>];
logic1C2C98C0_word_completed3 -> N_181D4410 [label="1", taillabel=<word_completed3>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C98C0_cmd_modified -> N_1C63CF00 [label="1", taillabel=<cmd_modified>, headlabel=<in>, headlabel=<#0:1>];
logic1C2C98C0_cmd_valid -> N_18C25610 [label="1", taillabel=<cmd_valid>, headlabel=<A>, headlabel=<#0:1>];
N_18C25610 -> logic1C2C98C0_p_13_in [label="1", taillabel=<out[p_13_in]>, headlabel=<p_13_in>, headlabel=<#0:1>];
}
digraph logic1C2C9970 {
graph [label="logic1C2C9970", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9970_S_AXI_RREADY [label="S_AXI_RREADY", shape=invhouse, color="#e4f1b2"];
logic1C2C9970_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9970_M_AXI_RREADY_I [label="M_AXI_RREADY_I", shape=house, color="#e4f1b2"];
}
N_1D99A5A0 [label="N_1D99A5A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RREADY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RREADY_I ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9970_S_AXI_RREADY -> N_1D99A5A0 [label="1", taillabel=<S_AXI_RREADY>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9970_p_13_in -> N_1D99A5A0 [label="1", taillabel=<p_13_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D99A5A0 -> logic1C2C9970_M_AXI_RREADY_I [label="1", taillabel=<out[M_AXI_RREADY_I]>, headlabel=<M_AXI_RREADY_I>, headlabel=<#0:1>];
}
digraph logic1C2C9A20 {
graph [label="logic1C2C9A20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9A20_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
logic1C2C9A20_M_AXI_RVALID [label="M_AXI_RVALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9A20_M_AXI_RVALID_I [label="M_AXI_RVALID_I", shape=house, color="#e4f1b2"];
}
N_1C7BFE50 [label="N_1C7BFE50\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RVALID_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RVALID_I ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9A20_cmd_valid -> N_1C7BFE50 [label="1", taillabel=<cmd_valid>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9A20_M_AXI_RVALID -> N_1C7BFE50 [label="1", taillabel=<M_AXI_RVALID>, headlabel=<A>, headlabel=<#0:1>];
N_1C7BFE50 -> logic1C2C9A20_M_AXI_RVALID_I [label="1", taillabel=<out[M_AXI_RVALID_I]>, headlabel=<M_AXI_RVALID_I>, headlabel=<#0:1>];
}
digraph logic1C2C9AD0 {
graph [label="logic1C2C9AD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9AD0_M_AXI_RREADY_I [label="M_AXI_RREADY_I", shape=invhouse, color="#e4f1b2"];
logic1C2C9AD0_M_AXI_RVALID_I [label="M_AXI_RVALID_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9AD0_pop_mi_data [label="pop_mi_data", shape=house, color="#e4f1b2"];
}
N_178F3110 [label="N_178F3110\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9AD0_M_AXI_RREADY_I -> N_178F3110 [label="1", taillabel=<M_AXI_RREADY_I>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9AD0_M_AXI_RVALID_I -> N_178F3110 [label="1", taillabel=<M_AXI_RVALID_I>, headlabel=<A>, headlabel=<#0:1>];
N_178F3110 -> logic1C2C9AD0_pop_mi_data [label="1", taillabel=<out[pop_mi_data]>, headlabel=<pop_mi_data>, headlabel=<#0:1>];
}
digraph logic1C2C9B80 {
graph [label="logic1C2C9B80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9B80_cmd_packed_wrap [label="cmd_packed_wrap", shape=invhouse, color="#e4f1b2"];
logic1C2C9B80_first_mi_word_q [label="first_mi_word_q", shape=invhouse, color="#e4f1b2"];
logic1C2C9B80_word_completed3 [label="word_completed3", shape=invhouse, color="#e4f1b2"];
logic1C2C9B80_M_AXI_RVALID_I [label="M_AXI_RVALID_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9B80_p_7_in [label="p_7_in", shape=house, color="#e4f1b2"];
}
N_178F2030 [label="N_178F2030\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/store_in_wrap_buffer\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/store_in_wrap_buffer ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9B80_cmd_packed_wrap -> N_178F2030 [label="1", taillabel=<cmd_packed_wrap>, headlabel=<P_1C8BD090>, headlabel=<#0:1>];
logic1C2C9B80_first_mi_word_q -> N_178F2030 [label="1", taillabel=<first_mi_word_q>, headlabel=<P_1C8BD4E0>, headlabel=<#0:1>];
logic1C2C9B80_word_completed3 -> N_178F2030 [label="1", taillabel=<word_completed3>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9B80_M_AXI_RVALID_I -> N_178F2030 [label="1", taillabel=<M_AXI_RVALID_I>, headlabel=<A>, headlabel=<#0:1>];
N_178F2030 -> logic1C2C9B80_p_7_in [label="1", taillabel=<out[p_7_in]>, headlabel=<p_7_in>, headlabel=<#0:1>];
}
digraph logic1C2C9C30 {
graph [label="logic1C2C9C30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9C30_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1C2C9C30_p_15_in [label="p_15_in", shape=invhouse, color="#e4f1b2"];
logic1C2C9C30_p_7_in [label="p_7_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9C30_wrap_buffer_available08_out [label="wrap_buffer_available08_out", shape=house, color="#e4f1b2"];
}
N_1D6BD250 [label="N_1D6BD250\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available0 ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9C30_p_13_in -> N_1D6BD250 [label="1", taillabel=<p_13_in>, headlabel=<P_1C8BD7E0>, headlabel=<#0:1>];
logic1C2C9C30_p_15_in -> N_1D6BD250 [label="1", taillabel=<p_15_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9C30_p_7_in -> N_1D6BD250 [label="1", taillabel=<p_7_in>, headlabel=<A>, headlabel=<#0:1>];
N_1D6BD250 -> logic1C2C9C30_wrap_buffer_available08_out [label="1", taillabel=<out[wrap_buffer_available08_out]>, headlabel=<wrap_buffer_available08_out>, headlabel=<#0:1>];
}
digraph logic1C2C9CE0 {
graph [label="logic1C2C9CE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9CE0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1C2C9CE0_p_15_in [label="p_15_in", shape=invhouse, color="#e4f1b2"];
logic1C2C9CE0_last_beat [label="last_beat", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9CE0_wrap_buffer_available0 [label="wrap_buffer_available0", shape=house, color="#e4f1b2"];
}
N_1CA6D200 [label="N_1CA6D200\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available0 ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9CE0_p_13_in -> N_1CA6D200 [label="1", taillabel=<p_13_in>, headlabel=<P_1C8BC910>, headlabel=<#0:1>];
logic1C2C9CE0_p_15_in -> N_1CA6D200 [label="1", taillabel=<p_15_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9CE0_last_beat -> N_1CA6D200 [label="1", taillabel=<last_beat>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6D200 -> logic1C2C9CE0_wrap_buffer_available0 [label="1", taillabel=<out[wrap_buffer_available0]>, headlabel=<wrap_buffer_available0>, headlabel=<#0:1>];
}
digraph case1C2C9D90 {
graph [label="case1C2C9D90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2C9D90_wrap_buffer_available08_out [label="wrap_buffer_available08_out", shape=invhouse, color="#e4f1b2"];
case1C2C9D90_wrap_buffer_available0 [label="wrap_buffer_available0", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2C9D90_wrap_buffer_available [label="wrap_buffer_available", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1CB424B0 [label="N_1CB424B0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1C96A000 [label="N_1C96A000\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1C96A000_P_1C8BCAC0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1C96A000_P_1C8BCAC0 -> N_1C96A000 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB424B0_P_1C8BD8A0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1CB424B0_P_1C8BD8A0 -> N_1CB424B0 [label="1", headlabel=<1>, headlabel=<1>];
N_1CB424B0_P_1C8BD870 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1CB424B0_P_1C8BD870 -> N_1CB424B0 [label="1", headlabel=<0>, headlabel=<0>];
N_1CB424B0 -> N_1C96A000 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C2C9D90_wrap_buffer_available08_out -> N_1CB424B0 [label="1", taillabel=<wrap_buffer_available08_out>, headlabel=<in>, headlabel=<#0:1>];
case1C2C9D90_wrap_buffer_available0 -> N_1C96A000 [label="1", taillabel=<wrap_buffer_available0>, headlabel=<0>, headlabel=<#0:1>];
N_1C96A000 -> case1C2C9D90_wrap_buffer_available [label="1", taillabel=<out>, headlabel=<wrap_buffer_available>, headlabel=<#0:1>];
}
digraph logic1C2C9E40 {
graph [label="logic1C2C9E40", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9E40_last_beat [label="last_beat", shape=invhouse, color="#e4f1b2"];
logic1C2C9E40_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic1C2C9E40_p_15_in [label="p_15_in", shape=invhouse, color="#e4f1b2"];
logic1C2C9E40_wrap_buffer_available [label="wrap_buffer_available", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9E40_use_wrap_buffer0 [label="use_wrap_buffer0", shape=house, color="#e4f1b2"];
}
N_1CC43EA0 [label="N_1CC43EA0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer0 ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9E40_last_beat -> N_1CC43EA0 [label="1", taillabel=<last_beat>, headlabel=<P_1C8BBFE0>, headlabel=<#0:1>];
logic1C2C9E40_p_13_in -> N_1CC43EA0 [label="1", taillabel=<p_13_in>, headlabel=<P_1C8BBEC0>, headlabel=<#0:1>];
logic1C2C9E40_p_15_in -> N_1CC43EA0 [label="1", taillabel=<p_15_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9E40_wrap_buffer_available -> N_1CC43EA0 [label="1", taillabel=<wrap_buffer_available>, headlabel=<A>, headlabel=<#0:1>];
N_1CC43EA0 -> logic1C2C9E40_use_wrap_buffer0 [label="1", taillabel=<out[use_wrap_buffer0]>, headlabel=<use_wrap_buffer0>, headlabel=<#0:1>];
}
digraph case1C2C9EF0 {
graph [label="case1C2C9EF0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2C9EF0_use_wrap_buffer0 [label="use_wrap_buffer0", shape=invhouse, color="#e4f1b2"];
case1C2C9EF0_cmd_ready_i [label="cmd_ready_i", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2C9EF0_use_wrap_buffer [label="use_wrap_buffer", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD8C300 [label="N_1BD8C300\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1835CF00 [label="N_1835CF00\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1835CF00_P_1C85EC00 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1835CF00_P_1C85EC00 -> N_1835CF00 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8C300_P_1C85E720 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD8C300_P_1C85E720 -> N_1BD8C300 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD8C300_P_1C85E7E0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD8C300_P_1C85E7E0 -> N_1BD8C300 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD8C300 -> N_1835CF00 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C2C9EF0_use_wrap_buffer0 -> N_1BD8C300 [label="1", taillabel=<use_wrap_buffer0>, headlabel=<in>, headlabel=<#0:1>];
case1C2C9EF0_cmd_ready_i -> N_1835CF00 [label="1", taillabel=<cmd_ready_i>, headlabel=<0>, headlabel=<#0:1>];
N_1835CF00 -> case1C2C9EF0_use_wrap_buffer [label="1", taillabel=<out>, headlabel=<use_wrap_buffer>, headlabel=<#0:1>];
}
digraph logic1C2C9FA0 {
graph [label="logic1C2C9FA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2C9FA0_use_wrap_buffer [label="use_wrap_buffer", shape=invhouse, color="#e4f1b2"];
logic1C2C9FA0_M_AXI_RVALID_I [label="M_AXI_RVALID_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2C9FA0_S_AXI_RVALID_I [label="S_AXI_RVALID_I", shape=house, color="#e4f1b2"];
}
N_1CB1A080 [label="N_1CB1A080\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RVALID_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RVALID_I ]\n\n#0:1\n", color="#bbebff"];
logic1C2C9FA0_use_wrap_buffer -> N_1CB1A080 [label="1", taillabel=<use_wrap_buffer>, headlabel=<B>, headlabel=<#0:1>];
logic1C2C9FA0_M_AXI_RVALID_I -> N_1CB1A080 [label="1", taillabel=<M_AXI_RVALID_I>, headlabel=<A>, headlabel=<#0:1>];
N_1CB1A080 -> logic1C2C9FA0_S_AXI_RVALID_I [label="1", taillabel=<out[S_AXI_RVALID_I]>, headlabel=<S_AXI_RVALID_I>, headlabel=<#0:1>];
}
digraph logic1C2CA050 {
graph [label="logic1C2CA050", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CA050_S_AXI_RREADY [label="S_AXI_RREADY", shape=invhouse, color="#e4f1b2"];
logic1C2CA050_S_AXI_RVALID_I [label="S_AXI_RVALID_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CA050_p_15_in [label="p_15_in", shape=house, color="#e4f1b2"];
}
N_1CC448F0 [label="N_1CC448F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_si_data\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_si_data ]\n\n#0:1\n", color="#bbebff"];
logic1C2CA050_S_AXI_RREADY -> N_1CC448F0 [label="1", taillabel=<S_AXI_RREADY>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CA050_S_AXI_RVALID_I -> N_1CC448F0 [label="1", taillabel=<S_AXI_RVALID_I>, headlabel=<A>, headlabel=<#0:1>];
N_1CC448F0 -> logic1C2CA050_p_15_in [label="1", taillabel=<out[p_15_in]>, headlabel=<p_15_in>, headlabel=<#0:1>];
}
digraph logic1C2CA100 {
graph [label="logic1C2CA100", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CA100_cmd_fix [label="cmd_fix", shape=invhouse, color="#e4f1b2"];
logic1C2CA100_first_word [label="first_word", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CA100_sel_first_word [label="sel_first_word", shape=house, color="#e4f1b2"];
}
N_1BDBD180 [label="N_1BDBD180\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/sel_first_word\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/sel_first_word ]\n\n#0:1\n", color="#bbebff"];
logic1C2CA100_cmd_fix -> N_1BDBD180 [label="1", taillabel=<cmd_fix>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CA100_first_word -> N_1BDBD180 [label="1", taillabel=<first_word>, headlabel=<A>, headlabel=<#0:1>];
N_1BDBD180 -> logic1C2CA100_sel_first_word [label="1", taillabel=<out[sel_first_word]>, headlabel=<sel_first_word>, headlabel=<#0:1>];
}
digraph case1C2CA1B0 {
graph [label="case1C2CA1B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2CA1B0_sel_first_word [label="sel_first_word", shape=invhouse, color="#e4f1b2"];
case1C2CA1B0_current_word_1 [label="current_word_1[4:0]", shape=invhouse, color="#e4f1b2"];
case1C2CA1B0_cmd_first_word [label="cmd_first_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2CA1B0_current_word [label="current_word[4:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_19023AE0 [label="N_19023AE0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word_i0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_word_i0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BDBDD60 [label="N_1BDBDD60\nmerge:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word ]\n\n#0:31\n", shape=house, color="#ffee80"];
}
N_19023AE0_P_1C861A20 [label="1b1", color="#f1f1b2", shape=plaintext];
N_19023AE0_P_1C861A20 -> N_19023AE0 [label="1", headlabel=<1>, headlabel=<1>];
N_19023AE0_P_1C861D50 [label="1bx", color="#f1f1b2", shape=plaintext];
N_19023AE0_P_1C861D50 -> N_19023AE0 [label="1", headlabel=<0>, headlabel=<0>];
N_19023AE0 -> N_1BDBDD60 [label="2", style=dashed, constraint=false, taillabel=<out[next_word_i0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2CA1B0_sel_first_word -> N_19023AE0 [label="1", taillabel=<sel_first_word>, headlabel=<in>, headlabel=<#0:1>];
case1C2CA1B0_current_word_1 -> N_1BDBDD60 [label="5", taillabel=<current_word_1>, headlabel=<0>, headlabel=<#0:31>];
case1C2CA1B0_cmd_first_word -> N_1BDBDD60 [label="5", taillabel=<cmd_first_word>, headlabel=<1>, headlabel=<#0:31>];
N_1BDBDD60 -> case1C2CA1B0_current_word [label="5", taillabel=<out[current_word]>, headlabel=<current_word>, headlabel=<#0:31>];
}
digraph logic1C2CA260 {
graph [label="logic1C2CA260", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CA260_last_word3 [label="last_word3", shape=invhouse, color="#e4f1b2"];
logic1C2CA260_use_wrap_buffer [label="use_wrap_buffer", shape=invhouse, color="#e4f1b2"];
logic1C2CA260_wrap_buffer_available [label="wrap_buffer_available", shape=invhouse, color="#e4f1b2"];
logic1C2CA260_last_beat [label="last_beat", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CA260_S_AXI_RLAST_I [label="S_AXI_RLAST_I", shape=house, color="#e4f1b2"];
}
N_1C63F930 [label="N_1C63F930\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word ]\n\n#0:1\n", color="#bbebff"];
N_184A67B0 [label="N_184A67B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word0 ]\n\n#0:1\n", color="#bbebff"];
N_1CA6B950 [label="N_1CA6B950\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word2 ]\n\n#0:1\n", color="#bbebff"];
N_1C9DF390 [label="N_1C9DF390\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word0 ]\n\n#0:1\n", color="#bbebff"];
N_184A67B0 -> N_1C63F930 [label="1", taillabel=<out[last_word014_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1CA6B950 -> N_184A67B0 [label="1", taillabel=<out[last_word2]>, headlabel=<P_1C85F050>, headlabel=<#0:1>];
N_1C9DF390 -> N_1C63F930 [label="1", taillabel=<out[last_word0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CA260_last_word3 -> N_1C9DF390 [label="1", taillabel=<last_word3>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CA260_last_word3 -> N_184A67B0 [label="1", taillabel=<last_word3>, headlabel=<P_1C85FAA0>, headlabel=<#0:1>];
logic1C2CA260_last_word3 -> N_184A67B0 [label="1", taillabel=<last_word3>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CA260_use_wrap_buffer -> N_1C9DF390 [label="1", taillabel=<use_wrap_buffer>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CA260_wrap_buffer_available -> N_1CA6B950 [label="1", taillabel=<wrap_buffer_available>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CA260_last_beat -> N_184A67B0 [label="1", taillabel=<last_beat>, headlabel=<A>, headlabel=<#0:1>];
N_1C63F930 -> logic1C2CA260_S_AXI_RLAST_I [label="1", taillabel=<out[S_AXI_RLAST_I]>, headlabel=<S_AXI_RLAST_I>, headlabel=<#0:1>];
}
digraph logic1C2CA310 {
graph [label="logic1C2CA310", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CA310_S_AXI_RLAST_I [label="S_AXI_RLAST_I", shape=invhouse, color="#e4f1b2"];
logic1C2CA310_p_15_in [label="p_15_in", shape=invhouse, color="#e4f1b2"];
logic1C2CA310_cmd_valid [label="cmd_valid", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CA310_cmd_ready_i [label="cmd_ready_i", shape=house, color="#e4f1b2"];
}
N_184A5270 [label="N_184A5270\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/cmd_ready_i\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/cmd_ready_i ]\n\n#0:1\n", color="#bbebff"];
logic1C2CA310_S_AXI_RLAST_I -> N_184A5270 [label="1", taillabel=<S_AXI_RLAST_I>, headlabel=<P_1C861A50>, headlabel=<#0:1>];
logic1C2CA310_p_15_in -> N_184A5270 [label="1", taillabel=<p_15_in>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CA310_cmd_valid -> N_184A5270 [label="1", taillabel=<cmd_valid>, headlabel=<A>, headlabel=<#0:1>];
N_184A5270 -> logic1C2CA310_cmd_ready_i [label="1", taillabel=<out[cmd_ready_i]>, headlabel=<cmd_ready_i>, headlabel=<#0:1>];
}
digraph logic1C2CA3C0 {
graph [label="logic1C2CA3C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CA3C0_cmd_offset [label="cmd_offset[4:0]", shape=invhouse, color="#e4f1b2"];
logic1C2CA3C0_current_word [label="current_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CA3C0_current_word_adjusted [label="current_word_adjusted[4:0]", shape=house, color="#e4f1b2"];
}
N_184A4FF0 [label="N_184A4FF0\n|:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_adjusted[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_adjusted ]\n\n#0:31\n", color="#bbebff"];
logic1C2CA3C0_cmd_offset -> N_184A4FF0 [label="5", taillabel=<cmd_offset>, headlabel=<B>, headlabel=<#0:31>];
logic1C2CA3C0_current_word -> N_184A4FF0 [label="5", taillabel=<current_word>, headlabel=<A>, headlabel=<#0:31>];
N_184A4FF0 -> logic1C2CA3C0_current_word_adjusted [label="5", taillabel=<out[current_word_adjusted]>, headlabel=<current_word_adjusted>, headlabel=<#0:31>];
}
digraph case1C2CA470 {
graph [label="case1C2CA470", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2CA470_use_wrap_buffer [label="use_wrap_buffer", shape=invhouse, color="#e4f1b2"];
case1C2CA470_M_AXI_RRESP [label="M_AXI_RRESP[1:0]", shape=invhouse, color="#e4f1b2"];
case1C2CA470_rresp_wrap_buffer [label="rresp_wrap_buffer[1:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2CA470_S_AXI_RRESP_I [label="S_AXI_RRESP_I[1:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_184A4E60 [label="N_184A4E60\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_184A4FA0 [label="N_184A4FA0\nmerge:2\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RRESP_I[1:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 1:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RRESP_I ]\n\n#0:3\n", shape=house, color="#ffee80"];
}
N_184A4E60_P_1CA0A3D0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184A4E60_P_1CA0A3D0 -> N_184A4E60 [label="1", headlabel=<1>, headlabel=<1>];
N_184A4E60_P_1CA0B3C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184A4E60_P_1CA0B3C0 -> N_184A4E60 [label="1", headlabel=<0>, headlabel=<0>];
N_184A4E60 -> N_184A4FA0 [label="2", style=dashed, constraint=false, taillabel=<out[S_AXI_RDATA_I0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2CA470_use_wrap_buffer -> N_184A4E60 [label="1", taillabel=<use_wrap_buffer>, headlabel=<in>, headlabel=<#0:1>];
case1C2CA470_M_AXI_RRESP -> N_184A4FA0 [label="2", taillabel=<M_AXI_RRESP>, headlabel=<0>, headlabel=<#0:3>];
case1C2CA470_rresp_wrap_buffer -> N_184A4FA0 [label="2", taillabel=<rresp_wrap_buffer>, headlabel=<1>, headlabel=<#0:3>];
N_184A4FA0 -> case1C2CA470_S_AXI_RRESP_I [label="2", taillabel=<out[S_AXI_RRESP_I]>, headlabel=<S_AXI_RRESP_I>, headlabel=<#0:3>];
}
digraph datapath1C2CA520 {
graph [label="datapath1C2CA520", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1C2CA520_cmd_step [label="cmd_step[2:0]", shape=invhouse, color="#e4f1b2"];
datapath1C2CA520_next_word_i [label="next_word_i[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1C2CA520_pre_next_word_i [label="pre_next_word_i[4:0]", shape=house, color="#e4f1b2"];
}
N_184A4DC0 [label="N_184A4DC0\n+:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_i[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_i ]\n\n#0:31\nclipped", color="#bbebff"];
datapath1C2CA520_cmd_step -> N_184A4DC0 [label="3", taillabel=<cmd_step>, headlabel=<B>, headlabel=<#0:7>];
datapath1C2CA520_next_word_i -> N_184A4DC0 [label="5", taillabel=<next_word_i>, headlabel=<A>, headlabel=<#0:31>];
N_184A4DC0 -> datapath1C2CA520_pre_next_word_i [label="5", taillabel=<out[pre_next_word_i]>, headlabel=<pre_next_word_i>, headlabel=<#0:31>];
}
digraph logic1C2CA5D0 {
graph [label="logic1C2CA5D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CA5D0_use_wrap_buffer [label="use_wrap_buffer", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CA5D0_word_completed3 [label="word_completed3", shape=house, color="#e4f1b2"];
}
N_184A49B0 [label="N_184A49B0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed3\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/word_completed3 ]\n\n#0:1\n", color="#bbebff"];
logic1C2CA5D0_use_wrap_buffer -> N_184A49B0 [label="1", taillabel=<use_wrap_buffer>, headlabel=<in>, headlabel=<#0:1>];
N_184A49B0 -> logic1C2CA5D0_word_completed3 [label="1", taillabel=<out[word_completed3]>, headlabel=<word_completed3>, headlabel=<#0:1>];
}
digraph counter1C2CA890 {
graph [label="counter1C2CA890", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;counter1C2CA890_clk [label="clk", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_sel [label="sel", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_clear [label="clear", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_clearval [label="clearval[7:0]", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_in [label="in[7:0]", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_data [label="data[7:0]", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_load [label="load", shape=invhouse, color="#e4f1b2"];
counter1C2CA890_IS_CLK_INVERTED [label="IS_CLK_INVERTED[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;counter1C2CA890_out [label="out[7:0]", shape=house, color="#e4f1b2"];
}
N_184A4370 [label="datapath184A4370", color="#e6dcff", shape=invtrapezium];
N_184A4320 [label="case184A4320", color="#e6dcff", shape=house];
N_184A45A0 [label="reg184A45A0"];
counter1C2CA890_load -> N_184A4320 [label="1", taillabel=<load>, headlabel=<load>, headlabel=<#0:1>];
counter1C2CA890_data -> N_184A4320 [label="8", taillabel=<data>, headlabel=<data>, headlabel=<#0:255>];
N_184A4320 -> N_184A4370 [label="8", taillabel=<length_counter[length_counter]>, headlabel=<length_counter>, headlabel=<#0:0>];
counter1C2CA890_clear -> N_184A45A0 [label="1", taillabel=<clear>, headlabel=<clear>, headlabel=<#0:1>];
counter1C2CA890_sel -> N_184A45A0 [label="1", taillabel=<sel>, headlabel=<sel>, headlabel=<#0:1>];
counter1C2CA890_clk -> N_184A45A0 [label="1", taillabel=<clk>, headlabel=<clk>, headlabel=<#0:1>];
N_184A4370 -> N_184A45A0 [label="8", taillabel=<next_length_counter[next_length_counter]>, headlabel=<next_length_counter>, headlabel=<#0:0>];
N_184A45A0 -> N_184A4320 [label="8", taillabel=<length_counter_q[length_counter_q]>, headlabel=<length_counter_q>, headlabel=<#0:0>];
N_184A45A0 -> counter1C2CA890_out [label="8", taillabel=<length_counter_q[length_counter_q]>, headlabel=<out>, headlabel=<#0:0>];
}
digraph datapath184A4370 {
graph [label="datapath184A4370", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath184A4370_length_counter [label="length_counter[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath184A4370_next_length_counter [label="next_length_counter[7:0]", shape=house, color="#e4f1b2"];
}
N_184A4000 [label="N_184A4000\n+:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_length_counter\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/next_length_counter ]\n\n#0:255\nclipped", color="#bbebff"];
N_184A4000_B [label="8sb11111111", color="#f1f1b2", shape=plaintext];
N_184A4000_B -> N_184A4000 [label="8", color="#00ff00", headlabel=<B>];
datapath184A4370_length_counter -> N_184A4000 [label="8", taillabel=<length_counter>, headlabel=<A>, headlabel=<#0:255>];
N_184A4000 -> datapath184A4370_next_length_counter [label="8", taillabel=<out[next_length_counter]>, headlabel=<next_length_counter>, headlabel=<#0:255>];
}
digraph case184A4320 {
graph [label="case184A4320", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case184A4320_load [label="load", shape=invhouse, color="#e4f1b2"];
case184A4320_length_counter_q [label="length_counter_q[7:0]", shape=invhouse, color="#e4f1b2"];
case184A4320_data [label="data[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case184A4320_length_counter [label="length_counter[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_184A4D70 [label="N_184A4D70\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_184A72F0 [label="N_184A72F0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter[7:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 7:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_184A4D70_P_1CA0B810 [label="1b1", color="#f1f1b2", shape=plaintext];
N_184A4D70_P_1CA0B810 -> N_184A4D70 [label="1", headlabel=<1>, headlabel=<1>];
N_184A4D70_P_1CA08840 [label="1bx", color="#f1f1b2", shape=plaintext];
N_184A4D70_P_1CA08840 -> N_184A4D70 [label="1", headlabel=<0>, headlabel=<0>];
N_184A4D70 -> N_184A72F0 [label="2", style=dashed, constraint=false, taillabel=<out[length_counter0]>, headlabel=<sel>, headlabel=<#0:3>];
case184A4320_load -> N_184A4D70 [label="1", taillabel=<load>, headlabel=<in>, headlabel=<#0:1>];
case184A4320_length_counter_q -> N_184A72F0 [label="8", taillabel=<length_counter_q>, headlabel=<0>, headlabel=<#0:255>];
case184A4320_data -> N_184A72F0 [label="8", taillabel=<data>, headlabel=<1>, headlabel=<#0:255>];
N_184A72F0 -> case184A4320_length_counter [label="8", taillabel=<out[length_counter]>, headlabel=<length_counter>, headlabel=<#0:255>];
}
digraph reg184A45A0 {
graph [label="reg184A45A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;reg184A45A0_clear [label="clear", shape=invhouse, color="#e4f1b2"];
reg184A45A0_sel [label="sel", shape=invhouse, color="#e4f1b2"];
reg184A45A0_clk [label="clk", shape=invhouse, color="#e4f1b2"];
reg184A45A0_next_length_counter [label="next_length_counter[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;reg184A45A0_length_counter_q [label="length_counter_q[7:0]", shape=house, color="#e4f1b2"];
}
N_1D407890 [label="N_1D407890\nreg:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [registerConstant], AttrVal:[ 'bvvvvvvv ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 7:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg ]\n\n#0:255\n", shape=rect, color="#ffee80"];
N_1D407890_P_1CA08C00 [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D407890_P_1CA08C00 -> N_1D407890 [label="8", headlabel=<1>, headlabel=<1>];
reg184A45A0_clear -> N_1D407890 [label="1", color="#00ff00", taillabel=<clear>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
reg184A45A0_sel -> N_1D407890 [label="1", color="#00ff00", taillabel=<sel>, headlabel=<sel>, headlabel=<#s-1:s0 Clipped>];
reg184A45A0_clk -> N_1D407890 [label="1", style=dashed, constraint=false, taillabel=<clk>, headlabel=<0>, headlabel=<#0:1>];
reg184A45A0_next_length_counter -> N_1D407890 [label="8", taillabel=<next_length_counter>, headlabel=<in>, headlabel=<#0:255>];
N_1D407890 -> reg184A45A0_length_counter_q [label="8", taillabel=<out[length_counter_q]>, headlabel=<length_counter_q>, headlabel=<#0:255>];
}
digraph case1C2CAAA0 {
graph [label="case1C2CAAA0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2CAAA0_first_mi_word_q [label="first_mi_word_q", shape=invhouse, color="#e4f1b2"];
case1C2CAAA0_USE_RTL_LENGTH.length_counter_q_reg [label="USE_RTL_LENGTH.length_counter_q_reg[7:0]", shape=invhouse, color="#e4f1b2"];
case1C2CAAA0_cmd_length [label="cmd_length[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2CAAA0_length_counter [label="length_counter[7:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1D404370 [label="N_1D404370\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1daec701 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1D4044B0 [label="N_1D4044B0\nmerge:8\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter[7:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 7:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/length_counter ]\n\n#0:255\n", shape=house, color="#ffee80"];
}
N_1D404370_P_1CA08000 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1D404370_P_1CA08000 -> N_1D404370 [label="1", headlabel=<1>, headlabel=<1>];
N_1D404370_P_1CA098C0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1D404370_P_1CA098C0 -> N_1D404370 [label="1", headlabel=<0>, headlabel=<0>];
N_1D404370 -> N_1D4044B0 [label="2", style=dashed, constraint=false, taillabel=<out[length_counter0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2CAAA0_first_mi_word_q -> N_1D404370 [label="1", taillabel=<first_mi_word_q>, headlabel=<in>, headlabel=<#0:1>];
case1C2CAAA0_USE_RTL_LENGTH.length_counter_q_reg -> N_1D4044B0 [label="8", taillabel=<USE_RTL_LENGTH.length_counter_q_reg>, headlabel=<0>, headlabel=<#0:255>];
case1C2CAAA0_cmd_length -> N_1D4044B0 [label="8", taillabel=<cmd_length>, headlabel=<1>, headlabel=<#0:255>];
N_1D4044B0 -> case1C2CAAA0_length_counter [label="8", taillabel=<out[length_counter]>, headlabel=<length_counter>, headlabel=<#0:255>];
}
digraph logic1C2CAB50 {
graph [label="logic1C2CAB50", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CAB50_length_counter [label="length_counter[7:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CAB50_last_beat [label="last_beat", shape=house, color="#e4f1b2"];
}
N_1D4043C0 [label="N_1D4043C0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_beat\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_beat ]\n\n#0:1\n", color="#bbebff"];
N_1D4043C0_B [label="8b00000000", color="#f1f1b2", shape=plaintext];
N_1D4043C0_B -> N_1D4043C0 [label="8", headlabel=<B>];
logic1C2CAB50_length_counter -> N_1D4043C0 [label="8", taillabel=<length_counter>, headlabel=<A>, headlabel=<#0:255>];
N_1D4043C0 -> logic1C2CAB50_last_beat [label="1", taillabel=<out[last_beat]>, headlabel=<last_beat>, headlabel=<#0:1>];
}
digraph datapath1C2CAC00 {
graph [label="datapath1C2CAC00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1C2CAC00_cmd_last_word [label="cmd_last_word[4:0]", shape=invhouse, color="#e4f1b2"];
datapath1C2CAC00_current_word [label="current_word[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1C2CAC00_last_word3 [label="last_word3", shape=house, color="#e4f1b2"];
}
N_1D404000 [label="N_1D404000\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word3\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/last_word3 ]\n\n#0:1\n", color="#bbebff"];
datapath1C2CAC00_cmd_last_word -> N_1D404000 [label="5", taillabel=<cmd_last_word>, headlabel=<B>, headlabel=<#0:31>];
datapath1C2CAC00_current_word -> N_1D404000 [label="5", taillabel=<current_word>, headlabel=<A>, headlabel=<#0:31>];
N_1D404000 -> datapath1C2CAC00_last_word3 [label="1", taillabel=<out[last_word3]>, headlabel=<last_word3>, headlabel=<#0:1>];
}
digraph muxpart1C2CAD60 {
graph [label="muxpart1C2CAD60", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;muxpart1C2CAD60_data0 [label="data0[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data1 [label="data1[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data2 [label="data2[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data3 [label="data3[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data4 [label="data4[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data5 [label="data5[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data6 [label="data6[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_data7 [label="data7[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAD60_sel0 [label="sel0[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;muxpart1C2CAD60_out0 [label="out0[31:0]", shape=house, color="#e4f1b2"];
}
N_1D404280 [label="case1D404280", color="#e6dcff", shape=house];
muxpart1C2CAD60_sel0 -> N_1D404280 [label="3", taillabel=<sel0>, headlabel=<sel0>, headlabel=<#0:7>];
muxpart1C2CAD60_data7 -> N_1D404280 [label="32", taillabel=<data7>, headlabel=<data7>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data6 -> N_1D404280 [label="32", taillabel=<data6>, headlabel=<data6>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data5 -> N_1D404280 [label="32", taillabel=<data5>, headlabel=<data5>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data4 -> N_1D404280 [label="32", taillabel=<data4>, headlabel=<data4>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data3 -> N_1D404280 [label="32", taillabel=<data3>, headlabel=<data3>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data2 -> N_1D404280 [label="32", taillabel=<data2>, headlabel=<data2>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data1 -> N_1D404280 [label="32", taillabel=<data1>, headlabel=<data1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAD60_data0 -> N_1D404280 [label="32", taillabel=<data0>, headlabel=<data0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1D404280 -> muxpart1C2CAD60_out0 [label="32", taillabel=<S_AXI_RDATA_I0[S_AXI_RDATA_I0]>, headlabel=<out0>, headlabel=<#32'b00000000000000000000000000000000:32'b00000000000000000000000000000000>];
}
digraph case1D404280 {
graph [label="case1D404280", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1D404280_sel0 [label="sel0[2:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data7 [label="data7[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data6 [label="data6[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data5 [label="data5[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data4 [label="data4[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data3 [label="data3[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data2 [label="data2[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data1 [label="data1[31:0]", shape=invhouse, color="#e4f1b2"];
case1D404280_data0 [label="data0[31:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1D404280_S_AXI_RDATA_I0 [label="S_AXI_RDATA_I0[31:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD1FC70 [label="N_1BD1FC70\nconstruct:8\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I1 ]\n\n#0:255\n", shape=diamond, color="#ffee80"];
N_1BD1E690 [label="N_1BD1E690\nmerge:32\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0 ]\n\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", shape=house, color="#ffee80"];
}
N_1BD1FC70_P_1C5EAA30 [label="3b000", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAA30 -> N_1BD1FC70 [label="3", headlabel=<1>, headlabel=<1>];
N_1BD1FC70_P_1C5EAAC0 [label="3b001", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAAC0 -> N_1BD1FC70 [label="3", headlabel=<2>, headlabel=<2>];
N_1BD1FC70_P_1C5EAB50 [label="3b010", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAB50 -> N_1BD1FC70 [label="3", headlabel=<3>, headlabel=<3>];
N_1BD1FC70_P_1C5EABE0 [label="3b011", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EABE0 -> N_1BD1FC70 [label="3", headlabel=<4>, headlabel=<4>];
N_1BD1FC70_P_1C5EAC70 [label="3b100", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAC70 -> N_1BD1FC70 [label="3", headlabel=<5>, headlabel=<5>];
N_1BD1FC70_P_1C5EAD00 [label="3b101", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAD00 -> N_1BD1FC70 [label="3", headlabel=<6>, headlabel=<6>];
N_1BD1FC70_P_1C5EAD90 [label="3b110", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAD90 -> N_1BD1FC70 [label="3", headlabel=<7>, headlabel=<7>];
N_1BD1FC70_P_1C5EAE20 [label="3b111", color="#f1f1b2", shape=plaintext];
N_1BD1FC70_P_1C5EAE20 -> N_1BD1FC70 [label="3", headlabel=<8>, headlabel=<8>];
N_1BD1FC70 -> N_1BD1E690 [label="8", style=dashed, constraint=false, taillabel=<out[S_AXI_RDATA_I1]>, headlabel=<sel>, headlabel=<#0:255>];
case1D404280_sel0 -> N_1BD1FC70 [label="3", taillabel=<sel0>, headlabel=<in>, headlabel=<#0:7>];
case1D404280_data7 -> N_1BD1E690 [label="32", taillabel=<data7>, headlabel=<8>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data6 -> N_1BD1E690 [label="32", taillabel=<data6>, headlabel=<7>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data5 -> N_1BD1E690 [label="32", taillabel=<data5>, headlabel=<6>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data4 -> N_1BD1E690 [label="32", taillabel=<data4>, headlabel=<5>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data3 -> N_1BD1E690 [label="32", taillabel=<data3>, headlabel=<4>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data2 -> N_1BD1E690 [label="32", taillabel=<data2>, headlabel=<3>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data1 -> N_1BD1E690 [label="32", taillabel=<data1>, headlabel=<2>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1D404280_data0 -> N_1BD1E690 [label="32", taillabel=<data0>, headlabel=<1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1BD1E690 -> case1D404280_S_AXI_RDATA_I0 [label="32", taillabel=<out[S_AXI_RDATA_I0]>, headlabel=<S_AXI_RDATA_I0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
}
digraph muxpart1C2CAEC0 {
graph [label="muxpart1C2CAEC0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;muxpart1C2CAEC0_data0 [label="data0[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data1 [label="data1[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data2 [label="data2[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data3 [label="data3[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data4 [label="data4[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data5 [label="data5[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data6 [label="data6[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_data7 [label="data7[31:0]", shape=invhouse, color="#e4f1b2"];
muxpart1C2CAEC0_sel0 [label="sel0[2:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;muxpart1C2CAEC0_out0 [label="out0[31:0]", shape=house, color="#e4f1b2"];
}
N_1BD21200 [label="case1BD21200", color="#e6dcff", shape=house];
muxpart1C2CAEC0_sel0 -> N_1BD21200 [label="3", taillabel=<sel0>, headlabel=<sel0>, headlabel=<#0:7>];
muxpart1C2CAEC0_data7 -> N_1BD21200 [label="32", taillabel=<data7>, headlabel=<data7>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data6 -> N_1BD21200 [label="32", taillabel=<data6>, headlabel=<data6>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data5 -> N_1BD21200 [label="32", taillabel=<data5>, headlabel=<data5>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data4 -> N_1BD21200 [label="32", taillabel=<data4>, headlabel=<data4>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data3 -> N_1BD21200 [label="32", taillabel=<data3>, headlabel=<data3>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data2 -> N_1BD21200 [label="32", taillabel=<data2>, headlabel=<data2>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data1 -> N_1BD21200 [label="32", taillabel=<data1>, headlabel=<data1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
muxpart1C2CAEC0_data0 -> N_1BD21200 [label="32", taillabel=<data0>, headlabel=<data0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1BD21200 -> muxpart1C2CAEC0_out0 [label="32", taillabel=<S_AXI_RDATA_I0[S_AXI_RDATA_I0]>, headlabel=<out0>, headlabel=<#32'b00000000000000000000000000000000:32'b00000000000000000000000000000000>];
}
digraph case1BD21200 {
graph [label="case1BD21200", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1BD21200_sel0 [label="sel0[2:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data7 [label="data7[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data6 [label="data6[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data5 [label="data5[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data4 [label="data4[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data3 [label="data3[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data2 [label="data2[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data1 [label="data1[31:0]", shape=invhouse, color="#e4f1b2"];
case1BD21200_data0 [label="data0[31:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1BD21200_S_AXI_RDATA_I0 [label="S_AXI_RDATA_I0[31:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD203F0 [label="N_1BD203F0\nconstruct:8\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I1 ]\n\n#0:255\n", shape=diamond, color="#ffee80"];
N_1BD1E820 [label="N_1BD1E820\nmerge:32\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0 ]\n\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", shape=house, color="#ffee80"];
}
N_1BD203F0_P_1A476A00 [label="3b000", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A476A00 -> N_1BD203F0 [label="3", headlabel=<1>, headlabel=<1>];
N_1BD203F0_P_1A4773C0 [label="3b001", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A4773C0 -> N_1BD203F0 [label="3", headlabel=<2>, headlabel=<2>];
N_1BD203F0_P_1A474000 [label="3b010", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A474000 -> N_1BD203F0 [label="3", headlabel=<3>, headlabel=<3>];
N_1BD203F0_P_1A475CB0 [label="3b011", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A475CB0 -> N_1BD203F0 [label="3", headlabel=<4>, headlabel=<4>];
N_1BD203F0_P_1A474480 [label="3b100", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A474480 -> N_1BD203F0 [label="3", headlabel=<5>, headlabel=<5>];
N_1BD203F0_P_1A474360 [label="3b101", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A474360 -> N_1BD203F0 [label="3", headlabel=<6>, headlabel=<6>];
N_1BD203F0_P_1A4741B0 [label="3b110", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A4741B0 -> N_1BD203F0 [label="3", headlabel=<7>, headlabel=<7>];
N_1BD203F0_P_1A477150 [label="3b111", color="#f1f1b2", shape=plaintext];
N_1BD203F0_P_1A477150 -> N_1BD203F0 [label="3", headlabel=<8>, headlabel=<8>];
N_1BD203F0 -> N_1BD1E820 [label="8", style=dashed, constraint=false, taillabel=<out[S_AXI_RDATA_I1]>, headlabel=<sel>, headlabel=<#0:255>];
case1BD21200_sel0 -> N_1BD203F0 [label="3", taillabel=<sel0>, headlabel=<in>, headlabel=<#0:7>];
case1BD21200_data7 -> N_1BD1E820 [label="32", taillabel=<data7>, headlabel=<8>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data6 -> N_1BD1E820 [label="32", taillabel=<data6>, headlabel=<7>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data5 -> N_1BD1E820 [label="32", taillabel=<data5>, headlabel=<6>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data4 -> N_1BD1E820 [label="32", taillabel=<data4>, headlabel=<5>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data3 -> N_1BD1E820 [label="32", taillabel=<data3>, headlabel=<4>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data2 -> N_1BD1E820 [label="32", taillabel=<data2>, headlabel=<3>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data1 -> N_1BD1E820 [label="32", taillabel=<data1>, headlabel=<2>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1BD21200_data0 -> N_1BD1E820 [label="32", taillabel=<data0>, headlabel=<1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1BD1E820 -> case1BD21200_S_AXI_RDATA_I0 [label="32", taillabel=<out[S_AXI_RDATA_I0]>, headlabel=<S_AXI_RDATA_I0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
}
digraph case1C2CAF70 {
graph [label="case1C2CAF70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2CAF70_use_wrap_buffer [label="use_wrap_buffer", shape=invhouse, color="#e4f1b2"];
case1C2CAF70_S_AXI_RDATA_I0 [label="S_AXI_RDATA_I0[31:0]", shape=invhouse, color="#e4f1b2"];
case1C2CAF70_S_AXI_RDATA_I00_in [label="S_AXI_RDATA_I00_in[31:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2CAF70_S_AXI_RDATA_I [label="S_AXI_RDATA_I[31:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD1F130 [label="N_1BD1F130\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD1ED20 [label="N_1BD1ED20\nmerge:32\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I[31:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 31:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/S_AXI_RDATA_I ]\n\n#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111\n", shape=house, color="#ffee80"];
}
N_1BD1F130_P_1A4773F0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD1F130_P_1A4773F0 -> N_1BD1F130 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD1F130_P_1A476F70 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD1F130_P_1A476F70 -> N_1BD1F130 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD1F130 -> N_1BD1ED20 [label="2", style=dashed, constraint=false, taillabel=<out[S_AXI_RDATA_I0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2CAF70_use_wrap_buffer -> N_1BD1F130 [label="1", taillabel=<use_wrap_buffer>, headlabel=<in>, headlabel=<#0:1>];
case1C2CAF70_S_AXI_RDATA_I0 -> N_1BD1ED20 [label="32", taillabel=<S_AXI_RDATA_I0>, headlabel=<0>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
case1C2CAF70_S_AXI_RDATA_I00_in -> N_1BD1ED20 [label="32", taillabel=<S_AXI_RDATA_I00_in>, headlabel=<1>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
N_1BD1ED20 -> case1C2CAF70_S_AXI_RDATA_I [label="32", taillabel=<out[S_AXI_RDATA_I]>, headlabel=<S_AXI_RDATA_I>, headlabel=<#32'b00000000000000000000000000000000:32'b11111111111111111111111111111111>];
}
digraph logic1C2CB020 {
graph [label="logic1C2CB020", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB020_s_ready_i [label="s_ready_i", shape=invhouse, color="#e4f1b2"];
logic1C2CB020_M_READY [label="M_READY", shape=invhouse, color="#e4f1b2"];
logic1C2CB020_m_valid_i [label="m_valid_i", shape=invhouse, color="#e4f1b2"];
logic1C2CB020_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB020_m_valid_i0 [label="m_valid_i0", shape=house, color="#e4f1b2"];
}
N_1BD20E40 [label="N_1BD20E40\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F860 [label="N_1BD1F860\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i1 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F9A0 [label="N_1BD1F9A0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i2 ]\n\n#0:1\n", color="#bbebff"];
N_1BD212F0 [label="N_1BD212F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_valid_i2 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F860 -> N_1BD20E40 [label="1", taillabel=<out[m_valid_i1]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD1F9A0 -> N_1BD1F860 [label="1", taillabel=<out[m_valid_i2]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD212F0 -> N_1BD20E40 [label="1", taillabel=<out[m_valid_i2]>, headlabel=<P_1A476520>, headlabel=<#0:1>];
logic1C2CB020_s_ready_i -> N_1BD212F0 [label="1", taillabel=<s_ready_i>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB020_M_READY -> N_1BD1F9A0 [label="1", taillabel=<M_READY>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB020_m_valid_i -> N_1BD1F860 [label="1", taillabel=<m_valid_i>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB020_S_VALID -> N_1BD20E40 [label="1", taillabel=<S_VALID>, headlabel=<A>, headlabel=<#0:1>];
N_1BD20E40 -> logic1C2CB020_m_valid_i0 [label="1", taillabel=<out[m_valid_i0]>, headlabel=<m_valid_i0>, headlabel=<#0:1>];
}
digraph logic1C2CB0D0 {
graph [label="logic1C2CB0D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB0D0_m_valid_i [label="m_valid_i", shape=invhouse, color="#e4f1b2"];
logic1C2CB0D0_M_READY [label="M_READY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB0D0_p_1_in [label="p_1_in", shape=house, color="#e4f1b2"];
}
N_1BD1F2C0 [label="N_1BD1F2C0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i1 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F270 [label="N_1BD1F270\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i2 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F270 -> N_1BD1F2C0 [label="1", taillabel=<out[s_ready_i2]>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB0D0_m_valid_i -> N_1BD1F270 [label="1", taillabel=<m_valid_i>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB0D0_M_READY -> N_1BD1F2C0 [label="1", taillabel=<M_READY>, headlabel=<A>, headlabel=<#0:1>];
N_1BD1F2C0 -> logic1C2CB0D0_p_1_in [label="1", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:1>];
}
digraph logic1C2CB180 {
graph [label="logic1C2CB180", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB180_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
logic1C2CB180_s_ready_i [label="s_ready_i", shape=invhouse, color="#e4f1b2"];
logic1C2CB180_p_1_in [label="p_1_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB180_s_ready_i0 [label="s_ready_i0", shape=house, color="#e4f1b2"];
}
N_1BD1F360 [label="N_1BD1F360\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F4F0 [label="N_1BD1F4F0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i1 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F950 [label="N_1BD1F950\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i2 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F4F0 -> N_1BD1F360 [label="1", taillabel=<out[s_ready_i1]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD1F950 -> N_1BD1F4F0 [label="1", taillabel=<out[s_ready_i2]>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB180_S_VALID -> N_1BD1F950 [label="1", taillabel=<S_VALID>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB180_s_ready_i -> N_1BD1F4F0 [label="1", taillabel=<s_ready_i>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB180_p_1_in -> N_1BD1F360 [label="1", taillabel=<p_1_in>, headlabel=<A>, headlabel=<#0:1>];
N_1BD1F360 -> logic1C2CB180_s_ready_i0 [label="1", taillabel=<out[s_ready_i0]>, headlabel=<s_ready_i0>, headlabel=<#0:1>];
}
digraph logic1C2CB230 {
graph [label="logic1C2CB230", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB230_aresetn [label="aresetn", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB230_reset [label="reset", shape=house, color="#e4f1b2"];
}
N_1BD21480 [label="N_1BD21480\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset ]\n\n#0:1\n", color="#bbebff"];
logic1C2CB230_aresetn -> N_1BD21480 [label="1", taillabel=<aresetn>, headlabel=<in>, headlabel=<#0:1>];
N_1BD21480 -> logic1C2CB230_reset [label="1", taillabel=<out[reset]>, headlabel=<reset>, headlabel=<#0:1>];
}
digraph case1C2CB440 {
graph [label="case1C2CB440", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2CB440_s_ready_i [label="s_ready_i", shape=invhouse, color="#e4f1b2"];
case1C2CB440_skid_buffer [label="skid_buffer[259:0]", shape=invhouse, color="#e4f1b2"];
case1C2CB440_S_PAYLOAD_DATA [label="S_PAYLOAD_DATA[259:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2CB440_skid_buffer0_out [label="skid_buffer0_out[259:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1BD21840 [label="N_1BD21840\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x7a69726574656d01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i1 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1BD20DF0 [label="N_1BD20DF0\nmerge:260\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i0 ]\n\n#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111\n", shape=house, color="#ffee80"];
}
N_1BD21840_P_1A476E80 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1BD21840_P_1A476E80 -> N_1BD21840 [label="1", headlabel=<1>, headlabel=<1>];
N_1BD21840_P_1A476D90 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1BD21840_P_1A476D90 -> N_1BD21840 [label="1", headlabel=<0>, headlabel=<0>];
N_1BD21840 -> N_1BD20DF0 [label="2", style=dashed, constraint=false, taillabel=<out[r_pipe/m_payload_i1]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2CB440_s_ready_i -> N_1BD21840 [label="1", taillabel=<s_ready_i>, headlabel=<in>, headlabel=<#0:1>];
case1C2CB440_skid_buffer -> N_1BD20DF0 [label="260", taillabel=<skid_buffer>, headlabel=<0>, headlabel=<#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
case1C2CB440_S_PAYLOAD_DATA -> N_1BD20DF0 [label="260", taillabel=<S_PAYLOAD_DATA>, headlabel=<1>, headlabel=<#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
N_1BD20DF0 -> case1C2CB440_skid_buffer0_out [label="260", taillabel=<out[skid_buffer]>, headlabel=<skid_buffer0_out>, headlabel=<#260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000:260'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111>];
}
digraph logic1C2CB4F0 {
graph [label="logic1C2CB4F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB4F0_M_VALID_Q [label="M_VALID_Q", shape=invhouse, color="#e4f1b2"];
logic1C2CB4F0_M_READY [label="M_READY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB4F0_M_READY_I [label="M_READY_I", shape=house, color="#e4f1b2"];
}
N_1BD1FDB0 [label="N_1BD1FDB0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I ]\n\n#0:1\n", color="#bbebff"];
N_1BD20030 [label="N_1BD20030\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F810 [label="N_1BD1F810\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1F810 -> N_1BD1FDB0 [label="1", taillabel=<out[M_READY_I0]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD20030 -> N_1BD1FDB0 [label="1", taillabel=<out[M_READY_I00_in]>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB4F0_M_VALID_Q -> N_1BD20030 [label="1", taillabel=<M_VALID_Q>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB4F0_M_VALID_Q -> N_1BD1F810 [label="1", taillabel=<M_VALID_Q>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB4F0_M_READY -> N_1BD20030 [label="1", taillabel=<M_READY>, headlabel=<A>, headlabel=<#0:1>];
N_1BD1FDB0 -> logic1C2CB4F0_M_READY_I [label="1", taillabel=<out[M_READY_I]>, headlabel=<M_READY_I>, headlabel=<#0:1>];
}
digraph logic1C2CB5A0 {
graph [label="logic1C2CB5A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB5A0_USE_RTL_ADDR.addr_q_reg [label="USE_RTL_ADDR.addr_q_reg[4:0]", shape=invhouse, color="#e4f1b2"];
logic1C2CB5A0_buffer_full_early1 [label="buffer_full_early1", shape=invhouse, color="#e4f1b2"];
logic1C2CB5A0_buffer_Full_q [label="buffer_Full_q", shape=invhouse, color="#e4f1b2"];
logic1C2CB5A0_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB5A0_buffer_full_early [label="buffer_full_early", shape=house, color="#e4f1b2"];
}
N_1BD1E6E0 [label="N_1BD1E6E0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early ]\n\n#0:1\n", color="#bbebff"];
N_1BD1E1E0 [label="N_1BD1E1E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD21700 [label="N_1BD21700\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1E7D0 [label="N_1BD1E7D0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early2 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1E7D0_B [label="5b11110", color="#f1f1b2", shape=plaintext];
N_1BD1E7D0_B -> N_1BD1E7D0 [label="5", headlabel=<B>];
N_1BD1E1E0 -> N_1BD1E6E0 [label="1", taillabel=<out[buffer_full_early05_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1BD21700 -> N_1BD1E6E0 [label="1", taillabel=<out[buffer_full_early0]>, headlabel=<B>, headlabel=<#0:1>];
N_1BD1E7D0 -> N_1BD1E1E0 [label="1", taillabel=<out[buffer_full_early2]>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB5A0_USE_RTL_ADDR.addr_q_reg -> N_1BD1E7D0 [label="5", taillabel=<USE_RTL_ADDR.addr_q_reg>, headlabel=<A>, headlabel=<#0:31>];
logic1C2CB5A0_buffer_full_early1 -> N_1BD21700 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB5A0_buffer_full_early1 -> N_1BD1E1E0 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB5A0_buffer_Full_q -> N_1BD21700 [label="1", taillabel=<buffer_Full_q>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB5A0_valid_Write -> N_1BD1E1E0 [label="1", taillabel=<valid_Write>, headlabel=<P_1C13A100>, headlabel=<#0:1>];
N_1BD1E6E0 -> logic1C2CB5A0_buffer_full_early [label="1", taillabel=<out[buffer_full_early]>, headlabel=<buffer_full_early>, headlabel=<#0:1>];
}
digraph logic1C2CB650 {
graph [label="logic1C2CB650", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB650_S_READY [label="S_READY", shape=invhouse, color="#e4f1b2"];
logic1C2CB650_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB650_valid_Write [label="valid_Write", shape=house, color="#e4f1b2"];
}
N_1BD1E640 [label="N_1BD1E640\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write ]\n\n#0:1\n", color="#bbebff"];
logic1C2CB650_S_READY -> N_1BD1E640 [label="1", taillabel=<S_READY>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB650_S_VALID -> N_1BD1E640 [label="1", taillabel=<S_VALID>, headlabel=<A>, headlabel=<#0:1>];
N_1BD1E640 -> logic1C2CB650_valid_Write [label="1", taillabel=<out[valid_Write]>, headlabel=<valid_Write>, headlabel=<#0:1>];
}
digraph logic1C2CB700 {
graph [label="logic1C2CB700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB700_buffer_full_early1 [label="buffer_full_early1", shape=invhouse, color="#e4f1b2"];
logic1C2CB700_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB700_addr_q13_out [label="addr_q13_out", shape=house, color="#e4f1b2"];
}
N_1BD21E80 [label="N_1BD21E80\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\n\n#0:1\n", color="#bbebff"];
logic1C2CB700_buffer_full_early1 -> N_1BD21E80 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB700_valid_Write -> N_1BD21E80 [label="1", taillabel=<valid_Write>, headlabel=<A>, headlabel=<#0:1>];
N_1BD21E80 -> logic1C2CB700_addr_q13_out [label="1", taillabel=<out[addr_q13_out]>, headlabel=<addr_q13_out>, headlabel=<#0:1>];
}
digraph logic1C2CB7B0 {
graph [label="logic1C2CB7B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB7B0_buffer_Empty [label="buffer_Empty", shape=invhouse, color="#e4f1b2"];
logic1C2CB7B0_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
logic1C2CB7B0_M_READY_I [label="M_READY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB7B0_addr_q0 [label="addr_q0", shape=house, color="#e4f1b2"];
}
N_1BD21980 [label="N_1BD21980\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1FD60 [label="N_1BD1FD60\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q2 ]\n\n#0:1\n", color="#bbebff"];
N_1788C0F0 [label="N_1788C0F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\n\n#0:1\n", color="#bbebff"];
N_1BD1FD60 -> N_1BD21980 [label="1", taillabel=<out[addr_q2]>, headlabel=<A>, headlabel=<#0:1>];
N_1788C0F0 -> N_1BD21980 [label="1", taillabel=<out[addr_q1]>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB7B0_buffer_Empty -> N_1788C0F0 [label="1", taillabel=<buffer_Empty>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB7B0_valid_Write -> N_1BD1FD60 [label="1", taillabel=<valid_Write>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB7B0_M_READY_I -> N_1BD21980 [label="1", taillabel=<M_READY_I>, headlabel=<P_1C13B300>, headlabel=<#0:1>];
N_1BD21980 -> logic1C2CB7B0_addr_q0 [label="1", taillabel=<out[addr_q0]>, headlabel=<addr_q0>, headlabel=<#0:1>];
}
digraph case1C2CB860 {
graph [label="case1C2CB860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C2CB860_addr_q13_out [label="addr_q13_out", shape=invhouse, color="#e4f1b2"];
case1C2CB860_addr_q0 [label="addr_q0", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C2CB860_addr_q [label="addr_q", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1788FA20 [label="N_1788FA20\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1788F750 [label="N_1788F750\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1788F750_P_1C139CE0 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1788F750_P_1C139CE0 -> N_1788F750 [label="2", headlabel=<1>, headlabel=<1>];
N_1788FA20_P_1C13B570 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1788FA20_P_1C13B570 -> N_1788FA20 [label="1", headlabel=<1>, headlabel=<1>];
N_1788FA20_P_1C13B8D0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1788FA20_P_1C13B8D0 -> N_1788FA20 [label="1", headlabel=<0>, headlabel=<0>];
N_1788FA20 -> N_1788F750 [label="2", style=dashed, constraint=false, taillabel=<out[addr_q0]>, headlabel=<sel>, headlabel=<#0:3>];
case1C2CB860_addr_q13_out -> N_1788FA20 [label="1", taillabel=<addr_q13_out>, headlabel=<in>, headlabel=<#0:1>];
case1C2CB860_addr_q0 -> N_1788F750 [label="1", color="#00ff00", taillabel=<addr_q0>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
N_1788F750 -> case1C2CB860_addr_q [label="1", taillabel=<out>, headlabel=<addr_q>, headlabel=<#0:1>];
}
digraph logic1C2CB910 {
graph [label="logic1C2CB910", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB910_addr_q [label="addr_q", shape=invhouse, color="#e4f1b2"];
logic1C2CB910_data_Exists_I [label="data_Exists_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB910_addr_q0_out [label="addr_q0_out", shape=house, color="#e4f1b2"];
}
N_1788F840 [label="N_1788F840\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/ ]\n\n#0:1\n", color="#bbebff"];
logic1C2CB910_addr_q -> N_1788F840 [label="1", color="#00ff00", taillabel=<addr_q>, headlabel=<B>, headlabel=<#s-1:s0 Clipped>];
logic1C2CB910_data_Exists_I -> N_1788F840 [label="1", taillabel=<data_Exists_I>, headlabel=<A>, headlabel=<#0:1>];
N_1788F840 -> logic1C2CB910_addr_q0_out [label="1", taillabel=<out[addr_q]>, headlabel=<addr_q0_out>, headlabel=<#0:1>];
}
digraph logic1C2CB9C0 {
graph [label="logic1C2CB9C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CB9C0_buffer_Empty [label="buffer_Empty", shape=invhouse, color="#e4f1b2"];
logic1C2CB9C0_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
logic1C2CB9C0_data_Exists_I [label="data_Exists_I", shape=invhouse, color="#e4f1b2"];
logic1C2CB9C0_M_READY_I [label="M_READY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CB9C0_next_Data_Exists [label="next_Data_Exists", shape=house, color="#e4f1b2"];
}
N_1788EE40 [label="N_1788EE40\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists ]\n\n#0:1\n", color="#bbebff"];
N_1788EE90 [label="N_1788EE90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1 ]\n\n#0:1\n", color="#bbebff"];
N_1788E850 [label="N_1788E850\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists0 ]\n\n#0:1\n", color="#bbebff"];
N_1788E8A0 [label="N_1788E8A0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1 ]\n\n#0:1\n", color="#bbebff"];
N_1788E940 [label="N_1788E940\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists2\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists2 ]\n\n#0:1\n", color="#bbebff"];
N_1788E990 [label="N_1788E990\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/next_Data_Exists1 ]\n\n#0:1\n", color="#bbebff"];
N_1788E9E0 [label="N_1788E9E0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_1788EE90 -> N_1788EE40 [label="1", taillabel=<out[next_Data_Exists11_out]>, headlabel=<A>, headlabel=<#0:1>];
N_1788E9E0 -> N_1788EE90 [label="1", taillabel=<out[addr_q1]>, headlabel=<B>, headlabel=<#0:1>];
N_1788E850 -> N_1788EE40 [label="1", taillabel=<out[next_Data_Exists0]>, headlabel=<B>, headlabel=<#0:1>];
N_1788E8A0 -> N_1788E850 [label="1", taillabel=<out[next_Data_Exists1]>, headlabel=<B>, headlabel=<#0:1>];
N_1788E940 -> N_1788E8A0 [label="1", taillabel=<out[next_Data_Exists2]>, headlabel=<in>, headlabel=<#0:1>];
N_1788E990 -> N_1788EE40 [label="1", taillabel=<out[next_Data_Exists10_out]>, headlabel=<P_1C138060>, headlabel=<#0:1>];
logic1C2CB9C0_buffer_Empty -> N_1788E9E0 [label="1", taillabel=<buffer_Empty>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CB9C0_buffer_Empty -> N_1788E990 [label="1", taillabel=<buffer_Empty>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB9C0_S_VALID -> N_1788E990 [label="1", taillabel=<S_VALID>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB9C0_data_Exists_I -> N_1788E940 [label="1", taillabel=<data_Exists_I>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CB9C0_data_Exists_I -> N_1788E850 [label="1", taillabel=<data_Exists_I>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB9C0_data_Exists_I -> N_1788EE90 [label="1", taillabel=<data_Exists_I>, headlabel=<A>, headlabel=<#0:1>];
logic1C2CB9C0_M_READY_I -> N_1788E940 [label="1", taillabel=<M_READY_I>, headlabel=<A>, headlabel=<#0:1>];
N_1788EE40 -> logic1C2CB9C0_next_Data_Exists [label="1", taillabel=<out[next_Data_Exists]>, headlabel=<next_Data_Exists>, headlabel=<#0:1>];
}
digraph logic1C2CBA70 {
graph [label="logic1C2CBA70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C2CBA70_M_VALID_Q [label="M_VALID_Q", shape=invhouse, color="#e4f1b2"];
logic1C2CBA70_data_Exists_I [label="data_Exists_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C2CBA70_EMPTY [label="EMPTY", shape=house, color="#e4f1b2"];
}
N_1788D7C0 [label="N_1788D7C0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY ]\n\n#0:1\n", color="#bbebff"];
N_1788DE00 [label="N_1788DE00\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/EMPTY0 ]\n\n#0:1\n", color="#bbebff"];
N_1788DE50 [label="N_1788DE50\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1788DE00 -> N_1788D7C0 [label="1", taillabel=<out[EMPTY0]>, headlabel=<A>, headlabel=<#0:1>];
N_1788DE50 -> N_1788D7C0 [label="1", taillabel=<out[M_READY_I0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C2CBA70_M_VALID_Q -> N_1788DE50 [label="1", taillabel=<M_VALID_Q>, headlabel=<in>, headlabel=<#0:1>];
logic1C2CBA70_data_Exists_I -> N_1788DE00 [label="1", taillabel=<data_Exists_I>, headlabel=<in>, headlabel=<#0:1>];
N_1788D7C0 -> logic1C2CBA70_EMPTY [label="1", taillabel=<out[EMPTY]>, headlabel=<EMPTY>, headlabel=<#0:1>];
}
digraph logic1C41F290 {
graph [label="logic1C41F290", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C41F290_S_AXI_AVALID [label="S_AXI_AVALID", shape=invhouse, color="#e4f1b2"];
logic1C41F290_allow_new_cmd [label="allow_new_cmd", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C41F290_p_1_in [label="p_1_in", shape=house, color="#e4f1b2"];
}
N_1788D720 [label="N_1788D720\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/M_AXI_AVALID_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/M_AXI_AVALID_I ]\n\n#0:1\n", color="#bbebff"];
logic1C41F290_S_AXI_AVALID -> N_1788D720 [label="1", taillabel=<S_AXI_AVALID>, headlabel=<B>, headlabel=<#0:1>];
logic1C41F290_allow_new_cmd -> N_1788D720 [label="1", taillabel=<allow_new_cmd>, headlabel=<A>, headlabel=<#0:1>];
N_1788D720 -> logic1C41F290_p_1_in [label="1", taillabel=<out[p_1_in]>, headlabel=<p_1_in>, headlabel=<#0:1>];
}
digraph logic1C41F340 {
graph [label="logic1C41F340", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C41F340_M_AXI_AREADY [label="M_AXI_AREADY", shape=invhouse, color="#e4f1b2"];
logic1C41F340_p_1_in [label="p_1_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C41F340_cmd_push_block0 [label="cmd_push_block0", shape=house, color="#e4f1b2"];
}
N_1788F7A0 [label="N_1788F7A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block0 ]\n\n#0:1\n", color="#bbebff"];
N_1788F570 [label="N_1788F570\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block1 ]\n\n#0:1\n", color="#bbebff"];
N_1788F570 -> N_1788F7A0 [label="1", taillabel=<out[cmd_push_block1]>, headlabel=<B>, headlabel=<#0:1>];
logic1C41F340_M_AXI_AREADY -> N_1788F570 [label="1", taillabel=<M_AXI_AREADY>, headlabel=<in>, headlabel=<#0:1>];
logic1C41F340_p_1_in -> N_1788F7A0 [label="1", taillabel=<p_1_in>, headlabel=<A>, headlabel=<#0:1>];
N_1788F7A0 -> logic1C41F340_cmd_push_block0 [label="1", taillabel=<out[cmd_push_block0]>, headlabel=<cmd_push_block0>, headlabel=<#0:1>];
}
digraph logic1C41F3F0 {
graph [label="logic1C41F3F0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C41F3F0_s_ready [label="s_ready", shape=invhouse, color="#e4f1b2"];
logic1C41F3F0_cmd_push_block [label="cmd_push_block", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C41F3F0_allow_new_cmd [label="allow_new_cmd", shape=house, color="#e4f1b2"];
}
N_1788EAD0 [label="N_1788EAD0\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/allow_new_cmd\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/allow_new_cmd ]\n\n#0:1\n", color="#bbebff"];
N_1788EB20 [label="N_1788EB20\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/allow_new_cmd0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/allow_new_cmd0 ]\n\n#0:1\n", color="#bbebff"];
N_1788F520 [label="N_1788F520\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_full\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_full ]\n\n#0:1\n", color="#bbebff"];
N_1788EB20 -> N_1788EAD0 [label="1", taillabel=<out[allow_new_cmd0]>, headlabel=<A>, headlabel=<#0:1>];
N_1788F520 -> N_1788EB20 [label="1", taillabel=<out[cmd_full]>, headlabel=<in>, headlabel=<#0:1>];
logic1C41F3F0_s_ready -> N_1788F520 [label="1", taillabel=<s_ready>, headlabel=<in>, headlabel=<#0:1>];
logic1C41F3F0_cmd_push_block -> N_1788EAD0 [label="1", taillabel=<cmd_push_block>, headlabel=<B>, headlabel=<#0:1>];
N_1788EAD0 -> logic1C41F3F0_allow_new_cmd [label="1", taillabel=<out[allow_new_cmd]>, headlabel=<allow_new_cmd>, headlabel=<#0:1>];
}
digraph logic1C41F4A0 {
graph [label="logic1C41F4A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C41F4A0_ARESET [label="ARESET", shape=invhouse, color="#e4f1b2"];
logic1C41F4A0_allow_new_cmd [label="allow_new_cmd", shape=invhouse, color="#e4f1b2"];
logic1C41F4A0_M_AXI_AREADY [label="M_AXI_AREADY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C41F4A0_S_AXI_AREADY_I [label="S_AXI_AREADY_I", shape=house, color="#e4f1b2"];
}
N_1788EB70 [label="N_1788EB70\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I ]\n\n#0:1\n", color="#bbebff"];
N_1788FDE0 [label="N_1788FDE0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I0 ]\n\n#0:1\n", color="#bbebff"];
N_1788FDE0 -> N_1788EB70 [label="1", taillabel=<out[S_AXI_AREADY_I0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C41F4A0_ARESET -> N_1788FDE0 [label="1", taillabel=<ARESET>, headlabel=<in>, headlabel=<#0:1>];
logic1C41F4A0_allow_new_cmd -> N_1788EB70 [label="1", taillabel=<allow_new_cmd>, headlabel=<P_1C8E8D90>, headlabel=<#0:1>];
logic1C41F4A0_M_AXI_AREADY -> N_1788EB70 [label="1", taillabel=<M_AXI_AREADY>, headlabel=<A>, headlabel=<#0:1>];
N_1788EB70 -> logic1C41F4A0_S_AXI_AREADY_I [label="1", taillabel=<out[S_AXI_AREADY_I]>, headlabel=<S_AXI_AREADY_I>, headlabel=<#0:1>];
}
digraph logic1C420050 {
graph [label="logic1C420050", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C420050_cmd_push_block [label="cmd_push_block", shape=invhouse, color="#e4f1b2"];
logic1C420050_p_1_in [label="p_1_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C420050_cmd_push [label="cmd_push", shape=house, color="#e4f1b2"];
}
N_1788FF20 [label="N_1788FF20\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push ]\n\n#0:1\n", color="#bbebff"];
N_1788FF70 [label="N_1788FF70\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push0 ]\n\n#0:1\n", color="#bbebff"];
N_1788FF70 -> N_1788FF20 [label="1", taillabel=<out[cmd_push0]>, headlabel=<B>, headlabel=<#0:1>];
logic1C420050_cmd_push_block -> N_1788FF70 [label="1", taillabel=<cmd_push_block>, headlabel=<in>, headlabel=<#0:1>];
logic1C420050_p_1_in -> N_1788FF20 [label="1", taillabel=<p_1_in>, headlabel=<A>, headlabel=<#0:1>];
N_1788FF20 -> logic1C420050_cmd_push [label="1", taillabel=<out[cmd_push]>, headlabel=<cmd_push>, headlabel=<#0:1>];
}
digraph logic1C420100 {
graph [label="logic1C420100", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C420100_GEN_CMD_QUEUE.cmd_queuedivM_READY_I [label="GEN_CMD_QUEUE.cmd_queue/M_READY_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C420100_buffer_full_early1 [label="buffer_full_early1", shape=house, color="#e4f1b2"];
}
N_1788D860 [label="N_1788D860\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_full_early1 ]\n\n#0:1\n", color="#bbebff"];
logic1C420100_GEN_CMD_QUEUE.cmd_queuedivM_READY_I -> N_1788D860 [label="1", taillabel=<GEN_CMD_QUEUE.cmd_queue/M_READY_I>, headlabel=<in>, headlabel=<#0:1>];
N_1788D860 -> logic1C420100_buffer_full_early1 [label="1", taillabel=<out[buffer_full_early1]>, headlabel=<buffer_full_early1>, headlabel=<#0:1>];
}
digraph logic1C4201B0 {
graph [label="logic1C4201B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C4201B0_buffer_Full_q [label="buffer_Full_q", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C4201B0_S_READY [label="S_READY", shape=house, color="#e4f1b2"];
}
N_1788D400 [label="N_1788D400\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/S_READY\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/S_READY ]\n\n#0:1\n", color="#bbebff"];
logic1C4201B0_buffer_Full_q -> N_1788D400 [label="1", taillabel=<buffer_Full_q>, headlabel=<in>, headlabel=<#0:1>];
N_1788D400 -> logic1C4201B0_S_READY [label="1", taillabel=<out[S_READY]>, headlabel=<S_READY>, headlabel=<#0:1>];
}
digraph counter1C4205D0 {
graph [label="counter1C4205D0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;counter1C4205D0_clk [label="clk", shape=invhouse, color="#e4f1b2"];
counter1C4205D0_sel [label="sel", shape=invhouse, color="#e4f1b2"];
counter1C4205D0_clear [label="clear", shape=invhouse, color="#e4f1b2"];
counter1C4205D0_clearval [label="clearval[4:0]", shape=invhouse, color="#e4f1b2"];
counter1C4205D0_in [label="in[1:0]", shape=invhouse, color="#e4f1b2"];
counter1C4205D0_addsub [label="addsub", shape=invhouse, color="#e4f1b2"];
counter1C4205D0_IS_CLK_INVERTED [label="IS_CLK_INVERTED[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;counter1C4205D0_out [label="out[4:0]", shape=house, color="#e4f1b2"];
}
N_1788D2C0 [label="addsub1788D2C0"];
N_1788C870 [label="reg1788C870"];
N_1788D2C0_B [label="2b01", color="#f1f1b2", shape=plaintext];
N_1788D2C0_B -> N_1788D2C0 [label="2", headlabel=<B>];
counter1C4205D0_addsub -> N_1788D2C0 [label="1", taillabel=<addsub>, headlabel=<in>, headlabel=<#0:1>];
counter1C4205D0_clear -> N_1788C870 [label="1", taillabel=<clear>, headlabel=<clear>, headlabel=<#0:1>];
counter1C4205D0_sel -> N_1788C870 [label="1", taillabel=<sel>, headlabel=<sel>, headlabel=<#0:1>];
counter1C4205D0_clk -> N_1788C870 [label="1", taillabel=<clk>, headlabel=<clk>, headlabel=<#0:1>];
N_1788D2C0 -> N_1788C870 [label="5", taillabel=<out[A0]>, headlabel=<A0>, headlabel=<#0:31>];
N_1788C870 -> N_1788D2C0 [label="5", taillabel=<A[A]>, headlabel=<A>, headlabel=<#0:0>];
N_1788C870 -> counter1C4205D0_out [label="5", taillabel=<A[A]>, headlabel=<out>, headlabel=<#0:0>];
}
digraph addsub1788D2C0 {
graph [label="addsub1788D2C0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;addsub1788D2C0_A [label="A[4:0]", shape=invhouse, color="#e4f1b2"];
addsub1788D2C0_B [label="B[1:0]", shape=invhouse, color="#e4f1b2"];
addsub1788D2C0_in [label="in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;addsub1788D2C0_out [label="out[4:0]", shape=house, color="#e4f1b2"];
}
N_1788CC80 [label="signinv1788CC80"];
N_1788C410 [label="datapath1788C410", color="#e6dcff", shape=invtrapezium];
N_1788CC80_in [label="2b01", color="#f1f1b2", shape=plaintext];
N_1788CC80_in -> N_1788CC80 [label="2", headlabel=<in>];
addsub1788D2C0_in -> N_1788CC80 [label="1", taillabel=<in>, headlabel=<sel>, headlabel=<#0:1>];
addsub1788D2C0_A -> N_1788C410 [label="5", taillabel=<A>, headlabel=<A>, headlabel=<#0:31>];
N_1788CC80 -> N_1788C410 [label="2", taillabel=<out>, headlabel=<p_0_in>, headlabel=<#0:3>];
N_1788C410 -> addsub1788D2C0_out [label="5", taillabel=<addr_q[addr_q]>, headlabel=<out>, headlabel=<#0:0>];
}
digraph signinv1788CC80 {
graph [label="signinv1788CC80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;signinv1788CC80_in [label="in[1:0]", shape=invhouse, color="#e4f1b2"];
signinv1788CC80_sel [label="sel", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;signinv1788CC80_out [label="out[1:0]", shape=house, color="#e4f1b2"];
}
N_1788C140 [label="case1788C140", color="#e6dcff", shape=house];
signinv1788CC80_sel -> N_1788C140 [label="1", taillabel=<sel>, headlabel=<sel>, headlabel=<#0:1>];
N_1788C140 -> signinv1788CC80_out [label="2", color="#00ff00", taillabel=<p_0_out[p_0_out]>, headlabel=<out>, headlabel=<#s0:s0 Clipped>];
}
digraph case1788C140 {
graph [label="case1788C140", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1788C140_sel [label="sel", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1788C140_p_0_out [label="p_0_out[1:0]", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1788C460 [label="N_1788C460\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0xbdc5ca39bdc5ca01 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q0 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1788C2D0 [label="N_1788C2D0\nmerge:s2\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/p_0_out[1:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 1:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/p_0_out ]\n\n#s-2:s1\n", shape=house, color="#ffee80"];
}
N_1788C2D0_P_1C8E6D20 [label="2b01", color="#f1f1b2", shape=plaintext];
N_1788C2D0_P_1C8E6D20 -> N_1788C2D0 [label="2", headlabel=<1>, headlabel=<1>];
N_1788C2D0_P_1C8E6BD0 [label="2sb11", color="#f1f1b2", shape=plaintext];
N_1788C2D0_P_1C8E6BD0 -> N_1788C2D0 [label="2", headlabel=<0>, color="#00ff00", headlabel=<0>];
N_1788C460_P_1C8E6990 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1788C460_P_1C8E6990 -> N_1788C460 [label="1", headlabel=<1>, headlabel=<1>];
N_1788C460_P_1C8E6900 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1788C460_P_1C8E6900 -> N_1788C460 [label="1", headlabel=<0>, headlabel=<0>];
N_1788C460 -> N_1788C2D0 [label="2", style=dashed, constraint=false, taillabel=<out[addr_q0]>, headlabel=<sel>, headlabel=<#0:3 Clipped>];
case1788C140_sel -> N_1788C460 [label="1", taillabel=<sel>, headlabel=<in>, headlabel=<#0:1>];
N_1788C2D0 -> case1788C140_p_0_out [label="2", taillabel=<out[p_0_out]>, headlabel=<p_0_out>, headlabel=<#0:3 Clipped>];
}
digraph datapath1788C410 {
graph [label="datapath1788C410", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;datapath1788C410_A [label="A[4:0]", shape=invhouse, color="#e4f1b2"];
datapath1788C410_p_0_in [label="p_0_in[1:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;datapath1788C410_addr_q [label="addr_q[4:0]", shape=house, color="#e4f1b2"];
}
N_1788CA50 [label="N_1788CA50\n+:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/A0\n Attributes ::\nAttrGroup: info, AttrName : [isResourceSharing], AttrVal:[ ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/A0 ]\n\n#0:31\nclipped\n Attr: isResourceSharing = ", color="#bbebff"];
datapath1788C410_A -> N_1788CA50 [label="5", taillabel=<A>, headlabel=<B>, headlabel=<#0:31>];
datapath1788C410_p_0_in -> N_1788CA50 [label="2", color="#00ff00", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#s-2:s1 Clipped>];
N_1788CA50 -> datapath1788C410_addr_q [label="5", taillabel=<out[addr_q]>, headlabel=<addr_q>, headlabel=<#0:31>];
}
digraph reg1788C870 {
graph [label="reg1788C870", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;reg1788C870_clear [label="clear", shape=invhouse, color="#e4f1b2"];
reg1788C870_sel [label="sel", shape=invhouse, color="#e4f1b2"];
reg1788C870_clk [label="clk", shape=invhouse, color="#e4f1b2"];
reg1788C870_A0 [label="A0[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;reg1788C870_A [label="A[4:0]", shape=house, color="#e4f1b2"];
}
N_1788C690 [label="N_1788C690\nreg:5\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4:0]\n Attributes ::\nAttrGroup: dfg, AttrName : [registerConstant], AttrVal:[ 'bvvvv ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ 4:0 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg ]\n\n#0:31\n", shape=rect, color="#ffee80"];
N_1788C690_P_1C8E9DB0 [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1788C690_P_1C8E9DB0 -> N_1788C690 [label="5", headlabel=<1>, headlabel=<1>];
reg1788C870_clear -> N_1788C690 [label="1", color="#00ff00", taillabel=<clear>, headlabel=<0>, headlabel=<#s-1:s0 Clipped>];
reg1788C870_sel -> N_1788C690 [label="1", color="#00ff00", taillabel=<sel>, headlabel=<sel>, headlabel=<#s-1:s0 Clipped>];
reg1788C870_clk -> N_1788C690 [label="1", style=dashed, constraint=false, taillabel=<clk>, headlabel=<0>, headlabel=<#0:1>];
reg1788C870_A0 -> N_1788C690 [label="5", taillabel=<A0>, headlabel=<in>, headlabel=<#0:31>];
N_1788C690 -> reg1788C870_A [label="5", taillabel=<out[A]>, headlabel=<A>, headlabel=<#0:31>];
}
digraph logic1C420C00 {
graph [label="logic1C420C00", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C420C00_GEN_CMD_QUEUE.cmd_queuedivUSE_RTL_ADDR.addr_q_reg [label="GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C420C00_buffer_Empty [label="buffer_Empty", shape=house, color="#e4f1b2"];
}
N_1788C4B0 [label="N_1788C4B0\n==:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Empty\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/buffer_Empty ]\n\n#0:1\n", color="#bbebff"];
N_1788C4B0_B [label="5b00000", color="#f1f1b2", shape=plaintext];
N_1788C4B0_B -> N_1788C4B0 [label="5", headlabel=<B>];
logic1C420C00_GEN_CMD_QUEUE.cmd_queuedivUSE_RTL_ADDR.addr_q_reg -> N_1788C4B0 [label="5", taillabel=<GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg>, headlabel=<A>, headlabel=<#0:31>];
N_1788C4B0 -> logic1C420C00_buffer_Empty [label="1", taillabel=<out[buffer_Empty]>, headlabel=<buffer_Empty>, headlabel=<#0:1>];
}
digraph case1C421700 {
graph [label="case1C421700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C421700_s_ready_i [label="s_ready_i", shape=invhouse, color="#e4f1b2"];
case1C421700_m_valid_i1 [label="m_valid_i1", shape=invhouse, color="#e4f1b2"];
case1C421700_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C421700_m_valid_i0 [label="m_valid_i0", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1788D090 [label="N_1788D090\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i1 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1788CDC0 [label="N_1788CDC0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i0 ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1788D090_P_1C97B770 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1788D090_P_1C97B770 -> N_1788D090 [label="1", headlabel=<1>, headlabel=<1>];
N_1788D090_P_1C97ACF0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1788D090_P_1C97ACF0 -> N_1788D090 [label="1", headlabel=<0>, headlabel=<0>];
N_1788D090 -> N_1788CDC0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C421700_s_ready_i -> N_1788D090 [label="1", taillabel=<s_ready_i>, headlabel=<in>, headlabel=<#0:1>];
case1C421700_m_valid_i1 -> N_1788CDC0 [label="1", taillabel=<m_valid_i1>, headlabel=<0>, headlabel=<#0:1>];
case1C421700_S_VALID -> N_1788CDC0 [label="1", taillabel=<S_VALID>, headlabel=<1>, headlabel=<#0:1>];
N_1788CDC0 -> case1C421700_m_valid_i0 [label="1", taillabel=<out>, headlabel=<m_valid_i0>, headlabel=<#0:1>];
}
digraph case1C4217B0 {
graph [label="case1C4217B0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C4217B0_m_valid_i [label="m_valid_i", shape=invhouse, color="#e4f1b2"];
case1C4217B0_s_ready_i1 [label="s_ready_i1", shape=invhouse, color="#e4f1b2"];
case1C4217B0_M_READY [label="M_READY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C4217B0_s_ready_i0 [label="s_ready_i0", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1788CFA0 [label="N_1788CFA0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x2800401 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i1 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1788CFF0 [label="N_1788CFF0\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i0 ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1788CFA0_P_1C97C250 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1788CFA0_P_1C97C250 -> N_1788CFA0 [label="1", headlabel=<1>, headlabel=<1>];
N_1788CFA0_P_1C97C310 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1788CFA0_P_1C97C310 -> N_1788CFA0 [label="1", headlabel=<0>, headlabel=<0>];
N_1788CFA0 -> N_1788CFF0 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C4217B0_m_valid_i -> N_1788CFA0 [label="1", taillabel=<m_valid_i>, headlabel=<in>, headlabel=<#0:1>];
case1C4217B0_s_ready_i1 -> N_1788CFF0 [label="1", taillabel=<s_ready_i1>, headlabel=<0>, headlabel=<#0:1>];
case1C4217B0_M_READY -> N_1788CFF0 [label="1", taillabel=<M_READY>, headlabel=<1>, headlabel=<#0:1>];
N_1788CFF0 -> case1C4217B0_s_ready_i0 [label="1", taillabel=<out>, headlabel=<s_ready_i0>, headlabel=<#0:1>];
}
digraph case1C421860 {
graph [label="case1C421860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C421860_s_ready_i [label="s_ready_i", shape=invhouse, color="#e4f1b2"];
case1C421860_m_valid_i1 [label="m_valid_i1", shape=invhouse, color="#e4f1b2"];
case1C421860_S_VALID [label="S_VALID", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C421860_m_valid_i0 [label="m_valid_i0", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1788D220 [label="N_1788D220\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x1 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i1 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1788D270 [label="N_1788D270\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i0 ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1788D220_P_1C97D630 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1788D220_P_1C97D630 -> N_1788D220 [label="1", headlabel=<1>, headlabel=<1>];
N_1788D220_P_1C97D3F0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1788D220_P_1C97D3F0 -> N_1788D220 [label="1", headlabel=<0>, headlabel=<0>];
N_1788D220 -> N_1788D270 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C421860_s_ready_i -> N_1788D220 [label="1", taillabel=<s_ready_i>, headlabel=<in>, headlabel=<#0:1>];
case1C421860_m_valid_i1 -> N_1788D270 [label="1", taillabel=<m_valid_i1>, headlabel=<0>, headlabel=<#0:1>];
case1C421860_S_VALID -> N_1788D270 [label="1", taillabel=<S_VALID>, headlabel=<1>, headlabel=<#0:1>];
N_1788D270 -> case1C421860_m_valid_i0 [label="1", taillabel=<out>, headlabel=<m_valid_i0>, headlabel=<#0:1>];
}
digraph case1C421910 {
graph [label="case1C421910", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;case1C421910_m_valid_i [label="m_valid_i", shape=invhouse, color="#e4f1b2"];
case1C421910_s_ready_i1 [label="s_ready_i1", shape=invhouse, color="#e4f1b2"];
case1C421910_M_READY [label="M_READY", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;case1C421910_s_ready_i0 [label="s_ready_i0", shape=house, color="#e4f1b2"];
}
{ rank = same;N_1788DBD0 [label="N_1788DBD0\nconstruct:2\nparallel\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i1\nparallel\n Attributes ::\nAttrGroup: dfg, AttrName : [parallel], AttrVal:[ 0x4000001 ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i1 ]\n\n#0:3\n", shape=diamond, color="#ffee80"];
N_1788DB30 [label="N_1788DB30\nmerge:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i0\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i0 ]\n\n#0:1\n", shape=house, color="#ffee80"];
}
N_1788DBD0_P_1C97DCF0 [label="1b1", color="#f1f1b2", shape=plaintext];
N_1788DBD0_P_1C97DCF0 -> N_1788DBD0 [label="1", headlabel=<1>, headlabel=<1>];
N_1788DBD0_P_1C97DBA0 [label="1bx", color="#f1f1b2", shape=plaintext];
N_1788DBD0_P_1C97DBA0 -> N_1788DBD0 [label="1", headlabel=<0>, headlabel=<0>];
N_1788DBD0 -> N_1788DB30 [label="2", style=dashed, constraint=false, taillabel=<out>, headlabel=<sel>, headlabel=<#0:3>];
case1C421910_m_valid_i -> N_1788DBD0 [label="1", taillabel=<m_valid_i>, headlabel=<in>, headlabel=<#0:1>];
case1C421910_s_ready_i1 -> N_1788DB30 [label="1", taillabel=<s_ready_i1>, headlabel=<0>, headlabel=<#0:1>];
case1C421910_M_READY -> N_1788DB30 [label="1", taillabel=<M_READY>, headlabel=<1>, headlabel=<#0:1>];
N_1788DB30 -> case1C421910_s_ready_i0 [label="1", taillabel=<out>, headlabel=<s_ready_i0>, headlabel=<#0:1>];
}
digraph logic1C421A70 {
graph [label="logic1C421A70", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C421A70_sr_awready [label="sr_awready", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C421A70_m_valid_i1 [label="m_valid_i1", shape=house, color="#e4f1b2"];
}
N_1788DC20 [label="N_1788DC20\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i1 ]\n\n#0:1\n", color="#bbebff"];
logic1C421A70_sr_awready -> N_1788DC20 [label="1", taillabel=<sr_awready>, headlabel=<in>, headlabel=<#0:1>];
N_1788DC20 -> logic1C421A70_m_valid_i1 [label="1", taillabel=<out[m_valid_i1]>, headlabel=<m_valid_i1>, headlabel=<#0:1>];
}
digraph logic1C421B20 {
graph [label="logic1C421B20", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C421B20_s_axi_aresetn [label="s_axi_aresetn", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C421B20_ARESET0 [label="ARESET0", shape=house, color="#e4f1b2"];
}
N_1788DF90 [label="N_1788DF90\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/reset\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/reset ]\n\n#0:1\n", color="#bbebff"];
logic1C421B20_s_axi_aresetn -> N_1788DF90 [label="1", taillabel=<s_axi_aresetn>, headlabel=<in>, headlabel=<#0:1>];
N_1788DF90 -> logic1C421B20_ARESET0 [label="1", taillabel=<out[ARESET0]>, headlabel=<ARESET0>, headlabel=<#0:1>];
}
digraph logic1C421C80 {
graph [label="logic1C421C80", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C421C80_s_axi_awvalid [label="s_axi_awvalid", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C421C80_s_ready_i1 [label="s_ready_i1", shape=house, color="#e4f1b2"];
}
N_1788E0D0 [label="N_1788E0D0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i1 ]\n\n#0:1\n", color="#bbebff"];
logic1C421C80_s_axi_awvalid -> N_1788E0D0 [label="1", taillabel=<s_axi_awvalid>, headlabel=<in>, headlabel=<#0:1>];
N_1788E0D0 -> logic1C421C80_s_ready_i1 [label="1", taillabel=<out[s_ready_i1]>, headlabel=<s_ready_i1>, headlabel=<#0:1>];
}
digraph logic1C421DE0 {
graph [label="logic1C421DE0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C421DE0_m_valid_i [label="m_valid_i", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C421DE0_p_0_in [label="p_0_in", shape=house, color="#e4f1b2"];
}
N_1788E1C0 [label="N_1788E1C0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/ ]\n\n#0:1\n", color="#bbebff"];
logic1C421DE0_m_valid_i -> N_1788E1C0 [label="1", taillabel=<m_valid_i>, headlabel=<in>, headlabel=<#0:1>];
N_1788E1C0 -> logic1C421DE0_p_0_in [label="1", taillabel=<out[p_0_in]>, headlabel=<p_0_in>, headlabel=<#0:1>];
}
digraph logic1C421E90 {
graph [label="logic1C421E90", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1C421E90_sr_arready [label="sr_arready", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1C421E90_m_valid_i1 [label="m_valid_i1", shape=house, color="#e4f1b2"];
}
N_1788E3F0 [label="N_1788E3F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i1 ]\n\n#0:1\n", color="#bbebff"];
logic1C421E90_sr_arready -> N_1788E3F0 [label="1", taillabel=<sr_arready>, headlabel=<in>, headlabel=<#0:1>];
N_1788E3F0 -> logic1C421E90_m_valid_i1 [label="1", taillabel=<out[m_valid_i1]>, headlabel=<m_valid_i1>, headlabel=<#0:1>];
}
digraph logic1BE30000 {
graph [label="logic1BE30000", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1BE30000_s_axi_arvalid [label="s_axi_arvalid", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1BE30000_s_ready_i1 [label="s_ready_i1", shape=house, color="#e4f1b2"];
}
N_1788E440 [label="N_1788E440\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i1 ]\n\n#0:1\n", color="#bbebff"];
logic1BE30000_s_axi_arvalid -> N_1788E440 [label="1", taillabel=<s_axi_arvalid>, headlabel=<in>, headlabel=<#0:1>];
N_1788E440 -> logic1BE30000_s_ready_i1 [label="1", taillabel=<out[s_ready_i1]>, headlabel=<s_ready_i1>, headlabel=<#0:1>];
}
digraph logic1BE30160 {
graph [label="logic1BE30160", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1BE30160_m_valid_i [label="m_valid_i", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1BE30160_p_0_in [label="p_0_in", shape=house, color="#e4f1b2"];
}
N_1788E670 [label="N_1788E670\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/ ]\n\n#0:1\n", color="#bbebff"];
logic1BE30160_m_valid_i -> N_1788E670 [label="1", taillabel=<m_valid_i>, headlabel=<in>, headlabel=<#0:1>];
N_1788E670 -> logic1BE30160_p_0_in [label="1", taillabel=<out[p_0_in]>, headlabel=<p_0_in>, headlabel=<#0:1>];
}
