report_timing -group core_clk -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group core_clk
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Fri Mar 13 15:30:58 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[18] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[18] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[18] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[18] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[18] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[18] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_208_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_208_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[208] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[208] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[16] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[16] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[16] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[16] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[16] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[16] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[16] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[16] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[16] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[16] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[16] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[16] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[18] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[18] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[18] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[18] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[18] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[18] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_208_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_208_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[208] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[208] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[16] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[16] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[16] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[16] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[16] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[16] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[16] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[16] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[16] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[16] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[16] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[16] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_369_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[286] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[286] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__18_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[369] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[369] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_369_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_369_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_292_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_375_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[292] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[292] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__24_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[375] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[375] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_375_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_375_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_372_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[289] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[289] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__21_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[372] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[372] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_372_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_372_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_368_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__17_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_395_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[312] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[312] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__19_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[395] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[395] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_395_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_395_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_347_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__3_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_213_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_213_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[213] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[213] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[21] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[21] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[21] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[21] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[21] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[21] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[21] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[21] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[21] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n74 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[21] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[21] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[21] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_394_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[311] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[311] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__18_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[394] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[394] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_394_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_394_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[323] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[323] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__30_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[406] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[406] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_406_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_406_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_392_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[309] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[309] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__16_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[392] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[392] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_392_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_392_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__13_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_213_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_213_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[213] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[213] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[21] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[21] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[21] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[21] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[21] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[21] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[21] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[21] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[21] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n74 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[21] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[21] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[21] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_387_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__11_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_366_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__15_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_365_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[282] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[282] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__14_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[365] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[365] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_365_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_365_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_404_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[321] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[321] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__28_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[404] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[404] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_404_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_404_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_284_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[284] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[284] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__16_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[367] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[367] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_367_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_367_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_345_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__1_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[306] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[306] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__13_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[389] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[389] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_389_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_389_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[263] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[263] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__2_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[346] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[346] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_346_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_346_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_390_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[307] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[307] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__14_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[390] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[390] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_390_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_390_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_343_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[260] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[260] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__v_ (net)                    0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[343] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[343] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_343_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_343_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_398_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[315] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[315] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__22_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[398] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[398] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_398_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_398_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_363_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[280] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[280] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__12_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[363] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[363] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_363_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_363_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__34_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)             0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__23_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_275_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[275] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[275] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__7_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[358] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[358] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_358_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_358_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_396_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[313] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[313] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__20_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[396] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[396] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_396_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_396_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[279] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[279] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__11_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[362] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[362] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_362_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_362_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[12] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[14] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_382_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_378_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[295] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[295] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__2_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[378] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[378] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_378_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_378_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[13] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_371_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[288] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[288] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__20_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[371] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[371] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_371_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_371_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[273] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[273] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__5_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[356] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[356] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_356_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_356_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_370_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[287] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[287] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__19_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[370] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[370] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_370_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_370_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__22_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[325] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[325] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__32_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[408] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[408] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_408_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_408_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__8_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_397_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[314] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[314] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__21_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[397] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[397] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_397_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_397_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_413_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[330] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[330] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__37_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[413] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[413] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_413_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_413_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_361_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[278] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[278] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__10_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[361] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[361] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_361_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_361_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_349_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[266] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[266] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__5_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[349] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[349] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_349_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_349_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_341_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[258] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[258] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr_v_ (net)              0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[341] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[341] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_341_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_341_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_412_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[329] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[329] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__36_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[412] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[412] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_412_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_412_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




