Aeronautical Radio, Inc. 2013. Avionics Application Software Standard Interface: ARINC Specification 653 Part 0. Retrieved from https://www.arinc.com/cf/store/catalog_detail.cfm?item_id=2039.
Yehuda Afek , Dave Dice , Adam Morrison, Cache index-aware memory allocation, Proceedings of the international symposium on Memory management, June 04-05, 2011, San Jose, California, USA[doi>10.1145/1993478.1993486]
Hussein Al-Zoubi , Aleksandar Milenkovic , Milena Milenkovic, Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite, Proceedings of the 42nd annual Southeast regional conference, April 02-03, 2004, Huntsville, Alabama[doi>10.1145/986537.986601]
AMD. 2013. AMD64 Architecture Programmers Manual Volume 2: System Programming. Section 7.3: Memory Coherency and Protocol. Publication # 24593. Revision: 3.23.
Luis C. Aparicio , Juan Segarra , Clemente Rodríguez , Víctor Viñals, Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.7, p.695-706, August, 2011[doi>10.1016/j.sysarc.2010.08.008]
Alexis Arnaud and Isabelle Puaut. 2006. Dynamic instruction cache locking in hard real-time systems. In Proc. of the 14th RTNS.
Abu Asaduzzaman , Fadi N. Sibai , Manira Rani, Improving cache locking performance of modern embedded systems via the addition of a miss table at the L2 cache level, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.4-6, p.151-162, April, 2010[doi>10.1016/j.sysarc.2010.02.002]
Mathieu Avila and Isabelle Puaut. 2009. Heptane—A Tree-based WCET Analysis Tool. Retrieved from http://ralyx.inria.fr/2004/Raweb/aces/uid43.html.
Andrea Bastoni, Björn Brandenburg, and James Anderson. 2010. Cache-related preemption and migration delays: Empirical approximation and impact on schedulability. In Proc. of OSPERT. 33--44.
Silas Boyd-Wickizer , Austin T. Clements , Yandong Mao , Aleksey Pesterev , M. Frans Kaashoek , Robert Morris , Nickolai Zeldovich, An analysis of Linux scalability to many cores, Proceedings of the 9th USENIX conference on Operating systems design and implementation, p.1-8, October 04-06, 2010, Vancouver, BC, Canada
Edouard Bugnion , Jennifer M. Anderson , Todd C. Mowry , Mendel Rosenblum , Monica S. Lam, Compiler-directed page coloring for multiprocessors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.244-255, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237195]
Bach D. Bui , Marco Caccamo , Lui Sha , Joseph Martinez, Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.101-110, August 25-27, 2008[doi>10.1109/RTCSA.2008.42]
Marti Campoy, A. Perles Ivars, and J. V. Busquets Mataix. 2001. Static use of locking caches in multitask preemptive real-time systems. In Proc. of IEEE Real-Time Embedded Systems Workshop. London, UK.
Francisco J. Cazorla , Eduardo Quiñones , Tullio Vardanega , Liliana Cucu , Benoit Triquet , Guillem Bernat , Emery Berger , Jaume Abella , Franck Wartel , Michael Houston , Luca Santinelli , Leonidas Kosmidis , Code Lo , Dorin Maxim, PROARTIS: Probabilistically Analyzable Real-Time Systems, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.2s, p.1-26, May 2013[doi>10.1145/2465787.2465796]
Certification Authorities Software Team (CAST). 2014. Position Paper on Multi-core Processors - CAST-32. Retrieved from https://www.faa.gov/aircraft/air_cert/design_approvals/air_software/cast/cast_papers/media/cast-32.pdf.
M. Cesati, R. Mancuso, E. Betti, and M. Caccamo. 2015. A memory access detection methodology for accurate workload characterization. In Proc. of the 21th IEEE RTCSA. IEEE.
Yu Chen , Wenlong Li , Changkyu Kim , Zhizhong Tang, Efficient shared cache management through sharing-aware replacement and streaming-aware insertion policy, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-11, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161016]
Trishul M. Chilimbi , Mark D. Hill , James R. Larus, Making Pointer-Based Data Structures Cache Conscious, Computer, v.33 n.12, p.67-74, December 2000[doi>10.1109/2.889095]
Derek Chiou, Prabhat Jain, Srinivas Devadas, and Larry Rudolph. 2000. Dynamic cache partitioning via columnization. In Proc. of DAC. ACM.
Ali Chousein , Rabi N. Mahapatra, Fully associative cache partitioning with don't care bits for real-time applications, ACM SIGBED Review, v.2 n.2, p.35-38, April 2005[doi>10.1145/1121788.1121799]
Patrick Cousot, Abstract Interpretation Based Formal Methods and Future Challenges, Informatics - 10 Years Back. 10 Years Ahead., p.138-156, January 01, 2001
Silviu S. Craciunas , Christoph M. Kirsch , Hannes Payer , Ana Sokolova , Horst Stadler , Robert Staudinger, A compacting real-time memory management system, USENIX 2008 Annual Technical Conference, p.349-362, June 22-27, 2008, Boston, Massachusetts
Christoph Cullmann, Cache persistence analysis: Theory and practice, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.1s, March 2013[doi>10.1145/2435227.2435236]
C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, S. Wegener, and R. Wilhelm. 2010. Predictability considerations in the design of multi-core embedded systems. Ingénieurs de l’Automobile 807 (Sept. 2010), 36--42.
Robert I. Davis , Alan Burns, A survey of hard real-time scheduling for multiprocessor systems, ACM Computing Surveys (CSUR), v.43 n.4, p.1-44, October 2011[doi>10.1145/1978802.1978814]
Robert I. Davis , Luca Santinelli , Sebastian Altmeyer , Claire Maiza , Liliana Cucu-Grosjean, Analysis of Probabilistic Cache Related Pre-emption Delays, Proceedings of the 2013 25th Euromicro Conference on Real-Time Systems, p.168-179, July 09-12, 2013[doi>10.1109/ECRTS.2013.27]
Jean-Francois Deverge , Isabelle Puaut, WCET-Directed Dynamic Scratchpad Memory Allocation of Data, Proceedings of the 19th Euromicro Conference on Real-Time Systems, p.179-190, July 04-06, 2007[doi>10.1109/ECRTS.2007.37]
Huping Ding , Yun Liang , Tulika Mitra, WCET-centric partial instruction cache locking, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228434]
Huping Ding , Yun Liang , Tulika Mitra, WCET-centric dynamic instruction cache locking, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Eiman Ebrahimi , Onur Mutlu , Chang Joo Lee , Yale N. Patt, Coordinated control of multiple prefetchers in multi-core systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669154]
Heiko Falk , Sascha Plazar , Henrik Theiling, Compile-time decided instruction cache locking using worst-case execution paths, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289853]
C. Ferdinand. 1997. Cache Behavior Prediction for Real-Time Systems. Ph.D. Dissertation. Saarland University.
G. Gracioli and A. A. Fröhlich. 2013. An experimental evaluation of the cache partitioning impact on multicore real-time schedulers. In Proc. of the 19th IEEE RTCAS. IEEE, 10.
Daniel Grund , Jan Reineke, Precise and Efficient FIFO-Replacement Analysis Based on Static Phase Detection, Proceedings of the 2010 22nd Euromicro Conference on Real-Time Systems, p.155-164, July 06-09, 2010[doi>10.1109/ECRTS.2010.8]
Daniel Grund and Jan Reineke. 2010b. Toward precise PLRU cache analysis. In Proc. of 10th Workshop on WCET Analysis. 28--39.
Nan Guan , Martin Stigge , Wang Yi , Ge Yu, Cache-aware scheduling and analysis for multicores, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629369]
Nan Guan , Xinping Yang , Mingsong Lv , Wang Yi, FIFO cache analysis for WCET estimation: a quantitative approach, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Fei Guo , Yan Solihin , Li Zhao , Ravishankar Iyer, A Framework for Providing Quality of Service in Chip Multi-Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.343-355, December 01-05, 2007[doi>10.1109/MICRO.2007.6]
Damien Hardy , Thomas Piquet , Isabelle Puaut, Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.68-77, December 01-04, 2009[doi>10.1109/RTSS.2009.34]
Damien Hardy and Isabelle Puaut. 2009. Estimation of cache related migration delays for multi-core processors with shared instruction caches. In Proc. of the 17th RTNS. 45--54.
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Jorg Herter , Peter Backes , Florian Haupenthal , Jan Reineke, CAMA: A Predictable Cache-Aware Memory Allocator, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, p.23-32, July 05-08, 2011[doi>10.1109/ECRTS.2011.11]
J. Herter and J. Reineke. 2009. Making dynamic memory allocation static to support WCET analyses. In Proc. of 9th International Workshop on WCET Analysis.
Intel. 2010. An Introduction to the Intel QuickPath Interconnect. Retrieved from http://www.intel.com/content/www/us/en/io/quickpath-technology/quick-path-interconnect-introduction-paper.html.
T. Ishikawa, T. Kato, S. Honda, and H. Takada. 2013. Investigation and improvement on the impact of TLB misses in real-time systems. In Proc. of OSPERT.
Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006246]
Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 12-16, 2007, San Diego, California, USA[doi>10.1145/1254882.1254886]
R. E. Kessler , Mark D. Hill, Page placement algorithms for large real-indexed caches, ACM Transactions on Computer Systems (TOCS), v.10 n.4, p.338-359, Nov. 1992[doi>10.1145/138873.138876]
Hyoseung Kim , Arvind Kandhalu , Ragunathan (Raj) Rajkumar, A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems, Proceedings of the 2013 25th Euromicro Conference on Real-Time Systems, p.80-89, July 09-12, 2013[doi>10.1109/ECRTS.2013.19]
James C. King, Symbolic execution and program testing, Communications of the ACM, v.19 n.7, p.385-394, July 1976[doi>10.1145/360248.360252]
D. B. Kirk and J. K. Strosnider. 1990. SMART (strategic memory allocation for real-time) cache design using the MIPS R3000. In Proc. of the 11th RTSS. 322--330.
Donald E. Knuth, The art of computer programming, volume 1 (3rd ed.): fundamental algorithms, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1997
Leonidas Kosmidis , Jaume Abella , Eduardo Quiñones , Francisco J. Cazorla, A cache design for probabilistically analysable real-time systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Leonidas Kosmidis , Jaume Abella , Eduardo Quiñones , Francisco J. Cazorla, Multi-level Unified Caches for Probabilistically Time Analysable Real-Time Systems, Proceedings of the 2013 IEEE 34th Real-Time Systems Symposium, p.360-371, December 03-06, 2013[doi>10.1109/RTSS.2013.43]
Lea, D. 1996. A Memory Allocator. Unix/Mail, 6/96.
Jaekyu Lee , Hyesoon Kim , Richard Vuduc, When Prefetching Works, When It Doesn’t, and Why, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.1, p.1-29, March 2012[doi>10.1145/2133382.2133384]
Yun Liang , Huping Ding , Tulika Mitra , Abhik Roychoudhury , Yan Li , Vivy Suhendra, Timing analysis of concurrent programs running on shared cache multi-cores, Real-Time Systems, v.48 n.6, p.638-680, November  2012[doi>10.1007/s11241-012-9160-2]
Yun Liang , Tulika Mitra, Instruction cache locking using temporal reuse profile, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837362]
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proc. of the HPCA. IEEE, 367--378.
Chun Liu , Anand Sivasubramaniam , Mahmut Kandemir, Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.176, February 14-18, 2004[doi>10.1109/HPCA.2004.10017]
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Tiantian Liu , Minming Li , Chun Jason Xue, Instruction Cache Locking for Real-Time Embedded Systems with Multi-tasks, Proceedings of the 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.494-499, August 24-26, 2009[doi>10.1109/RTCSA.2009.59]
Tiantian Liu , Minming Li , Chun Jason Xue, Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking, Proceedings of the 2009 15th IEEE Symposium on Real-Time and Embedded Technology and Applications, p.35-44, April 13-16, 2009[doi>10.1109/RTAS.2009.11]
Qingda Lu , Jiang Lin , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , P. Sadayappan, Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.246-257, September 12-16, 2009[doi>10.1109/PACT.2009.35]
Marco Caccamo , Marco Cesati , Rodolfo Pellizzoni , Emiliano Betti , Roman Dudko , Renato Mancuso, Real-time cache management framework for multi-core architectures, Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), p.45-54, April 09-11, 2013[doi>10.1109/RTAS.2013.6531078]
Renato Mancuso, Rodolfo Pellizzoni, Marco Caccamo, Lui Sha, and Heechul Yun. 2015. WCET(m) estimation in multi-core systems using single core equivalence. In Proc. of the 27th ECRTS.
Miguel Masmano , Ismael Ripoll , Alfons Crespo, A comparison of memory allocators for real-time applications, Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems, October 11-13, 2006, Paris, France[doi>10.1145/1167999.1168012]
M. Masmano , I. Ripoll , A. Crespo , J. Real, TLSF: A New Dynamic Memory Allocator for Real-Time Systems, Proceedings of the 16th Euromicro Conference on Real-Time Systems, p.79-86, June 30-July 02, 2004[doi>10.1109/ECRTS.2004.35]
S. Mohan, M. Caccamo, L. Sha, R. Pellizzoni, G. Arundale, R. Kegley, and D. de Niz. 2011. Using multicore architectures in cyber-physical systems. In Proc. of the Workshop on Developing Dependable and Secure Automotive Cyber-Physical Systems from Components.
Frank Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.125-133, November 1995, La Jolla, California, USA[doi>10.1145/216636.216677]
S. P. Muralidhara, M. Kandemir, and P. Raghavan. 2010. Intra-application cache partitioning. In Proc. of the 25th IEEE IPDPS. 1--12.
T. Ogasawara, An algorithm with constant execution time for dynamic storage allocation, Proceedings of the 2nd International Workshop on Real-Time Computing Systems and Applications, p.21, October 25-27, 1995
S. Panchamukhi and F. Mueller. 2015. Providing task isolation via TLB coloring. In Proc. of the 21th RTAS.
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555764]
Rodolfo Pellizzoni , Marco Caccamo , Lui Sha, Predictable and monitored execution for cots-based real-time embedded systems, University of Illinois at Urbana-Champaign, Champaign, IL, 2010
Isabelle Puaut, Real-Time Performance of Dynamic Memory Allocation Algorithms, Proceedings of the 14th Euromicro Conference on Real-Time Systems, p.41, June 19-21, 2002
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Isabelle Puaut , Christophe Pais, Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Nauman Rafique , Won-Taek Lim , Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152160]
Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339685]
Jan Reineke , Daniel Grund , Christoph Berg , Reinhard Wilhelm, Timing predictability of cache replacement policies, Real-Time Systems, v.37 n.2, p.99-122, November  2007[doi>10.1007/s11241-007-9032-3]
Theodore Romer, Dennis Lee, Brian N. Bershad, and J. Bradley Chen. 1994. Dynamic page mapping policies for cache conflict resolution on standard hardware. In Proc. of the 1st OSDI. 255--266.
Abhik Sarkar , Frank Mueller , Harini Ramaprasad, Predictable task migration for locked caches in multi-core systems, Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems, April 11-14, 2011, Chicago, IL, USA[doi>10.1145/1967677.1967696]
Abhik Sarkar , Frank Mueller , Harini Ramaprasad, Static task partitioning for locked caches in multi-core real-time systems, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380403.2380434]
Timothy Sherwood , Brad Calder , Joel Emer, Reducing cache misses using hardware and software page placement, Proceedings of the 13th international conference on Supercomputing, p.155-164, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305189]
Mladen Slijepcevic , Leonidas Kosmidis , Jaume Abella , Eduardo Quiñones , Francisco J. Cazorla, Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593235]
Shekhar Srikantaiah , Mahmut Kandemir , Mary Jane Irwin, Adaptive set pinning: managing shared caches in chip multiprocessors, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346299]
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
Vivy Suhendra , Tulika Mitra, Exploring locking & partitioning for predictable shared caches on multi-cores, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391545]
Q. Sun and H. Tian. 2011. A flexible automatic source-level instrumentation framework for dynamic program analysis. In Proc. of the 2nd IEEE ICSESS. 401--404.
Xiao Hui Sun, JinLin Wang, and Xiao Chen. 2007. An improvement of TLSF algorithm. In Proc. of the 15th IEEE-NPSS. 1--5.
K. T. Sundararajan, T. M. Jones, and N. P. Topham. 2013. RECAP: Region-aware cache partitioning. In Proc. of the 31st IEEE ICCD. 294--301.
D. Tam, R. Azimi, L. Soares, and M. Stumm. 2007. Managing shared L2 caches on multicore systems in software. In Proc. of the WIOSCA.
George Taylor , Peter Davies , Michael Farmwald, The TLB slice—a low-cost high-speed address translation mechanism, Proceedings of the 17th annual international symposium on Computer Architecture, p.355-363, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325161]
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
Keshavan Varadarajan , S. K. Nandy , Vishal Sharda , Amrutur Bharadwaj , Ravi Iyer , Srihari Makineni , Donald Newell, Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-442, December 09-13, 2006[doi>10.1109/MICRO.2006.38]
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for higher program predictability, Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 11-14, 2003, San Diego, CA, USA[doi>10.1145/781027.781062]
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
Bryan C. Ward , Jonathan L. Herman , Christopher J. Kenna , James H. Anderson, Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms, Proceedings of the 2013 25th Euromicro Conference on Real-Time Systems, p.157-167, July 09-12, 2013[doi>10.1109/ECRTS.2013.26]
I. Wasly and I. Pellizzoni. 2014. Hiding memory latency using fixed priority scheduling. In Proc. of the 20th IEEE RTAS.
Jack Whitham , Neil Audsley, Implementing time-predictable load and store operations, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629371]
Jack Whitham , Neil C. Audsley, Explicit Reservation of Local Memory in a Predictable, Preemptive Multitasking Real-Time System, Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, p.3-12, April 16-19, 2012[doi>10.1109/RTAS.2012.19]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Andrew Wolfe, Software-based cache partitioning for real-time applications, Journal of Computer and Software Engineering, v.2 n.3, p.315-327, 1994
G. Xiaofeng, M. Laurenzano, B. Simon, and A. Snavely. 2005. Reducing overheads for acquiring dynamic memory traces. In Proc. of the IEEE IISWC. 46--55.
Jun Yan , Wei Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.80-89, April 22-24, 2008[doi>10.1109/RTAS.2008.6]
H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In Proc. of the 20th IEEE RTAS.
Wei Zhang and Yan Jun. 2012. Static timing analysis of shared caches for multicore processors. Journal of Computing Science and Engineering 6, 4 (2012), 267--278.
Xiao Zhang , Sandhya Dwarkadas , Kai Shen, Towards practical page coloring-based multicore cache management, Proceedings of the 4th ACM European conference on Computer systems, April 01-03, 2009, Nuremberg, Germany[doi>10.1145/1519065.1519076]
Sergey Zhuravlev , Juan Carlos Saez , Sergey Blagodurov , Alexandra Fedorova , Manuel Prieto, Survey of scheduling techniques for addressing shared resources in multicore processors, ACM Computing Surveys (CSUR), v.45 n.1, p.1-28, November 2012[doi>10.1145/2379776.2379780]
