#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bdb320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bef610 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1be24c0 .functor NOT 1, L_0x1c3c060, C4<0>, C4<0>, C4<0>;
L_0x1c3be40 .functor XOR 2, L_0x1c3bce0, L_0x1c3bda0, C4<00>, C4<00>;
L_0x1c3bf50 .functor XOR 2, L_0x1c3be40, L_0x1c3beb0, C4<00>, C4<00>;
v0x1c37b70_0 .net *"_ivl_10", 1 0, L_0x1c3beb0;  1 drivers
v0x1c37c70_0 .net *"_ivl_12", 1 0, L_0x1c3bf50;  1 drivers
v0x1c37d50_0 .net *"_ivl_2", 1 0, L_0x1c3b040;  1 drivers
v0x1c37e10_0 .net *"_ivl_4", 1 0, L_0x1c3bce0;  1 drivers
v0x1c37ef0_0 .net *"_ivl_6", 1 0, L_0x1c3bda0;  1 drivers
v0x1c38020_0 .net *"_ivl_8", 1 0, L_0x1c3be40;  1 drivers
v0x1c38100_0 .net "a", 0 0, v0x1c35150_0;  1 drivers
v0x1c381a0_0 .net "b", 0 0, v0x1c351f0_0;  1 drivers
v0x1c38240_0 .net "c", 0 0, v0x1c35290_0;  1 drivers
v0x1c382e0_0 .var "clk", 0 0;
v0x1c38380_0 .net "d", 0 0, v0x1c353d0_0;  1 drivers
v0x1c38420_0 .net "out_pos_dut", 0 0, L_0x1c3ba70;  1 drivers
v0x1c384c0_0 .net "out_pos_ref", 0 0, L_0x1c39b00;  1 drivers
v0x1c38560_0 .net "out_sop_dut", 0 0, L_0x1c3ae70;  1 drivers
v0x1c38600_0 .net "out_sop_ref", 0 0, L_0x1c0fb40;  1 drivers
v0x1c386a0_0 .var/2u "stats1", 223 0;
v0x1c38740_0 .var/2u "strobe", 0 0;
v0x1c388f0_0 .net "tb_match", 0 0, L_0x1c3c060;  1 drivers
v0x1c389c0_0 .net "tb_mismatch", 0 0, L_0x1be24c0;  1 drivers
v0x1c38a60_0 .net "wavedrom_enable", 0 0, v0x1c356a0_0;  1 drivers
v0x1c38b30_0 .net "wavedrom_title", 511 0, v0x1c35740_0;  1 drivers
L_0x1c3b040 .concat [ 1 1 0 0], L_0x1c39b00, L_0x1c0fb40;
L_0x1c3bce0 .concat [ 1 1 0 0], L_0x1c39b00, L_0x1c0fb40;
L_0x1c3bda0 .concat [ 1 1 0 0], L_0x1c3ba70, L_0x1c3ae70;
L_0x1c3beb0 .concat [ 1 1 0 0], L_0x1c39b00, L_0x1c0fb40;
L_0x1c3c060 .cmp/eeq 2, L_0x1c3b040, L_0x1c3bf50;
S_0x1bef7a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bef610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1be28a0 .functor AND 1, v0x1c35290_0, v0x1c353d0_0, C4<1>, C4<1>;
L_0x1be2c80 .functor NOT 1, v0x1c35150_0, C4<0>, C4<0>, C4<0>;
L_0x1be3060 .functor NOT 1, v0x1c351f0_0, C4<0>, C4<0>, C4<0>;
L_0x1be32e0 .functor AND 1, L_0x1be2c80, L_0x1be3060, C4<1>, C4<1>;
L_0x1bfa210 .functor AND 1, L_0x1be32e0, v0x1c35290_0, C4<1>, C4<1>;
L_0x1c0fb40 .functor OR 1, L_0x1be28a0, L_0x1bfa210, C4<0>, C4<0>;
L_0x1c38f80 .functor NOT 1, v0x1c351f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c38ff0 .functor OR 1, L_0x1c38f80, v0x1c353d0_0, C4<0>, C4<0>;
L_0x1c39100 .functor AND 1, v0x1c35290_0, L_0x1c38ff0, C4<1>, C4<1>;
L_0x1c391c0 .functor NOT 1, v0x1c35150_0, C4<0>, C4<0>, C4<0>;
L_0x1c39290 .functor OR 1, L_0x1c391c0, v0x1c351f0_0, C4<0>, C4<0>;
L_0x1c39300 .functor AND 1, L_0x1c39100, L_0x1c39290, C4<1>, C4<1>;
L_0x1c39480 .functor NOT 1, v0x1c351f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c394f0 .functor OR 1, L_0x1c39480, v0x1c353d0_0, C4<0>, C4<0>;
L_0x1c39410 .functor AND 1, v0x1c35290_0, L_0x1c394f0, C4<1>, C4<1>;
L_0x1c39680 .functor NOT 1, v0x1c35150_0, C4<0>, C4<0>, C4<0>;
L_0x1c39780 .functor OR 1, L_0x1c39680, v0x1c353d0_0, C4<0>, C4<0>;
L_0x1c39840 .functor AND 1, L_0x1c39410, L_0x1c39780, C4<1>, C4<1>;
L_0x1c399f0 .functor XNOR 1, L_0x1c39300, L_0x1c39840, C4<0>, C4<0>;
v0x1be1df0_0 .net *"_ivl_0", 0 0, L_0x1be28a0;  1 drivers
v0x1be21f0_0 .net *"_ivl_12", 0 0, L_0x1c38f80;  1 drivers
v0x1be25d0_0 .net *"_ivl_14", 0 0, L_0x1c38ff0;  1 drivers
v0x1be29b0_0 .net *"_ivl_16", 0 0, L_0x1c39100;  1 drivers
v0x1be2d90_0 .net *"_ivl_18", 0 0, L_0x1c391c0;  1 drivers
v0x1be3170_0 .net *"_ivl_2", 0 0, L_0x1be2c80;  1 drivers
v0x1be33f0_0 .net *"_ivl_20", 0 0, L_0x1c39290;  1 drivers
v0x1c336c0_0 .net *"_ivl_24", 0 0, L_0x1c39480;  1 drivers
v0x1c337a0_0 .net *"_ivl_26", 0 0, L_0x1c394f0;  1 drivers
v0x1c33880_0 .net *"_ivl_28", 0 0, L_0x1c39410;  1 drivers
v0x1c33960_0 .net *"_ivl_30", 0 0, L_0x1c39680;  1 drivers
v0x1c33a40_0 .net *"_ivl_32", 0 0, L_0x1c39780;  1 drivers
v0x1c33b20_0 .net *"_ivl_36", 0 0, L_0x1c399f0;  1 drivers
L_0x7fcb811f1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c33be0_0 .net *"_ivl_38", 0 0, L_0x7fcb811f1018;  1 drivers
v0x1c33cc0_0 .net *"_ivl_4", 0 0, L_0x1be3060;  1 drivers
v0x1c33da0_0 .net *"_ivl_6", 0 0, L_0x1be32e0;  1 drivers
v0x1c33e80_0 .net *"_ivl_8", 0 0, L_0x1bfa210;  1 drivers
v0x1c33f60_0 .net "a", 0 0, v0x1c35150_0;  alias, 1 drivers
v0x1c34020_0 .net "b", 0 0, v0x1c351f0_0;  alias, 1 drivers
v0x1c340e0_0 .net "c", 0 0, v0x1c35290_0;  alias, 1 drivers
v0x1c341a0_0 .net "d", 0 0, v0x1c353d0_0;  alias, 1 drivers
v0x1c34260_0 .net "out_pos", 0 0, L_0x1c39b00;  alias, 1 drivers
v0x1c34320_0 .net "out_sop", 0 0, L_0x1c0fb40;  alias, 1 drivers
v0x1c343e0_0 .net "pos0", 0 0, L_0x1c39300;  1 drivers
v0x1c344a0_0 .net "pos1", 0 0, L_0x1c39840;  1 drivers
L_0x1c39b00 .functor MUXZ 1, L_0x7fcb811f1018, L_0x1c39300, L_0x1c399f0, C4<>;
S_0x1c34620 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bef610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c35150_0 .var "a", 0 0;
v0x1c351f0_0 .var "b", 0 0;
v0x1c35290_0 .var "c", 0 0;
v0x1c35330_0 .net "clk", 0 0, v0x1c382e0_0;  1 drivers
v0x1c353d0_0 .var "d", 0 0;
v0x1c354c0_0 .var/2u "fail", 0 0;
v0x1c35560_0 .var/2u "fail1", 0 0;
v0x1c35600_0 .net "tb_match", 0 0, L_0x1c3c060;  alias, 1 drivers
v0x1c356a0_0 .var "wavedrom_enable", 0 0;
v0x1c35740_0 .var "wavedrom_title", 511 0;
E_0x1bedf80/0 .event negedge, v0x1c35330_0;
E_0x1bedf80/1 .event posedge, v0x1c35330_0;
E_0x1bedf80 .event/or E_0x1bedf80/0, E_0x1bedf80/1;
S_0x1c34950 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c34620;
 .timescale -12 -12;
v0x1c34b90_0 .var/2s "i", 31 0;
E_0x1bede20 .event posedge, v0x1c35330_0;
S_0x1c34c90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c34620;
 .timescale -12 -12;
v0x1c34e90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c34f70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c34620;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c35920 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bef610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c39cb0 .functor AND 1, v0x1c35150_0, v0x1c351f0_0, C4<1>, C4<1>;
L_0x1c39e50 .functor AND 1, L_0x1c39cb0, v0x1c35290_0, C4<1>, C4<1>;
L_0x1c3a040 .functor AND 1, L_0x1c39e50, v0x1c353d0_0, C4<1>, C4<1>;
L_0x1c3a210 .functor NOT 1, v0x1c35150_0, C4<0>, C4<0>, C4<0>;
L_0x1c3a3c0 .functor NOT 1, v0x1c351f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3a430 .functor AND 1, L_0x1c3a210, L_0x1c3a3c0, C4<1>, C4<1>;
L_0x1c3a580 .functor AND 1, L_0x1c3a430, v0x1c35290_0, C4<1>, C4<1>;
L_0x1c3a640 .functor NOT 1, v0x1c353d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3a700 .functor AND 1, L_0x1c3a580, L_0x1c3a640, C4<1>, C4<1>;
L_0x1c3a810 .functor OR 1, L_0x1c3a040, L_0x1c3a700, C4<0>, C4<0>;
L_0x1c3a980 .functor NOT 1, v0x1c35150_0, C4<0>, C4<0>, C4<0>;
L_0x1c3a9f0 .functor NOT 1, v0x1c351f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3aad0 .functor AND 1, L_0x1c3a980, L_0x1c3a9f0, C4<1>, C4<1>;
L_0x1c3ab90 .functor NOT 1, v0x1c35290_0, C4<0>, C4<0>, C4<0>;
L_0x1c3aa60 .functor AND 1, L_0x1c3aad0, L_0x1c3ab90, C4<1>, C4<1>;
L_0x1c3ad20 .functor AND 1, L_0x1c3aa60, v0x1c353d0_0, C4<1>, C4<1>;
L_0x1c3ae70 .functor OR 1, L_0x1c3a810, L_0x1c3ad20, C4<0>, C4<0>;
L_0x1c3afd0 .functor OR 1, v0x1c35150_0, v0x1c351f0_0, C4<0>, C4<0>;
L_0x1c3b0e0 .functor OR 1, L_0x1c3afd0, v0x1c35290_0, C4<0>, C4<0>;
L_0x1c3b1a0 .functor OR 1, L_0x1c3b0e0, v0x1c353d0_0, C4<0>, C4<0>;
L_0x1c3b310 .functor NOT 1, v0x1c35150_0, C4<0>, C4<0>, C4<0>;
L_0x1c3b380 .functor NOT 1, v0x1c351f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3b4b0 .functor OR 1, L_0x1c3b310, L_0x1c3b380, C4<0>, C4<0>;
L_0x1c3b5c0 .functor NOT 1, v0x1c35290_0, C4<0>, C4<0>, C4<0>;
L_0x1c3b700 .functor OR 1, L_0x1c3b4b0, L_0x1c3b5c0, C4<0>, C4<0>;
L_0x1c3b810 .functor NOT 1, v0x1c353d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3b960 .functor OR 1, L_0x1c3b700, L_0x1c3b810, C4<0>, C4<0>;
L_0x1c3ba70 .functor AND 1, L_0x1c3b1a0, L_0x1c3b960, C4<1>, C4<1>;
v0x1c35ae0_0 .net *"_ivl_0", 0 0, L_0x1c39cb0;  1 drivers
v0x1c35bc0_0 .net *"_ivl_10", 0 0, L_0x1c3a430;  1 drivers
v0x1c35ca0_0 .net *"_ivl_12", 0 0, L_0x1c3a580;  1 drivers
v0x1c35d90_0 .net *"_ivl_14", 0 0, L_0x1c3a640;  1 drivers
v0x1c35e70_0 .net *"_ivl_16", 0 0, L_0x1c3a700;  1 drivers
v0x1c35fa0_0 .net *"_ivl_18", 0 0, L_0x1c3a810;  1 drivers
v0x1c36080_0 .net *"_ivl_2", 0 0, L_0x1c39e50;  1 drivers
v0x1c36160_0 .net *"_ivl_20", 0 0, L_0x1c3a980;  1 drivers
v0x1c36240_0 .net *"_ivl_22", 0 0, L_0x1c3a9f0;  1 drivers
v0x1c363b0_0 .net *"_ivl_24", 0 0, L_0x1c3aad0;  1 drivers
v0x1c36490_0 .net *"_ivl_26", 0 0, L_0x1c3ab90;  1 drivers
v0x1c36570_0 .net *"_ivl_28", 0 0, L_0x1c3aa60;  1 drivers
v0x1c36650_0 .net *"_ivl_30", 0 0, L_0x1c3ad20;  1 drivers
v0x1c36730_0 .net *"_ivl_34", 0 0, L_0x1c3afd0;  1 drivers
v0x1c36810_0 .net *"_ivl_36", 0 0, L_0x1c3b0e0;  1 drivers
v0x1c368f0_0 .net *"_ivl_38", 0 0, L_0x1c3b1a0;  1 drivers
v0x1c369d0_0 .net *"_ivl_4", 0 0, L_0x1c3a040;  1 drivers
v0x1c36bc0_0 .net *"_ivl_40", 0 0, L_0x1c3b310;  1 drivers
v0x1c36ca0_0 .net *"_ivl_42", 0 0, L_0x1c3b380;  1 drivers
v0x1c36d80_0 .net *"_ivl_44", 0 0, L_0x1c3b4b0;  1 drivers
v0x1c36e60_0 .net *"_ivl_46", 0 0, L_0x1c3b5c0;  1 drivers
v0x1c36f40_0 .net *"_ivl_48", 0 0, L_0x1c3b700;  1 drivers
v0x1c37020_0 .net *"_ivl_50", 0 0, L_0x1c3b810;  1 drivers
v0x1c37100_0 .net *"_ivl_52", 0 0, L_0x1c3b960;  1 drivers
v0x1c371e0_0 .net *"_ivl_6", 0 0, L_0x1c3a210;  1 drivers
v0x1c372c0_0 .net *"_ivl_8", 0 0, L_0x1c3a3c0;  1 drivers
v0x1c373a0_0 .net "a", 0 0, v0x1c35150_0;  alias, 1 drivers
v0x1c37440_0 .net "b", 0 0, v0x1c351f0_0;  alias, 1 drivers
v0x1c37530_0 .net "c", 0 0, v0x1c35290_0;  alias, 1 drivers
v0x1c37620_0 .net "d", 0 0, v0x1c353d0_0;  alias, 1 drivers
v0x1c37710_0 .net "out_pos", 0 0, L_0x1c3ba70;  alias, 1 drivers
v0x1c377d0_0 .net "out_sop", 0 0, L_0x1c3ae70;  alias, 1 drivers
S_0x1c37950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bef610;
 .timescale -12 -12;
E_0x1bd79f0 .event anyedge, v0x1c38740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c38740_0;
    %nor/r;
    %assign/vec4 v0x1c38740_0, 0;
    %wait E_0x1bd79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c34620;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c354c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c35560_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c34620;
T_4 ;
    %wait E_0x1bedf80;
    %load/vec4 v0x1c35600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c354c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c34620;
T_5 ;
    %wait E_0x1bede20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %wait E_0x1bede20;
    %load/vec4 v0x1c354c0_0;
    %store/vec4 v0x1c35560_0, 0, 1;
    %fork t_1, S_0x1c34950;
    %jmp t_0;
    .scope S_0x1c34950;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c34b90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c34b90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bede20;
    %load/vec4 v0x1c34b90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c34b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c34b90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c34620;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bedf80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c353d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c35290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c351f0_0, 0;
    %assign/vec4 v0x1c35150_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c354c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c35560_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bef610;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c382e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c38740_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bef610;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c382e0_0;
    %inv;
    %store/vec4 v0x1c382e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bef610;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c35330_0, v0x1c389c0_0, v0x1c38100_0, v0x1c381a0_0, v0x1c38240_0, v0x1c38380_0, v0x1c38600_0, v0x1c38560_0, v0x1c384c0_0, v0x1c38420_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bef610;
T_9 ;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bef610;
T_10 ;
    %wait E_0x1bedf80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c386a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
    %load/vec4 v0x1c388f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c386a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c38600_0;
    %load/vec4 v0x1c38600_0;
    %load/vec4 v0x1c38560_0;
    %xor;
    %load/vec4 v0x1c38600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c384c0_0;
    %load/vec4 v0x1c384c0_0;
    %load/vec4 v0x1c38420_0;
    %xor;
    %load/vec4 v0x1c384c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c386a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c386a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
