
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 756744                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485144                       # Number of bytes of host memory used
host_op_rate                                   876925                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3575.96                       # Real time elapsed on the host
host_tick_rate                              288958663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2706087925                       # Number of instructions simulated
sim_ops                                    3135847330                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2464809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4929602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 131832043                       # Number of branches fetched
system.switch_cpus.committedInsts           706087924                       # Number of instructions committed
system.switch_cpus.committedOps             817838381                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948743                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948743                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    232045329                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    226895957                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    100337083                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            23215414                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     686297305                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            686297305                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1137875792                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    590980972                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           153446156                       # Number of load instructions
system.switch_cpus.num_mem_refs             267269161                       # number of memory refs
system.switch_cpus.num_store_insts          113823005                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      95775113                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             95775113                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    119328477                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     70168232                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         471786537     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         24428320      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10701155      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7080396      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2913155      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9655015      1.18%     64.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11617992      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1625298      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10077515      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           643648      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           40228      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        153446156     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       113823005     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          817838420                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2517588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2517571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5035177                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2517587                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2454202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       828580                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1636213                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10606                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2454203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3651688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3742722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7394410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7394410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    208548864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    213004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    421553664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               421553664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2464809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2464809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2464809                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6843531547                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6978081704                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23367488299                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2501257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1709939                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4153816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2501258                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7552765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7552765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    435065216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              435065216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3346167                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106058240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5863756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.429353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3346153     57.07%     57.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2517587     42.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5863756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3569775621                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5249170980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    155805568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         155805568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     52743296                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       52743296                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1217231                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1217231                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       412057                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            412057                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    150783764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            150783764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      51043315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            51043315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      51043315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    150783764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           201827078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    823951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2399699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000339713190                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        46712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        46712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4266846                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            777763                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1217232                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    412057                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2434464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  824114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 34765                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            93704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57499                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            64167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            53713                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            75876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            61754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           578143                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           111671                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           121684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           217783                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          263572                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          172339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          164903                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          105843                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          124252                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          132796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            38284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            32660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            33854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31051                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            30074                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            41524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            31053                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            47897                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            73903                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           153764                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           63532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           56033                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           60926                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35643                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           46146                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47576                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 49181040752                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11998495000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            94175397002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20494.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39244.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1457319                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 437696                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.12                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2434464                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              824114                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1200464                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1199235                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 37511                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 38109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 46566                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 46736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 46768                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 46741                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 46722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 46724                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 46722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 46728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 46734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 46735                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 46736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 46757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 46748                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 46714                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 46712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 46712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1328597                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.284650                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.040748                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   108.579588                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        71492      5.38%      5.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1103414     83.05%     88.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        84938      6.39%     94.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        27040      2.04%     96.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        16306      1.23%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        11275      0.85%     98.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7199      0.54%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4052      0.30%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2881      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1328597                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        46712                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     51.371403                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    48.961668                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.825083                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            32      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          595      1.27%      1.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3132      6.70%      8.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6760     14.47%     22.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         9545     20.43%     42.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         9409     20.14%     63.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         7267     15.56%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         4737     10.14%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2650      5.67%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1419      3.04%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          681      1.46%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          302      0.65%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          121      0.26%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           37      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        46712                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        46712                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.638294                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.619195                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.803226                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8608     18.43%     18.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             584      1.25%     19.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           36777     78.73%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             585      1.25%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             155      0.33%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        46712                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             153580736                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2224960                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               52730880                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              155805696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            52743296                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      148.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       51.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   150.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    51.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.56                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033301929926                       # Total gap between requests
system.mem_ctrls0.avgGap                    634204.20                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    153580736                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     52730880                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 148630640.594773828983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 51031299.091613598168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2434464                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       824114                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  94175397002                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24003764085467                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38684.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  29126751.99                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5827539480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3097395510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9304648080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2805870060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    376098078870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     80071834080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      558773011200                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       540.763072                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 204703520720                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 794097075795                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3658693080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1944630105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7829202780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1494992340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    370568881080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     84729951360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      551793995865                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.008999                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 216845384172                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 781955212343                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    159689856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         159689856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     53314944                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       53314944                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1247577                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1247577                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       416523                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            416523                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    154542856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            154542856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      51596538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            51596538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      51596538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    154542856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           206139394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    832897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2465865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000346951476                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        47174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        47174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4370514                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            786255                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1247577                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    416523                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2495154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  833046                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 29289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            97543                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            54779                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            68344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            64270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            67462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            59667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           608136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           103971                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           109203                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           225937                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          272352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          198215                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          158047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          106907                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          125010                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          146022                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            33532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            30676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            42679                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            40952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            54057                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            41769                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            38088                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            30732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            57361                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           151435                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           69680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           56604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           45142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           42345                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           36405                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           61419                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 50020229226                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12329325000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            96255197976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20285.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39035.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1508327                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 439476                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.17                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.76                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2495154                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              833046                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1233505                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1232360                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 38177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 38823                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 47076                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 47254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 47253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 47215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 47190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 47185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 47184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 47192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 47198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 47190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 47195                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 47224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 47208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 47174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 47174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 47174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1350930                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   156.275964                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   139.442587                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   111.424262                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        72970      5.40%      5.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1118039     82.76%     88.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        88745      6.57%     94.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        27314      2.02%     96.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        16462      1.22%     97.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        11646      0.86%     98.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7845      0.58%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4325      0.32%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3584      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1350930                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        47174                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     52.271272                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.776455                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.233042                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            29      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          596      1.26%      1.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2878      6.10%      7.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6623     14.04%     21.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         9180     19.46%     40.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         9353     19.83%     60.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         7464     15.82%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5142     10.90%     87.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2885      6.12%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1607      3.41%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          810      1.72%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          362      0.77%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          145      0.31%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           65      0.14%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           22      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        47174                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        47174                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.655403                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.636589                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.797765                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8361     17.72%     17.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             628      1.33%     19.05% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           37320     79.11%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             636      1.35%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             229      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        47174                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             157815360                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1874496                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               53304064                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              159689856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            53314944                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      152.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       51.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   154.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    51.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.60                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033301241042                       # Total gap between requests
system.mem_ctrls1.avgGap                    620936.99                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    157815360                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     53304064                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 152728777.471771240234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 51586008.668592534959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2495154                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       833046                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  96255197976                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23991224225043                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38576.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  28799399.10                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5877476640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3123930150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9579688020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2716441020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    378556338390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     78003411360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      559424930700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       541.393979                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 199346072983                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 799454523532                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3768220680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2002849200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8026588080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1631171700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    372904066200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     82762998720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      552663539700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.850516                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 211717751252                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 787082845263                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        52780                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52780                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        52780                       # number of overall hits
system.l2.overall_hits::total                   52780                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2464809                       # number of demand (read+write) misses
system.l2.demand_misses::total                2464809                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2464809                       # number of overall misses
system.l2.overall_misses::total               2464809                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 220284198990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220284198990                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 220284198990                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220284198990                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2517589                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2517589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2517589                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2517589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.979035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979035                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.979035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979035                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89371.711557                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89371.711557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89371.711557                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89371.711557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              828580                       # number of writebacks
system.l2.writebacks::total                    828580                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2464809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2464809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2464809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2464809                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 199208826074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199208826074                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 199208826074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199208826074                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.979035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.979035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979035                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80821.201997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80821.201997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80821.201997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80821.201997                       # average overall mshr miss latency
system.l2.replacements                        3346167                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       881359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           881359                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       881359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       881359                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1636213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1636213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5725                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    989876685                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     989876685                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        16331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.649440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.649440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93331.763624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93331.763624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    899182726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    899182726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.649440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.649440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84780.570055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84780.570055                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        47055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2454203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2454203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 219294322305                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219294322305                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2501258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2501258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.981187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89354.597931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89354.597931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2454203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2454203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 198309643348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 198309643348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.981187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80804.091327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80804.091327                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     3399013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3346231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.015774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.559624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    46.439722                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.274369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.725621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83908743                       # Number of tag accesses
system.l2.tags.data_accesses                 83908743                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    706087964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2706292358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    706087964                       # number of overall hits
system.cpu.icache.overall_hits::total      2706292358                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    706087964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2706293222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    706087964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2706293222                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    706087964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2706292358                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    706087964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2706293222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2706293222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3132283.821759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      105545436522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     105545436522                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    253890742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        970369376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    253890742                       # number of overall hits
system.cpu.dcache.overall_hits::total       970369376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2517560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9744579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2517560                       # number of overall misses
system.cpu.dcache.overall_misses::total       9744579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 226005658749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226005658749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 226005658749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226005658749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    256408302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    980113955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    256408302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    980113955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89771.707029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23192.962851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89771.707029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23192.962851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3687440                       # number of writebacks
system.cpu.dcache.writebacks::total           3687440                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2517560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2517560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2517560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2517560                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 223906014543                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223906014543                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 223906014543                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223906014543                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002569                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002569                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88937.707361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88937.707361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88937.707361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88937.707361                       # average overall mshr miss latency
system.cpu.dcache.replacements                9744450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    145877106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       556102085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2501229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9284203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 224931304953                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 224931304953                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    148378335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    565386288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89928.313222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24227.314391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2501229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2501229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 222845280801                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 222845280801                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89094.313556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89094.313556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    108013636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      414267291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       460376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1074353796                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1074353796                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    108029967                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    414727667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 65786.161043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2333.644230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1060733742                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1060733742                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64952.161043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64952.161043                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5793009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     21820690                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2597493                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2597493                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5793038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     21820818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 89568.724138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20292.914062                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2573307                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2573307                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 88734.724138                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88734.724138                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5793038                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     21820818                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5793038                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     21820818                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1023755590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9744706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.057617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.441069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.558251                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.560317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.439681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32769923618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32769923618                       # Number of data accesses

---------- End Simulation Statistics   ----------
