fre_divider 分频模块：
module fre_divider(clk_25m,rst,clk_sec,clk_2hz,clk_4hz);
input clk_25m,rst;
output clk_sec,clk_2hz,clk_4hz;
reg clk_sec,clk_2hz,clk_4hz;reg [23:0] counter_clk_sec;
reg [22:0] counter_clk_2hz;
reg [21:0] counter_clk_4hz;
always@(posedge clk_25m)
begin
if(!rst)
begin
counter_clk_sec<=0;
clk_sec<=0;
end
else
begin
if(counter_clk_sec<1249_9999)
counter_clk_sec<=counter_clk_sec+1;
else
begin
clk_sec<=~clk_sec;
counter_clk_sec<=0;
end
end
end
always@(posedge clk_25m)
begin
if(!rst)
begin
counter_clk_4hz<=0;
clk_4hz<=0;
end
else
begin
if(counter_clk_4hz<312_4999)
counter_clk_4hz<=counter_clk_4hz+1;
else
begin
clk_4hz<=~clk_4hz;
counter_clk_4hz<=0;
end
end
endalways@(posedge clk_25m)
begin
if(!rst)
begin
counter_clk_2hz<=0;
clk_2hz<=0;
end
else
begin
if(counter_clk_2hz<624_9999)
counter_clk_2hz<=counter_clk_2hz+1;
else
begin
clk_2hz<=~clk_2hz;
counter_clk_2hz<=0;
end
end
end
endmodule