INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jaden/Downloads/NTHU/Year 2 - Semester 1/Logic Design Lab/Final project/Final_project/Final_project.srcs/sources_1/new/clock_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_24
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/Jaden/Downloads/NTHU/Year 2 - Semester 1/Logic Design Lab/Final project/Final_project/Final_project.srcs/sources_1/new/clock_24.v:37]
ERROR: [VRFC 10-2865] module 'clock_24' ignored due to previous errors [C:/Users/Jaden/Downloads/NTHU/Year 2 - Semester 1/Logic Design Lab/Final project/Final_project/Final_project.srcs/sources_1/new/clock_24.v:11]
