/*
 *  STB810 DCSN controller definitions
 *
 *  Public domain.
 *
 */

#ifndef __PNX8550_DCSN_H
#define __PNX8550_DCSN_H

#define _PNX8550_DCSNC_MIPS_BASE 0xBBE4E000
#define _PNX8550_DCSNC_TM_BASE 0xBBF03000
#define PNX8550_DCSNC_MIPS_TIMEOUT    *(volatile unsigned long *)(_PNX8550_DCSNC_MIPS_BASE + 0x000)
#define PNX8550_DCSNC_MIPS_FAULT_ADDR *(volatile unsigned long *)(_PNX8550_DCSNC_MIPS_BASE + 0x00C)
#define PNX8550_DCSNC_MIPS_STATUS     *(volatile unsigned long *)(_PNX8550_DCSNC_MIPS_BASE + 0x010)
#define PNX8550_DCSNC_TM_TIMEOUT   *(volatile unsigned long *)(_PNX8550_DCSNC_TM_BASE + 0x000)
#define PNX8550_DCSNC_TM_ADDR      *(volatile unsigned long *)(_PNX8550_DCSNC_TM_BASE + 0x00C)
#define PNX8550_DCSNC_TM_STATUS    *(volatile unsigned long *)(_PNX8550_DCSNC_TM_BASE + 0x010)
#define PNX8550_DCSNC_TIMEOUT_DISABLED 0x01
#define PNX8550_DCSNC_TIMEOUT_LOG2(x)  (((x) & 15) << 1)

#define PNX8550_DCSN_POWERDOWN_OFFSET 0xFF4
#define PNX8550_DCSN_POWERDOWN_CTL(base) *(volatile unsigned long *)((base) + PNX8550_DCSN_POWERDOWN_OFFSET)
#define PNX8550_DCSN_POWERDOWN_CMD 0x80000000
#define PNX8550_SC2_BASE    0xBBE44000
#define PNX8550_OHCI_BASE   0xBBE48000
#define PNX8550_VMPG_BASE   0xBBF05000
#define PNX8550_VIP1_BASE   0xBBF06000
#define PNX8550_VIP2_BASE   0xBBF07000
#define PNX8550_VLD_BASE    0xBBF08000
#define PNX8550_MBS1_BASE   0xBBF0C000
#define PNX8550_MBS2_BASE   0xBBF74000
#define PNX8550_MBS3_BASE   0xBBF0D000
#define PNX8550_MSP1_BASE   0xBBF18000
#define PNX8550_MSP2_BASE   0xBBF20000
#define PNX8550_TSDMA_BASE  0xBBF0B000
#define PNX8550_DVDCSS_BASE 0xBBF16000

#endif
