Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP1_Full64; Runtime version Q-2020.03-SP1_Full64;  Nov 26 18:22 2020
*Verdi* Loading libsscore_vcs202003.so
FSDB Dumper for VCS, Release Verdi_Q-2020.03-1, Linux x86_64/64bit, 04/12/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'test.rtl.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Testing Receive Mode, ddr_en=0, inv_cp=0
Perform SDR De-serialization --> Check serial prbs checkers for RX data
Check Powerup/Powerdown:
	Disable Bias
	Disable RX
	Disable Reset
Done
$finish called from file "test_LVDSTS28HPCPBI1B.v", line 282.
$finish at simulation time          11000000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 11000000000 fs
CPU Time:      0.390 seconds;       Data structure size:   0.1Mb
Thu Nov 26 18:22:41 2020
