{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624030419342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624030419342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 17:33:39 2021 " "Processing started: Fri Jun 18 17:33:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624030419342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030419342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_32_bit -c alu_32_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_32_bit -c alu_32_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030419343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624030419509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624030419510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_BIT_TB-BHV " "Found design unit 1: ALU_32_BIT_TB-BHV" {  } { { "alu_32_bit_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624030427393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_BIT_TB " "Found entity 1: ALU_32_BIT_TB" {  } { { "alu_32_bit_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624030427393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_BIT-BHV " "Found design unit 1: ALU_32_BIT-BHV" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624030427400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_BIT " "Found entity 1: ALU_32_BIT" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624030427400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32_bit " "Elaborating entity \"alu_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624030427455 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst alu_32_bit.vhd(32) " "VHDL Process Statement warning at alu_32_bit.vhd(32): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624030427457 "|alu_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en alu_32_bit.vhd(38) " "VHDL Process Statement warning at alu_32_bit.vhd(38): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624030427457 "|alu_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_s alu_32_bit.vhd(48) " "VHDL Process Statement warning at alu_32_bit.vhd(48): signal \"out_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624030427457 "|alu_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG_S alu_32_bit.vhd(48) " "VHDL Process Statement warning at alu_32_bit.vhd(48): signal \"FLAG_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624030427457 "|alu_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_s alu_32_bit.vhd(51) " "VHDL Process Statement warning at alu_32_bit.vhd(51): signal \"out_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624030427458 "|alu_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG_S alu_32_bit.vhd(51) " "VHDL Process Statement warning at alu_32_bit.vhd(51): signal \"FLAG_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624030427458 "|alu_32_bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_s alu_32_bit.vhd(44) " "VHDL Process Statement warning at alu_32_bit.vhd(44): inferring latch(es) for signal or variable \"out_s\", which holds its previous value in one or more paths through the process" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624030427458 "|alu_32_bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAG_S alu_32_bit.vhd(44) " "VHDL Process Statement warning at alu_32_bit.vhd(44): inferring latch(es) for signal or variable \"FLAG_S\", which holds its previous value in one or more paths through the process" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624030427459 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_S\[0\] alu_32_bit.vhd(44) " "Inferred latch for \"FLAG_S\[0\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_S\[1\] alu_32_bit.vhd(44) " "Inferred latch for \"FLAG_S\[1\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[0\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[0\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[1\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[1\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[2\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[2\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[3\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[3\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[4\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[4\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427460 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[5\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[5\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[6\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[6\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[7\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[7\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[8\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[8\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[9\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[9\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[10\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[10\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[11\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[11\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[12\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[12\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[13\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[13\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[14\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[14\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[15\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[15\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[16\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[16\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[17\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[17\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427461 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[18\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[18\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[19\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[19\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[20\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[20\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[21\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[21\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[22\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[22\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[23\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[23\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[24\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[24\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[25\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[25\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[26\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[26\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[27\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[27\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[28\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[28\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[29\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[29\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[30\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[30\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427462 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[31\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[31\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427463 "|alu_32_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_s\[32\] alu_32_bit.vhd(44) " "Inferred latch for \"out_s\[32\]\" at alu_32_bit.vhd(44)" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030427463 "|alu_32_bit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[2\] GND " "Pin \"FLAG_B\[2\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624030428062 "|ALU_32_BIT|FLAG_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[3\] GND " "Pin \"FLAG_B\[3\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624030428062 "|ALU_32_BIT|FLAG_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[4\] GND " "Pin \"FLAG_B\[4\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624030428062 "|ALU_32_BIT|FLAG_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[5\] GND " "Pin \"FLAG_B\[5\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624030428062 "|ALU_32_BIT|FLAG_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[6\] GND " "Pin \"FLAG_B\[6\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624030428062 "|ALU_32_BIT|FLAG_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLAG_B\[7\] GND " "Pin \"FLAG_B\[7\]\" is stuck at GND" {  } { { "alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624030428062 "|ALU_32_BIT|FLAG_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624030428062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624030428140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624030429006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624030429006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "449 " "Implemented 449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624030429062 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624030429062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624030429062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624030429062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624030429071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 17:33:49 2021 " "Processing ended: Fri Jun 18 17:33:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624030429071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624030429071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624030429071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624030429071 ""}
