
---------- Begin Simulation Statistics ----------
final_tick                                27598780000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8721836                       # Number of bytes of host memory used
host_op_rate                                      266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28237.48                       # Real time elapsed on the host
host_tick_rate                                 782588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7317369                       # Number of instructions simulated
sim_ops                                       7524197                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022098                       # Number of seconds simulated
sim_ticks                                 22098325625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.208461                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53612                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                507                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4914                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56233                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5172                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6410                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1238                       # Number of indirect misses.
system.cpu.branchPred.lookups                   96537                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15817                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          967                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      603107                       # Number of instructions committed
system.cpu.committedOps                        644434                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.489265                       # CPI: cycles per instruction
system.cpu.discardedOps                         13306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             452834                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             88957                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41399                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          784304                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401725                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      442                       # number of quiesce instructions executed
system.cpu.numCycles                          1501293                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       442                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  487407     75.63%     75.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1550      0.24%     75.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93219     14.47%     90.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 62258      9.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   644434                       # Class of committed instruction
system.cpu.quiesceCycles                     33856028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          716989                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              166916                       # Transaction distribution
system.membus.trans_dist::ReadResp             167477                       # Transaction distribution
system.membus.trans_dist::WriteReq              98674                       # Transaction distribution
system.membus.trans_dist::WriteResp             98674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          206                       # Transaction distribution
system.membus.trans_dist::CleanEvict              190                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           274                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       521822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       521822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 533026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10365                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55333                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16697704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16697704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16771405                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            266536                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000086                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009289                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266513     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              266536                       # Request fanout histogram
system.membus.reqLayer6.occupancy           709064850                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9472625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              613921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1832000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7640800                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1032014935                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1438750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2965655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       741414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3707068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       741414                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2965655                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3707068                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3707068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3707068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7414136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       261632                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       261632                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       409336                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       409336                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7482                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       135280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1081346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1167362                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1341936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5830                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10365                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2164060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17301508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18677764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21361125                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2145582750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1486861                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          839                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        12000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.06                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1782122811                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1195768000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8896964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14828273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4448482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5931309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34105027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5931309                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4448482                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10379791                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8896964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14828273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10379791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10379791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44484818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4448482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10379791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14828273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4448482                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1529528                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5978009                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4448482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14828273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1529528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20806282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       166447                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       166447                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       497666                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       521822                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       591196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15925252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16697704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       319082                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       319082    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       319082                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    765171600                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    926675000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45580000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11079608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1997355309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17793927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47450473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2062599709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44484818                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44546904                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89031723                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041840127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62340832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47450473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2151631432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22609924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11796484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20971524                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4304897                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       368641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2662401                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26690891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    744379474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    249114982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2965655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1023151002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    415191637                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    533818001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    949009638                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26690891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1159571111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    782932983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2965655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1972160640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18368                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18368                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          287                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       831194                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72404                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         903598                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       831194                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       831194                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       831194                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72404                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        903598                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10420228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10678440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6058880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       162817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94670                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8959050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    471539255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1529528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1196109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             483223941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         596606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17793927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    249114982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5931309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       741414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            274178239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         596606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26752977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    720654237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5931309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       741414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1529528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1196109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            757402180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    248641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378388500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              307034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94670                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5904                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5469540540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  833325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9844496790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32817.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59067.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       211                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94670                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    528                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.664305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.550353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.713188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          450      2.53%      5.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          242      1.36%      6.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          204      1.15%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          405      2.28%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          225      1.27%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      1.18%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          340      1.91%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15258     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     416.680000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    963.611956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           315     78.75%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.25%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.25%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           36      9.00%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           28      7.00%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.25%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      2.00%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.25%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.25%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      1.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     236.687500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.248601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    401.985018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            277     69.25%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      4.50%     73.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      2.75%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.50%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.25%     78.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     78.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.50%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.25%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.25%     79.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.25%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.00%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     18.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10666560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6059200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10678440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6058880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       482.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       274.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    483.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    274.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22098387500                       # Total gap between requests
system.mem_ctrls.avgGap                      84496.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10407940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5504064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8959049.810363177210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 470983194.682651400566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1529527.647187975468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1187420.279947114643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 654529.227483043680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17793927.317061152309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 249071540.233492225409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5931309.105687051080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 741413.638210881385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       162817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    183040550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9598181950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     44826195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18448095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28419774375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27773438565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 289704093555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2641538595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45025012250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59045.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58950.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     84577.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44668.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 137960069.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4520416.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3368025.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1289813.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 175878954.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8777537.325000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6125154.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        303165618.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       131596817.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211572944.099983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110444884.087486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     341576321.100002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1113259276.612517                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         50.377540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17880342070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1195530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3025767930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 884                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           442                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47873731.334842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235404160.218353                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          442    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       364500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             442                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6438590750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21160189250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       193027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           193027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       193027                       # number of overall hits
system.cpu.icache.overall_hits::total          193027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          287                       # number of overall misses
system.cpu.icache.overall_misses::total           287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12446875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12446875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12446875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12446875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       193314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       193314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       193314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       193314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001485                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43368.902439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43368.902439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43368.902439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43368.902439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12004250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12004250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12004250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12004250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001485                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001485                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001485                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001485                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.655052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.655052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.655052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.655052                       # average overall mshr miss latency
system.cpu.icache.replacements                     76                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       193027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          193027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12446875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12446875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       193314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       193314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43368.902439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43368.902439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12004250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12004250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.655052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.655052                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.461357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              297338                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                76                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3912.342105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.461357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.901292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            386915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           386915                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       151742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           151742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       151742                       # number of overall hits
system.cpu.dcache.overall_hits::total          151742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          574                       # number of overall misses
system.cpu.dcache.overall_misses::total           574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44166875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44166875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44166875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44166875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       152316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       152316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       152316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       152316                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76945.775261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76945.775261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76945.775261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76945.775261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          206                       # number of writebacks
system.cpu.dcache.writebacks::total               206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4679                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4679                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32978250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32978250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32978250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32978250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10185375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10185375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002876                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002876                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002876                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002876                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75292.808219                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75292.808219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75292.808219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75292.808219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2176.827314                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2176.827314                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20292125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20292125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        94742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        94742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73789.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73789.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19821750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19821750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10185375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10185375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72342.153285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72342.153285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.217484                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.217484                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23874750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23874750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79848.662207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79848.662207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80222.560976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80222.560976                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.159405                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              138759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            433.621875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.159405                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            609702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           609702                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27598780000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27598866250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8721836                       # Number of bytes of host memory used
host_op_rate                                      266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28237.64                       # Real time elapsed on the host
host_tick_rate                                 782587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7317378                       # Number of instructions simulated
sim_ops                                       7524212                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022098                       # Number of seconds simulated
sim_ticks                                 22098411875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.206431                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                508                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4916                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56233                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5172                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6410                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1238                       # Number of indirect misses.
system.cpu.branchPred.lookups                   96543                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15819                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          967                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      603116                       # Number of instructions committed
system.cpu.committedOps                        644449                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.489456                       # CPI: cycles per instruction
system.cpu.discardedOps                         13313                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             452851                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             88957                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41402                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          784398                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401694                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      442                       # number of quiesce instructions executed
system.cpu.numCycles                          1501431                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       442                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  487415     75.63%     75.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1550      0.24%     75.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93225     14.47%     90.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 62258      9.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   644449                       # Class of committed instruction
system.cpu.quiesceCycles                     33856028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          717033                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              166916                       # Transaction distribution
system.membus.trans_dist::ReadResp             167478                       # Transaction distribution
system.membus.trans_dist::WriteReq              98674                       # Transaction distribution
system.membus.trans_dist::WriteResp             98674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          207                       # Transaction distribution
system.membus.trans_dist::CleanEvict              190                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           275                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       521822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       521822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 533029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10365                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16697704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16697704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16771533                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            266537                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000086                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009289                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266514     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              266537                       # Request fanout histogram
system.membus.reqLayer6.occupancy           709072225                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9472625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              613921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1832000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7646550                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1032014935                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1438750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2965643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       741411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3707054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       741411                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2965643                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3707054                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3707054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3707054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7414107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       261632                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       261632                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       409336                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       409336                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7482                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       135280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1081346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1167362                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1341936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5830                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10365                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2164060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17301508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18677764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21361125                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2145582750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1486861                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          839                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        12000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.06                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1782122811                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1195768000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8896929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14828215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4448464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5931286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34104894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5931286                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4448464                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10379750                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8896929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14828215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10379750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10379750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44484645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4448464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10379750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14828215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4448464                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1529522                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5977986                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4448464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14828215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1529522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20806201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       166447                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       166447                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       497666                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       521822                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       591196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15925252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16697704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       319082                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       319082    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       319082                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    765171600                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    926675000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45580000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11079608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1997347513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17793858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47450288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2062591659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44484645                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44546731                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89031375                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041832158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62340588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47450288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2151623034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22609924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11796484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20971524                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4304897                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       368641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2662401                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26690787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    744376568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    249114010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2965643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1023147008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    415190017                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    533815917                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    949005934                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26690787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1159566585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    782929927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2965643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1972152942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18368                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18368                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          287                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       831191                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72403                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         903594                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       831191                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       831191                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       831191                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72403                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        903594                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10420228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10678504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6058944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       162817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8959015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    471537414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1529522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1199000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             483224951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         599500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17793858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    249114010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5931286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       741411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            274180065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         599500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26752873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    720651425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5931286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       741411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1529522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1199000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            757405016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    248641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378388500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              307037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166861                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94671                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166861                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5904                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5469540540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  833330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9844523040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32817.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59067.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       211                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    528                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.664305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.550353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.713188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          450      2.53%      5.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          242      1.36%      6.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          204      1.15%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          405      2.28%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          225      1.27%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      1.18%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          340      1.91%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15258     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     416.680000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    963.611956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           315     78.75%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.25%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.25%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           36      9.00%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           28      7.00%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.25%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      2.00%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.25%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.25%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      1.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     236.687500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.248601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    401.985018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            277     69.25%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      4.50%     73.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      2.75%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.50%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.25%     78.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     78.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.50%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.25%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.25%     79.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.25%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.00%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     18.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10666624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6059200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10678504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6058944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       482.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       274.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    483.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    274.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22098642500                       # Total gap between requests
system.mem_ctrls.avgGap                      84496.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10407940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5504064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8959014.843232937157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 470981356.437406837940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1529521.677448597038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1190311.781171831302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 654526.672858476639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17793857.867444600910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 249070568.108415246010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5931285.955814867280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 741410.744476858410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       162817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    183040550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9598181950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     44826195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18474345                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28419774375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27773438565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 289704093555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2641538595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45025012250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59045.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58950.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     84577.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44624.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 137293596.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4520416.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3368025.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1289813.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 175878954.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8777537.325000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6125154.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        303167437.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       131596817.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211572944.099983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110447215.424986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     341576321.100002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1113263426.700017                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         50.377531                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17880342070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1195530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3025854180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 884                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           442                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47873731.334842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235404160.218353                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          442    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       364500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             442                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6438677000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21160189250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       193039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           193039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       193039                       # number of overall hits
system.cpu.icache.overall_hits::total          193039                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          287                       # number of overall misses
system.cpu.icache.overall_misses::total           287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12446875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12446875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12446875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12446875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       193326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       193326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       193326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       193326                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001485                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43368.902439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43368.902439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43368.902439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43368.902439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12004250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12004250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12004250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12004250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001485                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001485                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001485                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001485                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.655052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.655052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.655052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.655052                       # average overall mshr miss latency
system.cpu.icache.replacements                     76                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       193039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          193039                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12446875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12446875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       193326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       193326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43368.902439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43368.902439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12004250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12004250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.655052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.655052                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.461379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2180440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4015.543278                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.461379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.901292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            386939                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           386939                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       151746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           151746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       151746                       # number of overall hits
system.cpu.dcache.overall_hits::total          151746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          575                       # number of overall misses
system.cpu.dcache.overall_misses::total           575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44227500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44227500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44227500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44227500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       152321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       152321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       152321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       152321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76917.391304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76917.391304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76917.391304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76917.391304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.dcache.writebacks::total               207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4679                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4679                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33037375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33037375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33037375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33037375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10185375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10185375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002882                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75255.979499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75255.979499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75255.979499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75255.979499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2176.827314                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2176.827314                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20352750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20352750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        94747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        94747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73741.847826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73741.847826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19880875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19880875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10185375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10185375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72294.090909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72294.090909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.217484                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.217484                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23874750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23874750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79848.662207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79848.662207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80222.560976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80222.560976                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.159439                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              286940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               825                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            347.806061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.159439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            609723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           609723                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27598866250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
