// -------------------------------------------------------------
// 
// File Name: C:\Users\acer\OneDrive\Documents\ITS CAK V2\Magang\BRIN\Progress\Matlab Simulink\HDL Coder\proyek\RSP\RSP\RSP\Value_Holder_Vel.v
// Created: 2023-09-29 06:09:51
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Value_Holder_Vel
// Source Path: RSP/RSP/Velocity Processor/Value Holder Vel
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Value_Holder_Vel
          (clk,
           reset,
           enb,
           vel_in,
           Enable,
           vel);


  input   clk;
  input   reset;
  input   enb;
  input   [11:0] vel_in;  // ufix12_En5
  input   Enable;
  output  [11:0] vel;  // ufix12_En5


  wire enb_gated;
  wire [11:0] vel_in_bypass;  // ufix12_En5
  reg [11:0] vel_in_last_value;  // ufix12_En5


  assign enb_gated = Enable && enb;

  always @(posedge clk or posedge reset)
    begin : vel_bypass_process
      if (reset == 1'b1) begin
        vel_in_last_value <= 12'b000000000000;
      end
      else begin
        if (enb_gated) begin
          vel_in_last_value <= vel_in_bypass;
        end
      end
    end



  assign vel_in_bypass = (Enable == 1'b0 ? vel_in_last_value :
              vel_in);



  assign vel = vel_in_bypass;

endmodule  // Value_Holder_Vel

