<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: CSITX SoC Config</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__CSITX__SOC__MODULE.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CSITX SoC Config<div class="ingroups"><a class="el" href="group__DRV__CSITX__MODULE.html">CSITX Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This is CSITX documentation specific to J7ES SoC </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:csitx__soc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="csitx__soc_8h.html">csitx_soc.h</a></td></tr>
<tr class="memdesc:csitx__soc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Low Level Driver SOC specific file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-PHY configuration structure.  <a href="structCsitx__DPhyCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae21927db041ebb6b856eae26c3c88eed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gae21927db041ebb6b856eae26c3c88eed">Csitx_initDPhyCfgParams</a> (<a class="el" href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a> *dphyCfg)</td></tr>
<tr class="memdesc:gae21927db041ebb6b856eae26c3c88eed"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structCsitx__DPhyCfg.html" title="D-PHY configuration structure.">Csitx_DPhyCfg</a> structure init function.  <a href="#gae21927db041ebb6b856eae26c3c88eed">More...</a><br /></td></tr>
<tr class="separator:gae21927db041ebb6b856eae26c3c88eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8a029084920d99b7c10e055c588d7896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga8a029084920d99b7c10e055c588d7896">CSI_TX_IF0_VBUS2APBCSI2TX_BASE</a>&#160;&#160;&#160;(CSL_CSI_TX_IF0_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_BASE)</td></tr>
<tr class="separator:ga8a029084920d99b7c10e055c588d7896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489257a1ed7b56e483f8121d2b207eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga4489257a1ed7b56e483f8121d2b207eb">CSI_TX_IF0_TX_SHIM_CSI2TXIF_BASE</a>&#160;&#160;&#160;(CSL_CSI_TX_IF0_TX_SHIM_VBUSP_MMR_CSI2TXIF_BASE)</td></tr>
<tr class="separator:ga4489257a1ed7b56e483f8121d2b207eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9da7298b3b235cbfabeb186864f006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gafd9da7298b3b235cbfabeb186864f006">CSITX_NUM_STREAM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gafd9da7298b3b235cbfabeb186864f006"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX DRV Numbers: Number of stream per CSI TX module.  <a href="#gafd9da7298b3b235cbfabeb186864f006">More...</a><br /></td></tr>
<tr class="separator:gafd9da7298b3b235cbfabeb186864f006"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSITX Module Instance ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdab4f1e619007615318bcb6d6a805d40"></a>Different instances of CSI Tx Module instances.</p>
<p><a class="anchor" id="CSITX_InstanceId"></a></p>
</td></tr>
<tr class="memitem:gaea8c1cc5fcb2aefb731ca08c7854f4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaea8c1cc5fcb2aefb731ca08c7854f4bf">CSITX_INSTANCE_ID_0</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:gaea8c1cc5fcb2aefb731ca08c7854f4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Module Instance ID: CSI2TX Module 0.  <a href="#gaea8c1cc5fcb2aefb731ca08c7854f4bf">More...</a><br /></td></tr>
<tr class="separator:gaea8c1cc5fcb2aefb731ca08c7854f4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fb7b55bf0d3691d29b9b7278f95f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga70fb7b55bf0d3691d29b9b7278f95f7a">CSITX_INSTANCE_ID_MAX</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaea8c1cc5fcb2aefb731ca08c7854f4bf">CSITX_INSTANCE_ID_0</a> + 1U)</td></tr>
<tr class="memdesc:ga70fb7b55bf0d3691d29b9b7278f95f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum value of CSITX Module Instance.  <a href="#ga70fb7b55bf0d3691d29b9b7278f95f7a">More...</a><br /></td></tr>
<tr class="separator:ga70fb7b55bf0d3691d29b9b7278f95f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSITX SoC integration details</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp10abf2a0cafce64b5276449c19b684ac"></a>Different instances of CSI Tx transmit module supported in the Instance and their configuration/integration supported in the Instance.</p>
<p><a class="anchor" id="CSITX_SocDetails"></a></p>
</td></tr>
<tr class="memitem:gaadb3ab2555f85ab227461c54a026ceb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaadb3ab2555f85ab227461c54a026ceb2">CSITX_NUM_STRMS_TX</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:gaadb3ab2555f85ab227461c54a026ceb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of transmit processing streams available in the Instance.  <a href="#gaadb3ab2555f85ab227461c54a026ceb2">More...</a><br /></td></tr>
<tr class="separator:gaadb3ab2555f85ab227461c54a026ceb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b95f3f8c9cf88785747bee6658dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaa75b95f3f8c9cf88785747bee6658dce">CSITX_NUM_STRMS_COLORBAR</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:gaa75b95f3f8c9cf88785747bee6658dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of COLORBAR streams available in the Instance. Note: COLORBAR stream is only supported on 'CSITX_INSTANCE_ID_0' only.  <a href="#gaa75b95f3f8c9cf88785747bee6658dce">More...</a><br /></td></tr>
<tr class="separator:gaa75b95f3f8c9cf88785747bee6658dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6233c4021353550af0fcbff0c159783b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga6233c4021353550af0fcbff0c159783b">CSITX_NUM_CH_TX</a>&#160;&#160;&#160;((uint32_t) 32U)</td></tr>
<tr class="memdesc:ga6233c4021353550af0fcbff0c159783b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of Loop-back streams available in the Instance.  <a href="#ga6233c4021353550af0fcbff0c159783b">More...</a><br /></td></tr>
<tr class="separator:ga6233c4021353550af0fcbff0c159783b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e96b68ecfa9f490702a72423d10c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gae6e96b68ecfa9f490702a72423d10c42">CSITX_NUM_CH_LPBK</a>&#160;&#160;&#160;((uint32_t) 4U)</td></tr>
<tr class="memdesc:gae6e96b68ecfa9f490702a72423d10c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of transmit channels per CSITX instance.  <a href="#gae6e96b68ecfa9f490702a72423d10c42">More...</a><br /></td></tr>
<tr class="separator:gae6e96b68ecfa9f490702a72423d10c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a0bfaa8abafda48220cce033083290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gac5a0bfaa8abafda48220cce033083290">CSITX_NUM_CH_TX_MAX</a></td></tr>
<tr class="memdesc:gac5a0bfaa8abafda48220cce033083290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of transmit channels that can run in parallel in the Instance.  <a href="#gac5a0bfaa8abafda48220cce033083290">More...</a><br /></td></tr>
<tr class="separator:gac5a0bfaa8abafda48220cce033083290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66997e1358b09e3c9f7e586b8c6c3f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga66997e1358b09e3c9f7e586b8c6c3f57">CSITX_NUM_CH_COLORBAR_MAX</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:ga66997e1358b09e3c9f7e586b8c6c3f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of COLORBAR channels that can run in parallel in the Instance.  <a href="#ga66997e1358b09e3c9f7e586b8c6c3f57">More...</a><br /></td></tr>
<tr class="separator:ga66997e1358b09e3c9f7e586b8c6c3f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa478a651b957b3ff5d84b8200ce1d412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaa478a651b957b3ff5d84b8200ce1d412">CSITX_NUM_CH_LPBK_MAX</a></td></tr>
<tr class="memdesc:gaa478a651b957b3ff5d84b8200ce1d412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Loop-back channels that can run in parallel in the Instance. Note: Though each CSI instance have one loop-back stream, only one can be used in the Instance which can be configured on any instance.  <a href="#gaa478a651b957b3ff5d84b8200ce1d412">More...</a><br /></td></tr>
<tr class="separator:gaa478a651b957b3ff5d84b8200ce1d412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016fed5bdeada220fc37f1df93bceff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga016fed5bdeada220fc37f1df93bceff4">CSITX_NUM_CH_MAX</a></td></tr>
<tr class="memdesc:ga016fed5bdeada220fc37f1df93bceff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels that can be processed per CSITX module These many valid channel configurations can exists per CSITX DRV instance.  <a href="#ga016fed5bdeada220fc37f1df93bceff4">More...</a><br /></td></tr>
<tr class="separator:ga016fed5bdeada220fc37f1df93bceff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07df222698087f900a18fb2647b70c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga07df222698087f900a18fb2647b70c9b">CSITX_TX_DATA_LANES_MAX</a>&#160;&#160;&#160;((uint32_t)4U)</td></tr>
<tr class="memdesc:ga07df222698087f900a18fb2647b70c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of physical data lanes that can be used per CSITX instance.  <a href="#ga07df222698087f900a18fb2647b70c9b">More...</a><br /></td></tr>
<tr class="separator:ga07df222698087f900a18fb2647b70c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38757c869af3c436e23ed0ee359495ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga38757c869af3c436e23ed0ee359495ab">CSITX_TX_CLK_LANES_MAX</a>&#160;&#160;&#160;((uint32_t)1U)</td></tr>
<tr class="memdesc:ga38757c869af3c436e23ed0ee359495ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of physical clock lanes that can be used per CSITX instance.  <a href="#ga38757c869af3c436e23ed0ee359495ab">More...</a><br /></td></tr>
<tr class="separator:ga38757c869af3c436e23ed0ee359495ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02489ae1af5dd8c1007833a65cd1b2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga02489ae1af5dd8c1007833a65cd1b2a3">CSITX_TX_VC_CFG_MAX</a>&#160;&#160;&#160;((uint32_t)16U)</td></tr>
<tr class="memdesc:ga02489ae1af5dd8c1007833a65cd1b2a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of VC configurations available CSITX instance.  <a href="#ga02489ae1af5dd8c1007833a65cd1b2a3">More...</a><br /></td></tr>
<tr class="separator:ga02489ae1af5dd8c1007833a65cd1b2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b8ad7f14b8dd4c3859734105cdea55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gad9b8ad7f14b8dd4c3859734105cdea55">CSITX_TX_DT_CFG_MAX</a>&#160;&#160;&#160;((uint32_t)16U)</td></tr>
<tr class="memdesc:gad9b8ad7f14b8dd4c3859734105cdea55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of DT configurations available CSITX instance.  <a href="#gad9b8ad7f14b8dd4c3859734105cdea55">More...</a><br /></td></tr>
<tr class="separator:gad9b8ad7f14b8dd4c3859734105cdea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce507045f07e794f2651674f4d0b962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga4ce507045f07e794f2651674f4d0b962">CSITX_TX_STRM_NUM_MAX</a>&#160;&#160;&#160;((uint32_t)4U)</td></tr>
<tr class="memdesc:ga4ce507045f07e794f2651674f4d0b962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of streams available CSITX instance.  <a href="#ga4ce507045f07e794f2651674f4d0b962">More...</a><br /></td></tr>
<tr class="separator:ga4ce507045f07e794f2651674f4d0b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab6bd5bf57a8ed0264000ffd12baf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga6ab6bd5bf57a8ed0264000ffd12baf3b">CSITX_TX_STRM_FIFO_FILL_LVL</a>&#160;&#160;&#160;((uint32_t)720U)</td></tr>
<tr class="memdesc:ga6ab6bd5bf57a8ed0264000ffd12baf3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of words for stream FIFO fill level 1920 RAW12 format, 1920 * 12 / 32 = 720.  <a href="#ga6ab6bd5bf57a8ed0264000ffd12baf3b">More...</a><br /></td></tr>
<tr class="separator:ga6ab6bd5bf57a8ed0264000ffd12baf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7437a8669a6624b5696391069568d0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga7437a8669a6624b5696391069568d0b1">CSITX_NUM_STRMS_TX_ID</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="memdesc:ga7437a8669a6624b5696391069568d0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Stream ID.  <a href="#ga7437a8669a6624b5696391069568d0b1">More...</a><br /></td></tr>
<tr class="separator:ga7437a8669a6624b5696391069568d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070d71149bb2eab18624652018b06b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga070d71149bb2eab18624652018b06b59">CSITX_NUM_STRMS_TX_COLORBAR</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:ga070d71149bb2eab18624652018b06b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Color-bar Stream ID.  <a href="#ga070d71149bb2eab18624652018b06b59">More...</a><br /></td></tr>
<tr class="separator:ga070d71149bb2eab18624652018b06b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba34aa4c25fc3b47fd8eb2717d9cd50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaaba34aa4c25fc3b47fd8eb2717d9cd50">CSITX_NUM_STRMS_TX_RETRANS_0</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="memdesc:gaaba34aa4c25fc3b47fd8eb2717d9cd50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-transmit Stream 0 ID.  <a href="#gaaba34aa4c25fc3b47fd8eb2717d9cd50">More...</a><br /></td></tr>
<tr class="separator:gaaba34aa4c25fc3b47fd8eb2717d9cd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfdf2e01982b78e549a3c4206eb26c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaedfdf2e01982b78e549a3c4206eb26c2">CSITX_NUM_STRMS_TX_RETRANS_1</a>&#160;&#160;&#160;((uint32_t) 3U)</td></tr>
<tr class="memdesc:gaedfdf2e01982b78e549a3c4206eb26c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-transmit Stream 1 ID.  <a href="#gaedfdf2e01982b78e549a3c4206eb26c2">More...</a><br /></td></tr>
<tr class="separator:gaedfdf2e01982b78e549a3c4206eb26c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSITX D-PHY lane band speed</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp520cbe2857d353790b44ca8fe751f99d"></a>Lane band speed options for CSITX D-PHY.</p>
<p><a class="anchor" id="Csitx_LaneBandSpeed"></a></p>
</td></tr>
<tr class="memitem:ga88907625dab245ec3fbc1f303ea57447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga88907625dab245ec3fbc1f303ea57447">CSITX_LANE_BAND_SPEED_80_TO_100_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:ga88907625dab245ec3fbc1f303ea57447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 80 Mbps to 100 Mbps.  <a href="#ga88907625dab245ec3fbc1f303ea57447">More...</a><br /></td></tr>
<tr class="separator:ga88907625dab245ec3fbc1f303ea57447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21fc331dd4ae21eecd28f3005b9303b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga21fc331dd4ae21eecd28f3005b9303b8">CSITX_LANE_BAND_SPEED_100_TO_120_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="memdesc:ga21fc331dd4ae21eecd28f3005b9303b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 100 Mbps to 120 Mbps.  <a href="#ga21fc331dd4ae21eecd28f3005b9303b8">More...</a><br /></td></tr>
<tr class="separator:ga21fc331dd4ae21eecd28f3005b9303b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bef9326cd0e0b03e240ba62b9b77b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga64bef9326cd0e0b03e240ba62b9b77b4">CSITX_LANE_BAND_SPEED_120_TO_160_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x02U)</td></tr>
<tr class="memdesc:ga64bef9326cd0e0b03e240ba62b9b77b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 120 Mbps to 160 Mbps.  <a href="#ga64bef9326cd0e0b03e240ba62b9b77b4">More...</a><br /></td></tr>
<tr class="separator:ga64bef9326cd0e0b03e240ba62b9b77b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3c56da9e3dc1b46e96c2277857b648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga4c3c56da9e3dc1b46e96c2277857b648">CSITX_LANE_BAND_SPEED_160_TO_200_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x03U)</td></tr>
<tr class="memdesc:ga4c3c56da9e3dc1b46e96c2277857b648"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 160 Mbps to 200 Mbps.  <a href="#ga4c3c56da9e3dc1b46e96c2277857b648">More...</a><br /></td></tr>
<tr class="separator:ga4c3c56da9e3dc1b46e96c2277857b648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2902cd2685433b469b32d916c2d81e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga2902cd2685433b469b32d916c2d81e65">CSITX_LANE_BAND_SPEED_200_TO_240_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x04U)</td></tr>
<tr class="memdesc:ga2902cd2685433b469b32d916c2d81e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 200 Mbps to 240 Mbps.  <a href="#ga2902cd2685433b469b32d916c2d81e65">More...</a><br /></td></tr>
<tr class="separator:ga2902cd2685433b469b32d916c2d81e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad399f6780ee93426364162e60c244991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gad399f6780ee93426364162e60c244991">CSITX_LANE_BAND_SPEED_240_TO_320_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x05U)</td></tr>
<tr class="memdesc:gad399f6780ee93426364162e60c244991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 240 Mbps to 320 Mbps.  <a href="#gad399f6780ee93426364162e60c244991">More...</a><br /></td></tr>
<tr class="separator:gad399f6780ee93426364162e60c244991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8089d7c7f1d367e1e71b036935841ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga8089d7c7f1d367e1e71b036935841ae6">CSITX_LANE_BAND_SPEED_320_TO_390_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x06U)</td></tr>
<tr class="memdesc:ga8089d7c7f1d367e1e71b036935841ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 320 Mbps to 390 Mbps.  <a href="#ga8089d7c7f1d367e1e71b036935841ae6">More...</a><br /></td></tr>
<tr class="separator:ga8089d7c7f1d367e1e71b036935841ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2625918d5481220b7395ec5e5face5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga4d2625918d5481220b7395ec5e5face5">CSITX_LANE_BAND_SPEED_390_TO_450_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x07U)</td></tr>
<tr class="memdesc:ga4d2625918d5481220b7395ec5e5face5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 390 Mbps to 450 Mbps.  <a href="#ga4d2625918d5481220b7395ec5e5face5">More...</a><br /></td></tr>
<tr class="separator:ga4d2625918d5481220b7395ec5e5face5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2824431d0e8776fbf8c78a8dce971d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gab2824431d0e8776fbf8c78a8dce971d5">CSITX_LANE_BAND_SPEED_450_TO_510_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x08U)</td></tr>
<tr class="memdesc:gab2824431d0e8776fbf8c78a8dce971d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 450 Mbps to 520 Mbps.  <a href="#gab2824431d0e8776fbf8c78a8dce971d5">More...</a><br /></td></tr>
<tr class="separator:gab2824431d0e8776fbf8c78a8dce971d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1815490f329f8e12025ef92ed1fe4fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga1815490f329f8e12025ef92ed1fe4fc8">CSITX_LANE_BAND_SPEED_510_TO_560_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x09U)</td></tr>
<tr class="memdesc:ga1815490f329f8e12025ef92ed1fe4fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 510 Mbps to 560 Mbps.  <a href="#ga1815490f329f8e12025ef92ed1fe4fc8">More...</a><br /></td></tr>
<tr class="separator:ga1815490f329f8e12025ef92ed1fe4fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abb739fb7b3e423a354b7ee1035f374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga5abb739fb7b3e423a354b7ee1035f374">CSITX_LANE_BAND_SPEED_560_TO_640_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0AU)</td></tr>
<tr class="memdesc:ga5abb739fb7b3e423a354b7ee1035f374"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 560 Mbps to 640 Mbps.  <a href="#ga5abb739fb7b3e423a354b7ee1035f374">More...</a><br /></td></tr>
<tr class="separator:ga5abb739fb7b3e423a354b7ee1035f374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0591adea460eb92610393442fde943e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gae0591adea460eb92610393442fde943e">CSITX_LANE_BAND_SPEED_640_TO_690_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0BU)</td></tr>
<tr class="memdesc:gae0591adea460eb92610393442fde943e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 640 Mbps to 690 Mbps.  <a href="#gae0591adea460eb92610393442fde943e">More...</a><br /></td></tr>
<tr class="separator:gae0591adea460eb92610393442fde943e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef612845c04c97439ac084e06709d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gadcef612845c04c97439ac084e06709d3">CSITX_LANE_BAND_SPEED_690_TO_770_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0CU)</td></tr>
<tr class="memdesc:gadcef612845c04c97439ac084e06709d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 690 Mbps to 770 Mbps.  <a href="#gadcef612845c04c97439ac084e06709d3">More...</a><br /></td></tr>
<tr class="separator:gadcef612845c04c97439ac084e06709d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde64df6424ed9140cb6dc7c367cf240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gacde64df6424ed9140cb6dc7c367cf240">CSITX_LANE_BAND_SPEED_770_TO_870_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0DU)</td></tr>
<tr class="memdesc:gacde64df6424ed9140cb6dc7c367cf240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 770 Mbps to 870 Mbps.  <a href="#gacde64df6424ed9140cb6dc7c367cf240">More...</a><br /></td></tr>
<tr class="separator:gacde64df6424ed9140cb6dc7c367cf240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6557c836acbd6a1a5cda7d729dfe5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gae6557c836acbd6a1a5cda7d729dfe5a1">CSITX_LANE_BAND_SPEED_870_TO_950_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0EU)</td></tr>
<tr class="memdesc:gae6557c836acbd6a1a5cda7d729dfe5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 870 Mbps to 950 Mbps.  <a href="#gae6557c836acbd6a1a5cda7d729dfe5a1">More...</a><br /></td></tr>
<tr class="separator:gae6557c836acbd6a1a5cda7d729dfe5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa830692b3bd52bafb5e07cd44dd1140e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaa830692b3bd52bafb5e07cd44dd1140e">CSITX_LANE_BAND_SPEED_950_TO_1000_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0FU)</td></tr>
<tr class="memdesc:gaa830692b3bd52bafb5e07cd44dd1140e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 950 Mbps to 1000 Mbps.  <a href="#gaa830692b3bd52bafb5e07cd44dd1140e">More...</a><br /></td></tr>
<tr class="separator:gaa830692b3bd52bafb5e07cd44dd1140e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a6c9c9519621eb2a2dd4afbce6b382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga35a6c9c9519621eb2a2dd4afbce6b382">CSITX_LANE_BAND_SPEED_1000_TO_1200_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x10U)</td></tr>
<tr class="memdesc:ga35a6c9c9519621eb2a2dd4afbce6b382"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1000 Mbps to 1200 Mbps.  <a href="#ga35a6c9c9519621eb2a2dd4afbce6b382">More...</a><br /></td></tr>
<tr class="separator:ga35a6c9c9519621eb2a2dd4afbce6b382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b418f979d64abff68dc2d6f9aeba878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga0b418f979d64abff68dc2d6f9aeba878">CSITX_LANE_BAND_SPEED_1200_TO_1400_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x11U)</td></tr>
<tr class="memdesc:ga0b418f979d64abff68dc2d6f9aeba878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1200 Mbps to 1400 Mbps.  <a href="#ga0b418f979d64abff68dc2d6f9aeba878">More...</a><br /></td></tr>
<tr class="separator:ga0b418f979d64abff68dc2d6f9aeba878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a71280bd5b199a9d4bb5706d209fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga82a71280bd5b199a9d4bb5706d209fcb">CSITX_LANE_BAND_SPEED_1400_TO_1600_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x12U)</td></tr>
<tr class="memdesc:ga82a71280bd5b199a9d4bb5706d209fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1400 Mbps to 1600 Mbps.  <a href="#ga82a71280bd5b199a9d4bb5706d209fcb">More...</a><br /></td></tr>
<tr class="separator:ga82a71280bd5b199a9d4bb5706d209fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310ebd95225066d49ad75ffec3bf6d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga310ebd95225066d49ad75ffec3bf6d0d">CSITX_LANE_BAND_SPEED_1600_TO_1800_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x13U)</td></tr>
<tr class="memdesc:ga310ebd95225066d49ad75ffec3bf6d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1600 Mbps to 1800 Mbps.  <a href="#ga310ebd95225066d49ad75ffec3bf6d0d">More...</a><br /></td></tr>
<tr class="separator:ga310ebd95225066d49ad75ffec3bf6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3d122dc590fa04efab08a247d03327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga9e3d122dc590fa04efab08a247d03327">CSITX_LANE_BAND_SPEED_1800_TO_2000_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x14U)</td></tr>
<tr class="memdesc:ga9e3d122dc590fa04efab08a247d03327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1800 Mbps to 2000 Mbps.  <a href="#ga9e3d122dc590fa04efab08a247d03327">More...</a><br /></td></tr>
<tr class="separator:ga9e3d122dc590fa04efab08a247d03327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87725a75a2d20a9210434ff43196ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaf87725a75a2d20a9210434ff43196ed7">CSITX_LANE_BAND_SPEED_2000_TO_2200_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x15U)</td></tr>
<tr class="memdesc:gaf87725a75a2d20a9210434ff43196ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 2000 Mbps to 2200 Mbps.  <a href="#gaf87725a75a2d20a9210434ff43196ed7">More...</a><br /></td></tr>
<tr class="separator:gaf87725a75a2d20a9210434ff43196ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290e9dcd1d47d1be623016336d03d23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga290e9dcd1d47d1be623016336d03d23d">CSITX_LANE_BAND_SPEED_2200_TO_2500_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x16U)</td></tr>
<tr class="memdesc:ga290e9dcd1d47d1be623016336d03d23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 2200 Mbps to 2500 Mbps.  <a href="#ga290e9dcd1d47d1be623016336d03d23d">More...</a><br /></td></tr>
<tr class="separator:ga290e9dcd1d47d1be623016336d03d23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094dcbbe45fb914fbe15dde8b1feeebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga094dcbbe45fb914fbe15dde8b1feeebe">CSITX_LANE_BAND_SPEED_RESERVED</a>&#160;&#160;&#160;((uint32_t) 0x17U)</td></tr>
<tr class="memdesc:ga094dcbbe45fb914fbe15dde8b1feeebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: Reserved.  <a href="#ga094dcbbe45fb914fbe15dde8b1feeebe">More...</a><br /></td></tr>
<tr class="separator:ga094dcbbe45fb914fbe15dde8b1feeebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSITX D-PHY clock mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp90e883b29092198904c93108b7daed4d"></a>clock mode for CSITX D-PHY.</p>
<p><a class="anchor" id="Csitx_ClkMode"></a></p>
</td></tr>
<tr class="memitem:gaf92f09613985319f5fe5c6b7bac66a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaf92f09613985319f5fe5c6b7bac66a60">CSITX_CLK_MODE_CONTINUOUS</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:gaf92f09613985319f5fe5c6b7bac66a60"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Clock Mode: Continuous.  <a href="#gaf92f09613985319f5fe5c6b7bac66a60">More...</a><br /></td></tr>
<tr class="separator:gaf92f09613985319f5fe5c6b7bac66a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a67cbdfae6b9f00ba910ee26a7c323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga71a67cbdfae6b9f00ba910ee26a7c323">CSITX_CLK_MODE_NON_CONTINUOUS</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga71a67cbdfae6b9f00ba910ee26a7c323"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Clock Mode: Non-continuous.  <a href="#ga71a67cbdfae6b9f00ba910ee26a7c323">More...</a><br /></td></tr>
<tr class="separator:ga71a67cbdfae6b9f00ba910ee26a7c323"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSITX D-PHY mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc43122fa5487b7a6f9433e72b33d9708"></a>Operational mode for CSITX D-PHY lanes.</p>
<p><a class="anchor" id="Csitx_DphyMode"></a></p>
</td></tr>
<tr class="memitem:ga257997077183d70c51a1e7a9683ecad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga257997077183d70c51a1e7a9683ecad4">CSITX_DPHY_MODE_ULP</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga257997077183d70c51a1e7a9683ecad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Clock Mode: ultra low power.  <a href="#ga257997077183d70c51a1e7a9683ecad4">More...</a><br /></td></tr>
<tr class="separator:ga257997077183d70c51a1e7a9683ecad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdd807d180ef5a477c0021d0da10a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga4fdd807d180ef5a477c0021d0da10a88">CSITX_DPHY_MODE_HIGH_SPEED</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga4fdd807d180ef5a477c0021d0da10a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Clock Mode: high speed.  <a href="#ga4fdd807d180ef5a477c0021d0da10a88">More...</a><br /></td></tr>
<tr class="separator:ga4fdd807d180ef5a477c0021d0da10a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f4939ac094813dbddab717b367be35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gac5f4939ac094813dbddab717b367be35">CSITX_DPHY_MODE_LOW_POWER</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gac5f4939ac094813dbddab717b367be35"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Clock Mode: low power stop state.  <a href="#gac5f4939ac094813dbddab717b367be35">More...</a><br /></td></tr>
<tr class="separator:gac5f4939ac094813dbddab717b367be35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSITX Stream ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa38ab7bf2855448a0b38ec9a862d69cb"></a>CSI2 TX streams are hw entities that processes incoming frames and sends it to particular destination like DDR, VISS/VP and CSI2 TX. Mapping of streams to destination is fixed in the design and can not be changes runtime.</p>
<p><a class="anchor" id="CSITX_StreamId"></a></p>
</td></tr>
<tr class="memitem:gaf5488f0bfad7d88d052b6ad0dc12d9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaf5488f0bfad7d88d052b6ad0dc12d9d1">CSITX_STREAM_ID_INST_0_STRM_0</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:gaf5488f0bfad7d88d052b6ad0dc12d9d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: transmit stream0 0 on CSI2TX Module 0.  <a href="#gaf5488f0bfad7d88d052b6ad0dc12d9d1">More...</a><br /></td></tr>
<tr class="separator:gaf5488f0bfad7d88d052b6ad0dc12d9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac334257633146779ecfb264ceaf0bc53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gac334257633146779ecfb264ceaf0bc53">CSITX_STREAM_ID_INST_0_STRM_1</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:gac334257633146779ecfb264ceaf0bc53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: Color-bar stream on CSI2TX Module 0.  <a href="#gac334257633146779ecfb264ceaf0bc53">More...</a><br /></td></tr>
<tr class="separator:gac334257633146779ecfb264ceaf0bc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d11271c83a51c4b4080bd50a6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gab45d11271c83a51c4b4080bd50a6ab49">CSITX_STREAM_ID_INST_0_STRM_2</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gab45d11271c83a51c4b4080bd50a6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: CSI2RX loop-back 0 on CSI2TX Module 0.  <a href="#gab45d11271c83a51c4b4080bd50a6ab49">More...</a><br /></td></tr>
<tr class="separator:gab45d11271c83a51c4b4080bd50a6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62209f2f319bc8de148727fc27dee538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga62209f2f319bc8de148727fc27dee538">CSITX_STREAM_ID_INST_0_STRM_3</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga62209f2f319bc8de148727fc27dee538"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: CSI2RX loop-back 1 on CSI2TX Module 0.  <a href="#ga62209f2f319bc8de148727fc27dee538">More...</a><br /></td></tr>
<tr class="separator:ga62209f2f319bc8de148727fc27dee538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12119abc613b51693e32b00c2994f136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga12119abc613b51693e32b00c2994f136">CSITX_STREAM_ID_INST_1_STRM_0</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:ga12119abc613b51693e32b00c2994f136"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: transmit stream0 0 on CSI2TX Module 1.  <a href="#ga12119abc613b51693e32b00c2994f136">More...</a><br /></td></tr>
<tr class="separator:ga12119abc613b51693e32b00c2994f136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1b7dc97ae64c2180edb403621f8ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaba1b7dc97ae64c2180edb403621f8ed0">CSITX_STREAM_ID_INST_1_STRM_1</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:gaba1b7dc97ae64c2180edb403621f8ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: Color-bar stream on CSI2TX Module 1.  <a href="#gaba1b7dc97ae64c2180edb403621f8ed0">More...</a><br /></td></tr>
<tr class="separator:gaba1b7dc97ae64c2180edb403621f8ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3785026661f01581eba3fa7ccd186f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#ga3785026661f01581eba3fa7ccd186f50">CSITX_STREAM_ID_INST_1_STRM_2</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:ga3785026661f01581eba3fa7ccd186f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: CSI2RX loop-back 0 on CSI2TX Module 1.  <a href="#ga3785026661f01581eba3fa7ccd186f50">More...</a><br /></td></tr>
<tr class="separator:ga3785026661f01581eba3fa7ccd186f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5ee2c9e6db75e877442b34aa97bd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaae5ee2c9e6db75e877442b34aa97bd74">CSITX_STREAM_ID_INST_1_STRM_3</a>&#160;&#160;&#160;((uint32_t) 0x7U)</td></tr>
<tr class="memdesc:gaae5ee2c9e6db75e877442b34aa97bd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSITX Instance ID: CSI2RX loop-back 1 on CSI2TX Module 1.  <a href="#gaae5ee2c9e6db75e877442b34aa97bd74">More...</a><br /></td></tr>
<tr class="separator:gaae5ee2c9e6db75e877442b34aa97bd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaea8c1cc5fcb2aefb731ca08c7854f4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8c1cc5fcb2aefb731ca08c7854f4bf">&#9670;&nbsp;</a></span>CSITX_INSTANCE_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_INSTANCE_ID_0&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Module Instance ID: CSI2TX Module 0. </p>

</div>
</div>
<a id="ga70fb7b55bf0d3691d29b9b7278f95f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70fb7b55bf0d3691d29b9b7278f95f7a">&#9670;&nbsp;</a></span>CSITX_INSTANCE_ID_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_INSTANCE_ID_MAX&#160;&#160;&#160;((uint32_t)<a class="el" href="group__DRV__CSITX__SOC__MODULE.html#gaea8c1cc5fcb2aefb731ca08c7854f4bf">CSITX_INSTANCE_ID_0</a> + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum value of CSITX Module Instance. </p>

</div>
</div>
<a id="gaadb3ab2555f85ab227461c54a026ceb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadb3ab2555f85ab227461c54a026ceb2">&#9670;&nbsp;</a></span>CSITX_NUM_STRMS_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STRMS_TX&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of transmit processing streams available in the Instance. </p>

</div>
</div>
<a id="gaa75b95f3f8c9cf88785747bee6658dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75b95f3f8c9cf88785747bee6658dce">&#9670;&nbsp;</a></span>CSITX_NUM_STRMS_COLORBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STRMS_COLORBAR&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of COLORBAR streams available in the Instance. Note: COLORBAR stream is only supported on 'CSITX_INSTANCE_ID_0' only. </p>

</div>
</div>
<a id="ga6233c4021353550af0fcbff0c159783b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6233c4021353550af0fcbff0c159783b">&#9670;&nbsp;</a></span>CSITX_NUM_CH_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_CH_TX&#160;&#160;&#160;((uint32_t) 32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of Loop-back streams available in the Instance. </p>
<p>Number of transmit channels per CSITX instance </p>

</div>
</div>
<a id="gae6e96b68ecfa9f490702a72423d10c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6e96b68ecfa9f490702a72423d10c42">&#9670;&nbsp;</a></span>CSITX_NUM_CH_LPBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_CH_LPBK&#160;&#160;&#160;((uint32_t) 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of transmit channels per CSITX instance. </p>

</div>
</div>
<a id="gac5a0bfaa8abafda48220cce033083290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a0bfaa8abafda48220cce033083290">&#9670;&nbsp;</a></span>CSITX_NUM_CH_TX_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_CH_TX_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) (<a class="code" href="group__DRV__CSITX__SOC__MODULE.html#ga6233c4021353550af0fcbff0c159783b">CSITX_NUM_CH_TX</a> *\</div><div class="line">                                                        <a class="code" href="group__DRV__CSITX__SOC__MODULE.html#ga70fb7b55bf0d3691d29b9b7278f95f7a">CSITX_INSTANCE_ID_MAX</a>))</div><div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_ga70fb7b55bf0d3691d29b9b7278f95f7a"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#ga70fb7b55bf0d3691d29b9b7278f95f7a">CSITX_INSTANCE_ID_MAX</a></div><div class="ttdeci">#define CSITX_INSTANCE_ID_MAX</div><div class="ttdoc">Maximum value of CSITX Module Instance.</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:81</div></div>
<div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_ga6233c4021353550af0fcbff0c159783b"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#ga6233c4021353550af0fcbff0c159783b">CSITX_NUM_CH_TX</a></div><div class="ttdeci">#define CSITX_NUM_CH_TX</div><div class="ttdoc">Total number of Loop-back streams available in the Instance.</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:105</div></div>
</div><!-- fragment -->
<p>Number of transmit channels that can run in parallel in the Instance. </p>

</div>
</div>
<a id="ga66997e1358b09e3c9f7e586b8c6c3f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66997e1358b09e3c9f7e586b8c6c3f57">&#9670;&nbsp;</a></span>CSITX_NUM_CH_COLORBAR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_CH_COLORBAR_MAX&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of COLORBAR channels that can run in parallel in the Instance. </p>

</div>
</div>
<a id="gaa478a651b957b3ff5d84b8200ce1d412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa478a651b957b3ff5d84b8200ce1d412">&#9670;&nbsp;</a></span>CSITX_NUM_CH_LPBK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_CH_LPBK_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) (<a class="code" href="group__DRV__CSITX__SOC__MODULE.html#gae6e96b68ecfa9f490702a72423d10c42">CSITX_NUM_CH_LPBK</a> * \</div><div class="line">                                                             CSITX_NUM_STRMS_LPBK))</div><div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_gae6e96b68ecfa9f490702a72423d10c42"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#gae6e96b68ecfa9f490702a72423d10c42">CSITX_NUM_CH_LPBK</a></div><div class="ttdeci">#define CSITX_NUM_CH_LPBK</div><div class="ttdoc">Number of transmit channels per CSITX instance.</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:107</div></div>
</div><!-- fragment -->
<p>Number of Loop-back channels that can run in parallel in the Instance. Note: Though each CSI instance have one loop-back stream, only one can be used in the Instance which can be configured on any instance. </p>

</div>
</div>
<a id="ga016fed5bdeada220fc37f1df93bceff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016fed5bdeada220fc37f1df93bceff4">&#9670;&nbsp;</a></span>CSITX_NUM_CH_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_CH_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) (<a class="code" href="group__DRV__CSITX__SOC__MODULE.html#ga6233c4021353550af0fcbff0c159783b">CSITX_NUM_CH_TX</a> +\</div><div class="line">                                              <a class="code" href="group__DRV__CSITX__SOC__MODULE.html#ga66997e1358b09e3c9f7e586b8c6c3f57">CSITX_NUM_CH_COLORBAR_MAX</a> +\</div><div class="line">                                              <a class="code" href="group__DRV__CSITX__SOC__MODULE.html#gaa478a651b957b3ff5d84b8200ce1d412">CSITX_NUM_CH_LPBK_MAX</a>))</div><div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_ga66997e1358b09e3c9f7e586b8c6c3f57"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#ga66997e1358b09e3c9f7e586b8c6c3f57">CSITX_NUM_CH_COLORBAR_MAX</a></div><div class="ttdeci">#define CSITX_NUM_CH_COLORBAR_MAX</div><div class="ttdoc">Number of COLORBAR channels that can run in parallel in the Instance.</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:112</div></div>
<div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_ga6233c4021353550af0fcbff0c159783b"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#ga6233c4021353550af0fcbff0c159783b">CSITX_NUM_CH_TX</a></div><div class="ttdeci">#define CSITX_NUM_CH_TX</div><div class="ttdoc">Total number of Loop-back streams available in the Instance.</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:105</div></div>
<div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_gaa478a651b957b3ff5d84b8200ce1d412"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#gaa478a651b957b3ff5d84b8200ce1d412">CSITX_NUM_CH_LPBK_MAX</a></div><div class="ttdeci">#define CSITX_NUM_CH_LPBK_MAX</div><div class="ttdoc">Number of Loop-back channels that can run in parallel in the Instance. Note: Though each CSI instance...</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:117</div></div>
</div><!-- fragment -->
<p>Maximum number of channels that can be processed per CSITX module These many valid channel configurations can exists per CSITX DRV instance. </p>

</div>
</div>
<a id="ga07df222698087f900a18fb2647b70c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07df222698087f900a18fb2647b70c9b">&#9670;&nbsp;</a></span>CSITX_TX_DATA_LANES_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_TX_DATA_LANES_MAX&#160;&#160;&#160;((uint32_t)4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of physical data lanes that can be used per CSITX instance. </p>

</div>
</div>
<a id="ga38757c869af3c436e23ed0ee359495ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38757c869af3c436e23ed0ee359495ab">&#9670;&nbsp;</a></span>CSITX_TX_CLK_LANES_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_TX_CLK_LANES_MAX&#160;&#160;&#160;((uint32_t)1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of physical clock lanes that can be used per CSITX instance. </p>

</div>
</div>
<a id="ga02489ae1af5dd8c1007833a65cd1b2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02489ae1af5dd8c1007833a65cd1b2a3">&#9670;&nbsp;</a></span>CSITX_TX_VC_CFG_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_TX_VC_CFG_MAX&#160;&#160;&#160;((uint32_t)16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of VC configurations available CSITX instance. </p>

</div>
</div>
<a id="gad9b8ad7f14b8dd4c3859734105cdea55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b8ad7f14b8dd4c3859734105cdea55">&#9670;&nbsp;</a></span>CSITX_TX_DT_CFG_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_TX_DT_CFG_MAX&#160;&#160;&#160;((uint32_t)16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of DT configurations available CSITX instance. </p>

</div>
</div>
<a id="ga4ce507045f07e794f2651674f4d0b962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce507045f07e794f2651674f4d0b962">&#9670;&nbsp;</a></span>CSITX_TX_STRM_NUM_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_TX_STRM_NUM_MAX&#160;&#160;&#160;((uint32_t)4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of streams available CSITX instance. </p>

</div>
</div>
<a id="ga6ab6bd5bf57a8ed0264000ffd12baf3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ab6bd5bf57a8ed0264000ffd12baf3b">&#9670;&nbsp;</a></span>CSITX_TX_STRM_FIFO_FILL_LVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_TX_STRM_FIFO_FILL_LVL&#160;&#160;&#160;((uint32_t)720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of words for stream FIFO fill level 1920 RAW12 format, 1920 * 12 / 32 = 720. </p>

</div>
</div>
<a id="ga7437a8669a6624b5696391069568d0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7437a8669a6624b5696391069568d0b1">&#9670;&nbsp;</a></span>CSITX_NUM_STRMS_TX_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STRMS_TX_ID&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Stream ID. </p>

</div>
</div>
<a id="ga070d71149bb2eab18624652018b06b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070d71149bb2eab18624652018b06b59">&#9670;&nbsp;</a></span>CSITX_NUM_STRMS_TX_COLORBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STRMS_TX_COLORBAR&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Color-bar Stream ID. </p>

</div>
</div>
<a id="gaaba34aa4c25fc3b47fd8eb2717d9cd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba34aa4c25fc3b47fd8eb2717d9cd50">&#9670;&nbsp;</a></span>CSITX_NUM_STRMS_TX_RETRANS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STRMS_TX_RETRANS_0&#160;&#160;&#160;((uint32_t) 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Re-transmit Stream 0 ID. </p>

</div>
</div>
<a id="gaedfdf2e01982b78e549a3c4206eb26c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedfdf2e01982b78e549a3c4206eb26c2">&#9670;&nbsp;</a></span>CSITX_NUM_STRMS_TX_RETRANS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STRMS_TX_RETRANS_1&#160;&#160;&#160;((uint32_t) 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Re-transmit Stream 1 ID. </p>

</div>
</div>
<a id="ga8a029084920d99b7c10e055c588d7896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a029084920d99b7c10e055c588d7896">&#9670;&nbsp;</a></span>CSI_TX_IF0_VBUS2APBCSI2TX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_TX_IF0_VBUS2APBCSI2TX_BASE&#160;&#160;&#160;(CSL_CSI_TX_IF0_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_BASE)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4489257a1ed7b56e483f8121d2b207eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4489257a1ed7b56e483f8121d2b207eb">&#9670;&nbsp;</a></span>CSI_TX_IF0_TX_SHIM_CSI2TXIF_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_TX_IF0_TX_SHIM_CSI2TXIF_BASE&#160;&#160;&#160;(CSL_CSI_TX_IF0_TX_SHIM_VBUSP_MMR_CSI2TXIF_BASE)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga88907625dab245ec3fbc1f303ea57447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88907625dab245ec3fbc1f303ea57447">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_80_TO_100_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_80_TO_100_MBPS&#160;&#160;&#160;((uint32_t) 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 80 Mbps to 100 Mbps. </p>

</div>
</div>
<a id="ga21fc331dd4ae21eecd28f3005b9303b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21fc331dd4ae21eecd28f3005b9303b8">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_100_TO_120_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_100_TO_120_MBPS&#160;&#160;&#160;((uint32_t) 0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 100 Mbps to 120 Mbps. </p>

</div>
</div>
<a id="ga64bef9326cd0e0b03e240ba62b9b77b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64bef9326cd0e0b03e240ba62b9b77b4">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_120_TO_160_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_120_TO_160_MBPS&#160;&#160;&#160;((uint32_t) 0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 120 Mbps to 160 Mbps. </p>

</div>
</div>
<a id="ga4c3c56da9e3dc1b46e96c2277857b648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c3c56da9e3dc1b46e96c2277857b648">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_160_TO_200_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_160_TO_200_MBPS&#160;&#160;&#160;((uint32_t) 0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 160 Mbps to 200 Mbps. </p>

</div>
</div>
<a id="ga2902cd2685433b469b32d916c2d81e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2902cd2685433b469b32d916c2d81e65">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_200_TO_240_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_200_TO_240_MBPS&#160;&#160;&#160;((uint32_t) 0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 200 Mbps to 240 Mbps. </p>

</div>
</div>
<a id="gad399f6780ee93426364162e60c244991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad399f6780ee93426364162e60c244991">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_240_TO_320_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_240_TO_320_MBPS&#160;&#160;&#160;((uint32_t) 0x05U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 240 Mbps to 320 Mbps. </p>

</div>
</div>
<a id="ga8089d7c7f1d367e1e71b036935841ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8089d7c7f1d367e1e71b036935841ae6">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_320_TO_390_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_320_TO_390_MBPS&#160;&#160;&#160;((uint32_t) 0x06U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 320 Mbps to 390 Mbps. </p>

</div>
</div>
<a id="ga4d2625918d5481220b7395ec5e5face5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d2625918d5481220b7395ec5e5face5">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_390_TO_450_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_390_TO_450_MBPS&#160;&#160;&#160;((uint32_t) 0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 390 Mbps to 450 Mbps. </p>

</div>
</div>
<a id="gab2824431d0e8776fbf8c78a8dce971d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2824431d0e8776fbf8c78a8dce971d5">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_450_TO_510_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_450_TO_510_MBPS&#160;&#160;&#160;((uint32_t) 0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 450 Mbps to 520 Mbps. </p>

</div>
</div>
<a id="ga1815490f329f8e12025ef92ed1fe4fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1815490f329f8e12025ef92ed1fe4fc8">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_510_TO_560_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_510_TO_560_MBPS&#160;&#160;&#160;((uint32_t) 0x09U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 510 Mbps to 560 Mbps. </p>

</div>
</div>
<a id="ga5abb739fb7b3e423a354b7ee1035f374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5abb739fb7b3e423a354b7ee1035f374">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_560_TO_640_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_560_TO_640_MBPS&#160;&#160;&#160;((uint32_t) 0x0AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 560 Mbps to 640 Mbps. </p>

</div>
</div>
<a id="gae0591adea460eb92610393442fde943e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0591adea460eb92610393442fde943e">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_640_TO_690_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_640_TO_690_MBPS&#160;&#160;&#160;((uint32_t) 0x0BU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 640 Mbps to 690 Mbps. </p>

</div>
</div>
<a id="gadcef612845c04c97439ac084e06709d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcef612845c04c97439ac084e06709d3">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_690_TO_770_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_690_TO_770_MBPS&#160;&#160;&#160;((uint32_t) 0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 690 Mbps to 770 Mbps. </p>

</div>
</div>
<a id="gacde64df6424ed9140cb6dc7c367cf240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde64df6424ed9140cb6dc7c367cf240">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_770_TO_870_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_770_TO_870_MBPS&#160;&#160;&#160;((uint32_t) 0x0DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 770 Mbps to 870 Mbps. </p>

</div>
</div>
<a id="gae6557c836acbd6a1a5cda7d729dfe5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6557c836acbd6a1a5cda7d729dfe5a1">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_870_TO_950_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_870_TO_950_MBPS&#160;&#160;&#160;((uint32_t) 0x0EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 870 Mbps to 950 Mbps. </p>

</div>
</div>
<a id="gaa830692b3bd52bafb5e07cd44dd1140e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa830692b3bd52bafb5e07cd44dd1140e">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_950_TO_1000_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_950_TO_1000_MBPS&#160;&#160;&#160;((uint32_t) 0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 950 Mbps to 1000 Mbps. </p>

</div>
</div>
<a id="ga35a6c9c9519621eb2a2dd4afbce6b382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35a6c9c9519621eb2a2dd4afbce6b382">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_1000_TO_1200_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_1000_TO_1200_MBPS&#160;&#160;&#160;((uint32_t) 0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1000 Mbps to 1200 Mbps. </p>

</div>
</div>
<a id="ga0b418f979d64abff68dc2d6f9aeba878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b418f979d64abff68dc2d6f9aeba878">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_1200_TO_1400_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_1200_TO_1400_MBPS&#160;&#160;&#160;((uint32_t) 0x11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1200 Mbps to 1400 Mbps. </p>

</div>
</div>
<a id="ga82a71280bd5b199a9d4bb5706d209fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a71280bd5b199a9d4bb5706d209fcb">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_1400_TO_1600_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_1400_TO_1600_MBPS&#160;&#160;&#160;((uint32_t) 0x12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1400 Mbps to 1600 Mbps. </p>

</div>
</div>
<a id="ga310ebd95225066d49ad75ffec3bf6d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga310ebd95225066d49ad75ffec3bf6d0d">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_1600_TO_1800_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_1600_TO_1800_MBPS&#160;&#160;&#160;((uint32_t) 0x13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1600 Mbps to 1800 Mbps. </p>

</div>
</div>
<a id="ga9e3d122dc590fa04efab08a247d03327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e3d122dc590fa04efab08a247d03327">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_1800_TO_2000_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_1800_TO_2000_MBPS&#160;&#160;&#160;((uint32_t) 0x14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1800 Mbps to 2000 Mbps. </p>

</div>
</div>
<a id="gaf87725a75a2d20a9210434ff43196ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87725a75a2d20a9210434ff43196ed7">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_2000_TO_2200_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_2000_TO_2200_MBPS&#160;&#160;&#160;((uint32_t) 0x15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 2000 Mbps to 2200 Mbps. </p>

</div>
</div>
<a id="ga290e9dcd1d47d1be623016336d03d23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290e9dcd1d47d1be623016336d03d23d">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_2200_TO_2500_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_2200_TO_2500_MBPS&#160;&#160;&#160;((uint32_t) 0x16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 2200 Mbps to 2500 Mbps. </p>

</div>
</div>
<a id="ga094dcbbe45fb914fbe15dde8b1feeebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga094dcbbe45fb914fbe15dde8b1feeebe">&#9670;&nbsp;</a></span>CSITX_LANE_BAND_SPEED_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_LANE_BAND_SPEED_RESERVED&#160;&#160;&#160;((uint32_t) 0x17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: Reserved. </p>

</div>
</div>
<a id="gaf92f09613985319f5fe5c6b7bac66a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf92f09613985319f5fe5c6b7bac66a60">&#9670;&nbsp;</a></span>CSITX_CLK_MODE_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_CLK_MODE_CONTINUOUS&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Clock Mode: Continuous. </p>

</div>
</div>
<a id="ga71a67cbdfae6b9f00ba910ee26a7c323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a67cbdfae6b9f00ba910ee26a7c323">&#9670;&nbsp;</a></span>CSITX_CLK_MODE_NON_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_CLK_MODE_NON_CONTINUOUS&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Clock Mode: Non-continuous. </p>

</div>
</div>
<a id="ga257997077183d70c51a1e7a9683ecad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga257997077183d70c51a1e7a9683ecad4">&#9670;&nbsp;</a></span>CSITX_DPHY_MODE_ULP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_DPHY_MODE_ULP&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Clock Mode: ultra low power. </p>

</div>
</div>
<a id="ga4fdd807d180ef5a477c0021d0da10a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fdd807d180ef5a477c0021d0da10a88">&#9670;&nbsp;</a></span>CSITX_DPHY_MODE_HIGH_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_DPHY_MODE_HIGH_SPEED&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Clock Mode: high speed. </p>

</div>
</div>
<a id="gac5f4939ac094813dbddab717b367be35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f4939ac094813dbddab717b367be35">&#9670;&nbsp;</a></span>CSITX_DPHY_MODE_LOW_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_DPHY_MODE_LOW_POWER&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Clock Mode: low power stop state. </p>

</div>
</div>
<a id="gafd9da7298b3b235cbfabeb186864f006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd9da7298b3b235cbfabeb186864f006">&#9670;&nbsp;</a></span>CSITX_NUM_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_NUM_STREAM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX DRV Numbers: Number of stream per CSI TX module. </p>

</div>
</div>
<a id="gaf5488f0bfad7d88d052b6ad0dc12d9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5488f0bfad7d88d052b6ad0dc12d9d1">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_0_STRM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_0_STRM_0&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: transmit stream0 0 on CSI2TX Module 0. </p>

</div>
</div>
<a id="gac334257633146779ecfb264ceaf0bc53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac334257633146779ecfb264ceaf0bc53">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_0_STRM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_0_STRM_1&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: Color-bar stream on CSI2TX Module 0. </p>

</div>
</div>
<a id="gab45d11271c83a51c4b4080bd50a6ab49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d11271c83a51c4b4080bd50a6ab49">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_0_STRM_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_0_STRM_2&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: CSI2RX loop-back 0 on CSI2TX Module 0. </p>

</div>
</div>
<a id="ga62209f2f319bc8de148727fc27dee538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62209f2f319bc8de148727fc27dee538">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_0_STRM_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_0_STRM_3&#160;&#160;&#160;((uint32_t) 0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: CSI2RX loop-back 1 on CSI2TX Module 0. </p>

</div>
</div>
<a id="ga12119abc613b51693e32b00c2994f136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12119abc613b51693e32b00c2994f136">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_1_STRM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_1_STRM_0&#160;&#160;&#160;((uint32_t) 0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: transmit stream0 0 on CSI2TX Module 1. </p>

</div>
</div>
<a id="gaba1b7dc97ae64c2180edb403621f8ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba1b7dc97ae64c2180edb403621f8ed0">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_1_STRM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_1_STRM_1&#160;&#160;&#160;((uint32_t) 0x5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: Color-bar stream on CSI2TX Module 1. </p>

</div>
</div>
<a id="ga3785026661f01581eba3fa7ccd186f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3785026661f01581eba3fa7ccd186f50">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_1_STRM_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_1_STRM_2&#160;&#160;&#160;((uint32_t) 0x6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: CSI2RX loop-back 0 on CSI2TX Module 1. </p>

</div>
</div>
<a id="gaae5ee2c9e6db75e877442b34aa97bd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae5ee2c9e6db75e877442b34aa97bd74">&#9670;&nbsp;</a></span>CSITX_STREAM_ID_INST_1_STRM_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSITX_STREAM_ID_INST_1_STRM_3&#160;&#160;&#160;((uint32_t) 0x7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSITX Instance ID: CSI2RX loop-back 1 on CSI2TX Module 1. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae21927db041ebb6b856eae26c3c88eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21927db041ebb6b856eae26c3c88eed">&#9670;&nbsp;</a></span>Csitx_initDPhyCfgParams()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Csitx_initDPhyCfgParams </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a> *&#160;</td>
          <td class="paramname"><em>dphyCfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structCsitx__DPhyCfg.html" title="D-PHY configuration structure.">Csitx_DPhyCfg</a> structure init function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dphyCfg</td><td>[IN] Pointer to <a class="el" href="structCsitx__DPhyCfg.html" title="D-PHY configuration structure.">Csitx_DPhyCfg</a> structure.</td></tr>
  </table>
  </dd>
</dl>
<p>Note: If given 'dphyCfg.laneBandSpeed' does no match with pre-defined configurations, this API will default the DPHY parameters for 800 Mbps. Application should change the DPHY parameters (if needed) prior to calling 'Fvid2_create()'. Pre-defined configurations are supported for following lane-speeds:</p><ol type="1">
<li>CSITX_LANE_BAND_SPEED_770_TO_870_MBPS</li>
<li>CSITX_LANE_BAND_SPEED_1000_TO_1200_MBPS</li>
<li>CSITX_LANE_BAND_SPEED_1400_TO_1600_MBPS</li>
<li>CSITX_LANE_BAND_SPEED_2200_TO_2500_MBPS </li>
</ol>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
