

================================================================
== Vitis HLS Report for 'rendering'
================================================================
* Date:           Sun Jun 23 07:16:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.895 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_rendering_Pipeline_RAST2_fu_178                                      |rendering_Pipeline_RAST2                                      |       44|        ?|  0.259 us|         ?|      44|       ?|       no|
        |grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204        |rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL        |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
        |grp_rendering_Pipeline_ZCULLING_fu_210                                   |rendering_Pipeline_ZCULLING                                   |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        |grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226  |rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL  |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
        |grp_rendering_Pipeline_COLORING_FB_fu_232                                |rendering_Pipeline_COLORING_FB                                |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRIANGLES  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    746|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    5611|   4497|    -|
|Memory           |       39|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    502|    -|
|Register         |        -|    -|     609|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       39|   12|    6220|   5745|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    5|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |mul_8ns_10ns_17_3_1_U52                                                  |mul_8ns_10ns_17_3_1                                           |        0|   1|     0|     0|    0|
    |mul_8ns_10ns_17_3_1_U53                                                  |mul_8ns_10ns_17_3_1                                           |        0|   1|     0|     0|    0|
    |mul_8ns_10ns_17_3_1_U54                                                  |mul_8ns_10ns_17_3_1                                           |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U55                                                     |mul_9s_9s_18_3_1                                              |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U56                                                     |mul_9s_9s_18_3_1                                              |        0|   1|     0|     0|    0|
    |mul_9s_9s_18_3_1_U57                                                     |mul_9s_9s_18_3_1                                              |        0|   1|     0|     0|    0|
    |grp_rendering_Pipeline_COLORING_FB_fu_232                                |rendering_Pipeline_COLORING_FB                                |        0|   0|    89|   120|    0|
    |grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226  |rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL  |        0|   0|   102|   201|    0|
    |grp_rendering_Pipeline_RAST2_fu_178                                      |rendering_Pipeline_RAST2                                      |        0|   6|  5066|  3740|    0|
    |grp_rendering_Pipeline_ZCULLING_fu_210                                   |rendering_Pipeline_ZCULLING                                   |        0|   0|   252|   235|    0|
    |grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204        |rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL        |        0|   0|   102|   201|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                              |        0|  12|  5611|  4497|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fragment_color_U  |fragment_color_RAM_AUTO_1R1W  |        1|  0|   0|    0|    500|    6|     1|         3000|
    |pixels_color_U    |fragment_color_RAM_AUTO_1R1W  |        1|  0|   0|    0|    500|    6|     1|         3000|
    |fragment_x_U      |fragment_x_RAM_AUTO_1R1W      |        1|  0|   0|    0|    500|    8|     1|         4000|
    |fragment_y_U      |fragment_x_RAM_AUTO_1R1W      |        1|  0|   0|    0|    500|    8|     1|         4000|
    |fragment_z_U      |fragment_x_RAM_AUTO_1R1W      |        1|  0|   0|    0|    500|    8|     1|         4000|
    |pixels_x_U        |fragment_x_RAM_AUTO_1R1W      |        1|  0|   0|    0|    500|    8|     1|         4000|
    |pixels_y_U        |fragment_x_RAM_AUTO_1R1W      |        1|  0|   0|    0|    500|    8|     1|         4000|
    |z_buffer_U        |z_buffer_RAM_AUTO_1R1W        |       32|  0|   0|    0|  65536|    8|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                              |       39|  0|   0|    0|  69036|   60|     8|       550288|
    +------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_493_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln264_fu_734_p2               |         +|   0|  0|  38|          31|           1|
    |triangle_2ds_z_fu_502_p2          |         +|   0|  0|  15|           8|           8|
    |cw_fu_507_p2                      |         -|   0|  0|  25|          18|          18|
    |sub22_i_i_fu_404_p2               |         -|   0|  0|  14|           9|           9|
    |sub31_i_i_fu_410_p2               |         -|   0|  0|  14|           9|           9|
    |sub42_i_i_fu_416_p2               |         -|   0|  0|  14|           9|           9|
    |sub52_i_i_fu_422_p2               |         -|   0|  0|  14|           9|           9|
    |sub_ln154_fu_677_p2               |         -|   0|  0|  14|           9|           9|
    |sub_ln157_fu_695_p2               |         -|   0|  0|  14|           9|           9|
    |sub_ln22_1_fu_378_p2              |         -|   0|  0|  14|           9|           9|
    |sub_ln22_fu_364_p2                |         -|   0|  0|  14|           9|           9|
    |sub_ln23_1_fu_398_p2              |         -|   0|  0|  14|           9|           9|
    |sub_ln23_fu_388_p2                |         -|   0|  0|  14|           9|           9|
    |and_ln174_fu_786_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln144_fu_511_p2              |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln174_fu_780_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln197_fu_794_p2              |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln264_fu_729_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln62_1_fu_585_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln62_fu_545_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln64_1_fu_600_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln64_fu_560_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln71_1_fu_590_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln71_fu_550_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln81_1_fu_605_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln81_fu_565_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln83_1_fu_620_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln83_fu_580_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln90_1_fu_610_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln90_fu_570_p2               |      icmp|   0|  0|  15|           8|           8|
    |max_index_0_fu_764_p3             |    select|   0|  0|  32|           1|          32|
    |max_min_0_fu_774_p3               |    select|   0|  0|   8|           1|           8|
    |max_min_2_fu_752_p3               |    select|   0|  0|   8|           1|           8|
    |max_min_4_fu_758_p3               |    select|   0|  0|   8|           1|           8|
    |select_ln146_1_fu_535_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln146_2_fu_529_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln146_3_fu_540_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln146_fu_523_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln62_1_fu_652_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln62_fu_630_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln64_1_fu_647_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln64_fu_625_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln71_1_fu_594_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln71_fu_554_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln81_1_fu_663_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln81_fu_641_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln83_1_fu_658_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln83_fu_636_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln90_1_fu_614_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln90_fu_574_p3             |    select|   0|  0|   8|           1|           8|
    |xor_ln144_fu_717_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 746|         388|         462|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  113|         23|    1|         23|
    |counter_fu_98            |    9|          2|   31|         62|
    |fragment_color_address0  |   14|          3|    9|         27|
    |fragment_color_ce0       |   14|          3|    1|          3|
    |fragment_color_we0       |    9|          2|    1|          2|
    |fragment_x_address0      |   14|          3|    9|         27|
    |fragment_x_ce0           |   14|          3|    1|          3|
    |fragment_x_we0           |    9|          2|    1|          2|
    |fragment_y_address0      |   14|          3|    9|         27|
    |fragment_y_ce0           |   14|          3|    1|          3|
    |fragment_y_we0           |    9|          2|    1|          2|
    |fragment_z_address0      |   14|          3|    9|         27|
    |fragment_z_ce0           |   14|          3|    1|          3|
    |fragment_z_we0           |    9|          2|    1|          2|
    |output_r_address0        |   14|          3|   16|         48|
    |output_r_ce0             |   14|          3|    1|          3|
    |output_r_d0              |   14|          3|    8|         24|
    |output_r_we0             |   14|          3|    1|          3|
    |pixels_color_address0    |   14|          3|    9|         27|
    |pixels_color_ce0         |   14|          3|    1|          3|
    |pixels_color_we0         |    9|          2|    1|          2|
    |pixels_x_address0        |   14|          3|    9|         27|
    |pixels_x_ce0             |   14|          3|    1|          3|
    |pixels_x_we0             |    9|          2|    1|          2|
    |pixels_y_address0        |   14|          3|    9|         27|
    |pixels_y_ce0             |   14|          3|    1|          3|
    |pixels_y_we0             |    9|          2|    1|          2|
    |size_fragment_reg_166    |    9|          2|   32|         64|
    |z_buffer_address0        |   14|          3|   16|         48|
    |z_buffer_ce0             |   14|          3|    1|          3|
    |z_buffer_d0              |   14|          3|    8|         24|
    |z_buffer_we0             |   14|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  502|        107|  193|        529|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_reg_1011                                                                    |   8|   0|    8|          0|
    |add_ln264_reg_1196                                                                    |  31|   0|   31|          0|
    |and_ln174_reg_1234                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |  22|   0|   22|          0|
    |counter_fu_98                                                                         |  31|   0|   31|          0|
    |grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg  |   1|   0|    1|          0|
    |grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg                                |   1|   0|    1|          0|
    |grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg        |   1|   0|    1|          0|
    |grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg                                   |   1|   0|    1|          0|
    |icmp_ln144_reg_1033                                                                   |   1|   0|    1|          0|
    |icmp_ln174_reg_1229                                                                   |   1|   0|    1|          0|
    |icmp_ln197_reg_1238                                                                   |   1|   0|    1|          0|
    |icmp_ln62_1_reg_1110                                                                  |   1|   0|    1|          0|
    |icmp_ln62_reg_1080                                                                    |   1|   0|    1|          0|
    |icmp_ln64_1_reg_1120                                                                  |   1|   0|    1|          0|
    |icmp_ln64_reg_1090                                                                    |   1|   0|    1|          0|
    |icmp_ln81_1_reg_1125                                                                  |   1|   0|    1|          0|
    |icmp_ln81_reg_1095                                                                    |   1|   0|    1|          0|
    |icmp_ln83_1_reg_1135                                                                  |   1|   0|    1|          0|
    |icmp_ln83_reg_1105                                                                    |   1|   0|    1|          0|
    |max_index_0_021_fu_114                                                                |  32|   0|   32|          0|
    |max_index_0_reg_1213                                                                  |  32|   0|   32|          0|
    |max_min_0_016_fu_102                                                                  |   8|   0|    8|          0|
    |max_min_0_reg_1223                                                                    |   8|   0|    8|          0|
    |max_min_2_018_fu_106                                                                  |   8|   0|    8|          0|
    |max_min_2_reg_1201                                                                    |   8|   0|    8|          0|
    |max_min_4_020_fu_110                                                                  |   8|   0|    8|          0|
    |max_min_4_reg_1207                                                                    |   8|   0|    8|          0|
    |mul_ln22_reg_1016                                                                     |  18|   0|   18|          0|
    |mul_ln23_reg_1022                                                                     |  18|   0|   18|          0|
    |select_ln146_1_reg_1068                                                               |   8|   0|    8|          0|
    |select_ln146_2_reg_1058                                                               |   8|   0|    8|          0|
    |select_ln146_3_reg_1074                                                               |   8|   0|    8|          0|
    |select_ln146_reg_1048                                                                 |   8|   0|    8|          0|
    |select_ln62_1_reg_1145                                                                |   8|   0|    8|          0|
    |select_ln62_reg_1140                                                                  |   8|   0|    8|          0|
    |select_ln71_1_reg_1115                                                                |   8|   0|    8|          0|
    |select_ln71_reg_1085                                                                  |   8|   0|    8|          0|
    |select_ln90_1_reg_1130                                                                |   8|   0|    8|          0|
    |select_ln90_reg_1100                                                                  |   8|   0|    8|          0|
    |sext_ln264_reg_1180                                                                   |  32|   0|   32|          0|
    |size_fragment_reg_166                                                                 |  32|   0|   32|          0|
    |sub22_i_i_reg_956                                                                     |   9|   0|    9|          0|
    |sub31_i_i_reg_961                                                                     |   9|   0|    9|          0|
    |sub42_i_i_reg_966                                                                     |   9|   0|    9|          0|
    |sub52_i_i_reg_971                                                                     |   9|   0|    9|          0|
    |sub_ln154_reg_1150                                                                    |   9|   0|    9|          0|
    |sub_ln157_reg_1160                                                                    |   9|   0|    9|          0|
    |sub_ln22_1_reg_939                                                                    |   9|   0|    9|          0|
    |sub_ln22_reg_934                                                                      |   9|   0|    9|          0|
    |sub_ln23_1_reg_950                                                                    |   9|   0|    9|          0|
    |sub_ln23_reg_945                                                                      |   9|   0|    9|          0|
    |tmp_1_reg_1001                                                                        |   7|   0|    7|          0|
    |tmp_2_reg_1006                                                                        |   7|   0|    7|          0|
    |tmp_3_reg_1042                                                                        |   1|   0|    1|          0|
    |tmp_reg_996                                                                           |   7|   0|    7|          0|
    |triangle_2d_x0_reg_865                                                                |   8|   0|    8|          0|
    |triangle_2d_x1_reg_879                                                                |   8|   0|    8|          0|
    |triangle_2d_x2_reg_893                                                                |   8|   0|    8|          0|
    |triangle_2d_y0_reg_872                                                                |   8|   0|    8|          0|
    |triangle_2d_y1_reg_886                                                                |   8|   0|    8|          0|
    |triangle_2d_y2_reg_906                                                                |   8|   0|    8|          0|
    |triangle_2ds_z_reg_1028                                                               |   8|   0|    8|          0|
    |trunc_ln144_reg_1218                                                                  |  31|   0|   31|          0|
    |trunc_ln154_reg_1155                                                                  |   8|   0|    8|          0|
    |xor_ln144_reg_1185                                                                    |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 609|   0|  609|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|     rendering|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     rendering|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     rendering|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     rendering|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     rendering|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     rendering|  return value|
|triangle_3ds       |   in|   72|     ap_none|  triangle_3ds|       pointer|
|output_r_address0  |  out|   16|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|      output_r|         array|
|num_3d_tri         |   in|   32|     ap_none|    num_3d_tri|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

