#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 26 11:49:18 2024
# Process ID: 19605
# Current directory: /home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build
# Command line: vivado -mode batch -source /home/stefano/Desktop/Work/Projects/FSSD/tcl/build/ips/pre_config.tcl -source /home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/config.tcl -source /home/stefano/Desktop/Work/Projects/FSSD/tcl/build/ips/post_config.tcl
# Log file: /home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/vivado.log
# Journal file: /home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/vivado.jou
# Running On: stefano-Victus-by-HP-Laptop-16-e0xxx, OS: Linux, CPU Frequency: 4442.660 MHz, CPU Physical cores: 16, Host memory: 32954 MB
#-----------------------------------------------------------
source /home/stefano/Desktop/Work/Projects/FSSD/tcl/build/ips/pre_config.tcl
# create_project $::env(IP_PRJ_NAME) . -force -part  $::env(XILINX_PART_NUMBER)
# set_property board_part $::env(XILINX_BOARD_PART) [current_project]
source /home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/config.tcl
# set top_module _$::env(IP_NAME)
# set rtl_top_dir $::env(RTL_SRC)/ssd_controller/burst_controller
# set rtl_svh_dir $::env(RTL_HEADERS)
# set rtl_pkg_dir $::env(RTL_PKG)
# set axi_macro_header ${rtl_svh_dir}/fssd_axi.svh
# set top_module_src ${rtl_top_dir}/${top_module}.sv
# set src_file_list {}
# lappend src_file_list ${axi_macro_header}
# lappend src_file_list ${top_module_src}
# source $::env(TCL_BUILD_IPS_DIR)/package_ip.tcl
## set_param project.defaultIPCacheSetting none
## import_files -norecurse -fileset [current_fileset] $src_file_list
## update_compile_order -fileset sources_1
## set_property top ${top_module} [current_fileset]
## set_msg_config -id {[IP_Flow 19-3833]} -suppress
## ipx::package_project -root_dir $::env(IP_DIR)/build/$::env(IP_PRJ_NAME).srcs/sources_1/imports -vendor user.org -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_DATA_WIDTH' by 32 for port or parameter 'axi_data_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_ADDR_WIDTH' by 32 for port or parameter 'axi_addr_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_STRB_WIDTH' by 4 for port or parameter 'axi_strb_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_ID_WIDTH' by 2 for port or parameter 'axi_id_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_LEN_WIDTH' by 8 for port or parameter 'axi_len_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_SIZE_WIDTH' by 3 for port or parameter 'axi_size_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_BURST_WIDTH' by 2 for port or parameter 'axi_burst_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_LOCK_WIDTH' by 1 for port or parameter 'axi_lock_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_CACHE_WIDTH' by 4 for port or parameter 'axi_cache_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_PROT_WIDTH' by 3 for port or parameter 'axi_prot_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_QOS_WIDTH' by 4 for port or parameter 'axi_qos_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_VALID_WIDTH' by 1 for port or parameter 'axi_valid_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_READY_WIDTH' by 1 for port or parameter 'axi_ready_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_LAST_WIDTH' by 1 for port or parameter 'axi_last_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_RESP_WIDTH' by 2 for port or parameter 'axi_resp_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_REGION_WIDTH' by 4 for port or parameter 'axi_region_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_USER_WIDTH' by 4 for port or parameter 'axi_user_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_DATA_WIDTH' by 32 for port or parameter 'axi_data_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_ADDR_WIDTH' by 32 for port or parameter 'axi_addr_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_STRB_WIDTH' by 4 for port or parameter 'axi_strb_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_ID_WIDTH' by 2 for port or parameter 'axi_id_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_LEN_WIDTH' by 8 for port or parameter 'axi_len_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_SIZE_WIDTH' by 3 for port or parameter 'axi_size_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_BURST_WIDTH' by 2 for port or parameter 'axi_burst_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_LOCK_WIDTH' by 1 for port or parameter 'axi_lock_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_CACHE_WIDTH' by 4 for port or parameter 'axi_cache_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_PROT_WIDTH' by 3 for port or parameter 'axi_prot_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_QOS_WIDTH' by 4 for port or parameter 'axi_qos_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_VALID_WIDTH' by 1 for port or parameter 'axi_valid_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_READY_WIDTH' by 1 for port or parameter 'axi_ready_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_LAST_WIDTH' by 1 for port or parameter 'axi_last_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_RESP_WIDTH' by 2 for port or parameter 'axi_resp_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_REGION_WIDTH' by 4 for port or parameter 'axi_region_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_USER_WIDTH' by 4 for port or parameter 'axi_user_t'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "rtl/svh/fssd_axi.svh" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) / 8)" into user parameter "STRB_WIDTH".
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## set_property name $::env(IP_PRJ_NAME) [ipx::current_core]
## set_property core_revision 2 [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/_burst_controller_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
## ipx::save_core [ipx::current_core]
## set_property  ip_repo_paths  $::env(IP_DIR)/build/$::env(IP_PRJ_NAME).srcs/sources_1/imports [current_project]
## update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.srcs/sources_1/imports'.
## create_ip -vlnv user.org:user:$::env(IP_PRJ_NAME):1.0 -module_name $::env(IP_NAME)
source /home/stefano/Desktop/Work/Projects/FSSD/tcl/build/ips/post_config.tcl
# generate_target {instantiation_template} [get_files $::env(IP_NAME).xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'burst_controller'...
# generate_target all [get_files $::env(IP_NAME).xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'burst_controller'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'burst_controller'...
# create_ip_run [get_files -of_objects [get_fileset sources_1] $::env(IP_NAME).xci]
# launch_run -jobs 8 $::env(IP_NAME)_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: burst_controller
[Tue Nov 26 11:49:27 2024] Launched burst_controller_synth_1...
Run output will be captured here: /home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.runs/burst_controller_synth_1/runme.log
# wait_on_run $::env(IP_NAME)_synth_1
[Tue Nov 26 11:49:27 2024] Waiting for burst_controller_synth_1 to finish...

*** Running vivado
    with args -log burst_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source burst_controller.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source burst_controller.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: burst_controller
Command: synth_design -top burst_controller -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19700
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2153.027 ; gain = 349.801 ; free physical = 16382 ; free virtual = 25026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1575.714; parent = 1371.151; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3127.934; parent = 2153.031; children = 974.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'burst_controller' [/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.gen/sources_1/ip/burst_controller/synth/burst_controller.sv:53]
INFO: [Synth 8-6157] synthesizing module '_burst_controller' [/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.gen/sources_1/ip/burst_controller/rtl/src/ssd_controller/burst_controller/_burst_controller.sv:30]
INFO: [Synth 8-6155] done synthesizing module '_burst_controller' (0#1) [/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.gen/sources_1/ip/burst_controller/rtl/src/ssd_controller/burst_controller/_burst_controller.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'burst_controller' (0#1) [/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.gen/sources_1/ip/burst_controller/synth/burst_controller.sv:53]
WARNING: [Synth 8-7129] Port s_axi_awuser[3] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[2] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[3] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[2] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module _burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module _burst_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2220.996 ; gain = 417.770 ; free physical = 16334 ; free virtual = 24979
Synthesis current peak Physical Memory [PSS] (MB): peak = 1575.714; parent = 1371.151; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3195.902; parent = 2221.000; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2235.840 ; gain = 432.613 ; free physical = 16334 ; free virtual = 24979
Synthesis current peak Physical Memory [PSS] (MB): peak = 1575.714; parent = 1371.151; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.746; parent = 2235.844; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2252.750 ; gain = 449.523 ; free physical = 16334 ; free virtual = 24978
Synthesis current peak Physical Memory [PSS] (MB): peak = 1575.714; parent = 1371.151; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3227.656; parent = 2252.754; children = 974.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module '_burst_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    halt |                        000000001 |                             0000
                rrequest |                        000000010 |                             0001
                   rwait |                        000000100 |                             0011
                   rsend |                        000001000 |                             0101
                   rresp |                        000010000 |                             0111
                wrequest |                        000100000 |                             0010
                   wwait |                        001000000 |                             0100
                   wsend |                        010000000 |                             0110
                   wresp |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module '_burst_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.758 ; gain = 457.531 ; free physical = 16306 ; free virtual = 24951
Synthesis current peak Physical Memory [PSS] (MB): peak = 1575.714; parent = 1371.151; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3235.664; parent = 2260.762; children = 974.902
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 3     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design burst_controller has port m_axi_awuser[3] driven by constant 0
INFO: [Synth 8-3917] design burst_controller has port m_axi_awuser[2] driven by constant 0
INFO: [Synth 8-3917] design burst_controller has port m_axi_awuser[1] driven by constant 0
INFO: [Synth 8-3917] design burst_controller has port m_axi_aruser[3] driven by constant 0
INFO: [Synth 8-3917] design burst_controller has port m_axi_aruser[2] driven by constant 0
INFO: [Synth 8-3917] design burst_controller has port m_axi_aruser[1] driven by constant 0
WARNING: [Synth 8-7129] Port s_axi_awuser[3] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[2] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[3] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[2] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module burst_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module burst_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15284 ; free virtual = 23936
Synthesis current peak Physical Memory [PSS] (MB): peak = 2633.389; parent = 2428.857; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15284 ; free virtual = 23936
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.967; parent = 2431.436; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15287 ; free virtual = 23938
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.482; parent = 2431.951; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15330 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.873; parent = 2432.342; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15330 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.889; parent = 2432.357; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.002; parent = 2432.471; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.064; parent = 2432.533; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.064; parent = 2432.533; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.096; parent = 2432.564; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    70|
|3     |LUT3 |     1|
|4     |LUT4 |    33|
|5     |LUT6 |     2|
|6     |FDRE |    41|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   149|
|2     |  inst   |_burst_controller |   149|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.127; parent = 2432.596; children = 204.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4193.602; parent = 3218.699; children = 974.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.695 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.703 ; gain = 1415.469 ; free physical = 15331 ; free virtual = 23985
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3236.602 ; gain = 0.000 ; free physical = 15403 ; free virtual = 24057
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.312 ; gain = 0.000 ; free physical = 15387 ; free virtual = 24037
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9149a463
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3392.312 ; gain = 1589.086 ; free physical = 15442 ; free virtual = 24092
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.runs/burst_controller_synth_1/burst_controller.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP burst_controller, cache-ID = dd8fafe151fd3d09
INFO: [Common 17-1381] The checkpoint '/home/stefano/Desktop/Work/Projects/FSSD/ips/custom/burst_controller/build/burst_controller_prj.runs/burst_controller_synth_1/burst_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file burst_controller_utilization_synth.rpt -pb burst_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 11:49:54 2024...
[Tue Nov 26 11:50:05 2024] burst_controller_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1861.168 ; gain = 0.000 ; free physical = 17939 ; free virtual = 26587
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 11:50:05 2024...
