# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## High-performance RISC-V hardware with RVV 1.0 for work: any recommendations?
 - [https://www.reddit.com/r/RISCV/comments/1girx1e/highperformance_riscv_hardware_with_rvv_10_for](https://www.reddit.com/r/RISCV/comments/1girx1e/highperformance_riscv_hardware_with_rvv_10_for)
 - RSS feed: $source
 - date published: 2024-11-03T17:17:09+00:00

<!-- SC_OFF --><div class="md"><p>Hello, as in the title: what high-performance RISC-V hardware with RVV 1.0 could you recommend? Apart from RPi-like boards, I&#39;ve only come across the DeepComputing DC-ROMA II laptop (which we already have) and MilkV Jupiter.</p> <p>Long story short: my employer has some money to spend on a fancy RISC-V board meant to be accessible 24/7 <strong>for developers</strong> (i.e. we&#39;re aware that &quot;high-performance RISC-V&quot; is nowhere close to &quot;high-performance x86-64&quot; yet) via SSH, with Linux + RVV 1.0 support as the requirement.</p> <p>If necessary, we can also wait until some better options are available.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/super_max2"> /u/super_max2 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1girx1e/highperformance_riscv_hardware_with_rvv_10_for/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1girx1e/highp

## GitHub - mathis-s/SoomRV: A simple superscalar out-of-order RISC-V microprocessor
 - [https://www.reddit.com/r/RISCV/comments/1giq192/github_mathisssoomrv_a_simple_superscalar](https://www.reddit.com/r/RISCV/comments/1giq192/github_mathisssoomrv_a_simple_superscalar)
 - RSS feed: $source
 - date published: 2024-11-03T15:56:18+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1giq192/github_mathisssoomrv_a_simple_superscalar/"> <img src="https://external-preview.redd.it/pbAXM1MHxQEMeKfL3Xs2u6YL_ubsYqte96uGJOeI2Ow.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=203eb1b7768ca4a289c75fc02db2cfb723e896ca" alt="GitHub - mathis-s/SoomRV: A simple superscalar out-of-order RISC-V microprocessor" title="GitHub - mathis-s/SoomRV: A simple superscalar out-of-order RISC-V microprocessor" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/simitro"> /u/simitro </a> <br/> <span><a href="https://github.com/mathis-s/SoomRV">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1giq192/github_mathisssoomrv_a_simple_superscalar/">[comments]</a></span> </td></tr></table>

## FFmpeg: More RISC-V assembly (RVV)
 - [https://www.reddit.com/r/RISCV/comments/1gimqoc/ffmpeg_more_riscv_assembly_rvv](https://www.reddit.com/r/RISCV/comments/1gimqoc/ffmpeg_more_riscv_assembly_rvv)
 - RSS feed: $source
 - date published: 2024-11-03T13:23:25+00:00

<!-- SC_OFF --><div class="md"><p><a href="https://x.com/FFmpeg/status/1852903434099601420">https://x.com/FFmpeg/status/1852903434099601420</a></p> <p>It is good to see optimizations for RISC-V code added</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/m_z_s"> /u/m_z_s </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1gimqoc/ffmpeg_more_riscv_assembly_rvv/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1gimqoc/ffmpeg_more_riscv_assembly_rvv/">[comments]</a></span>

## Spike Pk not giving any output
 - [https://www.reddit.com/r/RISCV/comments/1gim04x/spike_pk_not_giving_any_output](https://www.reddit.com/r/RISCV/comments/1gim04x/spike_pk_not_giving_any_output)
 - RSS feed: $source
 - date published: 2024-11-03T12:44:01+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1gim04x/spike_pk_not_giving_any_output/"> <img src="https://b.thumbs.redditmedia.com/gphP8wJT9zW5m1gTUi8PTEYJk7FLH7KjtV8gL_45vTA.jpg" alt="Spike Pk not giving any output" title="Spike Pk not giving any output" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p><a href="https://preview.redd.it/v7hzc1armoyd1.png?width=952&amp;format=png&amp;auto=webp&amp;s=5d80664d9b46d3f92ec634bc7067f10757501ed0">https://preview.redd.it/v7hzc1armoyd1.png?width=952&amp;format=png&amp;auto=webp&amp;s=5d80664d9b46d3f92ec634bc7067f10757501ed0</a></p> <p>I built riscv gnu toolchain with flags --with-arch=rv_64gcv_zifencei, then built spike and pk. now when i do spike pk on the terminal, it just gets stuck. no output. need help T.T</p> <p>Edit 1: It is running some assembly code. Apparently, it is stuck in a loop. I verified that by running spike -d pk. But it should do that r8?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="http

## Spike issue
 - [https://www.reddit.com/r/RISCV/comments/1gil4jx/spike_issue](https://www.reddit.com/r/RISCV/comments/1gil4jx/spike_issue)
 - RSS feed: $source
 - date published: 2024-11-03T11:52:07+00:00

<!-- SC_OFF --><div class="md"><p>Hello, I m trying to run FreeRtos (<a href="https://www.freertos.org/Documentation/01-FreeRTOS-quick-start/01-Beginners-guide/02-Quick-start-guide">https://www.freertos.org/Documentation/01-FreeRTOS-quick-start/01-Beginners-guide/02-Quick-start-guide</a>) on spike.<br/> To be precise I try to run this one : RISC-V-spike-htif_GCC<br/> Basically what I want to do is that I have my RTL and I want to run the OS on both spike and my RTL and detect any issue.<br/> The first issue my checker notice is a fail on a load at address : 0x80013390<br/> So I&#39;m checking the content of the elf file to see if my test bench miss some data extraction, and when I check the elf file there is no data at the address 0x80013390. Basically the closest address I have is this :</p> <pre><code>80013378 8000e7bc 8000e784 8000e784 8000e784 ................ 80013388 8000e7c4 .... Contents of section .data: 80080000 00000000 80092530 80092598 80092600 ...&amp;...%..0%.... </cod

## What is the startup routine when running a C program?
 - [https://www.reddit.com/r/RISCV/comments/1gibgnh/what_is_the_startup_routine_when_running_a_c](https://www.reddit.com/r/RISCV/comments/1gibgnh/what_is_the_startup_routine_when_running_a_c)
 - RSS feed: $source
 - date published: 2024-11-03T01:07:15+00:00

<!-- SC_OFF --><div class="md"><p>I&#39;m building a RISCV emulator, I&#39;m just wondering where I can find the equivalent of the `crt0.S` for RISCV?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/oetam5002"> /u/oetam5002 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1gibgnh/what_is_the_startup_routine_when_running_a_c/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1gibgnh/what_is_the_startup_routine_when_running_a_c/">[comments]</a></span>

