
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 9.18

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: in[0] (input port clocked by core_clock)
Endpoint: out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.05    0.00    0.00    0.20 ^ in[0] (in)
                                         in[0] (net)
                  0.00    0.00    0.20 ^ _18_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.00    0.05    0.04    0.24 v _18_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         out[0] (net)
                  0.05    0.00    0.24 v out[0] (out)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: in[7] (input port clocked by core_clock)
Endpoint: out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.04    0.00    0.00    0.20 ^ in[7] (in)
                                         in[7] (net)
                  0.00    0.00    0.20 ^ _20_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.04    0.10    0.07    0.27 v _20_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _07_ (net)
                  0.10    0.00    0.27 v _21_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.08    0.25    0.52 v _21_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _08_ (net)
                  0.08    0.00    0.52 v _22_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.18    0.10    0.62 ^ _22_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         out[1] (net)
                  0.18    0.00    0.62 ^ out[1] (out)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: in[7] (input port clocked by core_clock)
Endpoint: out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.04    0.00    0.00    0.20 ^ in[7] (in)
                                         in[7] (net)
                  0.00    0.00    0.20 ^ _20_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.04    0.10    0.07    0.27 v _20_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _07_ (net)
                  0.10    0.00    0.27 v _21_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.08    0.25    0.52 v _21_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _08_ (net)
                  0.08    0.00    0.52 v _22_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.18    0.10    0.62 ^ _22_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         out[1] (net)
                  0.18    0.00    0.62 ^ out[1] (out)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          6.87e-05   3.05e-05   3.41e-09   9.92e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.87e-05   3.05e-05   3.41e-09   9.92e-05 100.0%
                          69.2%      30.8%       0.0%
