Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:27:05 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 4.270ns (63.113%)  route 2.496ns (36.887%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[15]
                         net (fo=14, routed)          0.682     6.116    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_90
    SLICE_X12Y168        LUT5 (Prop_lut5_I2_O)        0.047     6.163 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_11/O
                         net (fo=4, routed)           0.543     6.706    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_11_n_0
    SLICE_X11Y168        LUT6 (Prop_lut6_I1_O)        0.134     6.840 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_6/O
                         net (fo=1, routed)           0.463     7.303    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[2]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 4.175ns (63.114%)  route 2.440ns (36.886%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[13])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, routed)           0.664     6.098    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
    SLICE_X11Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.141 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12/O
                         net (fo=4, routed)           0.489     6.630    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12_n_0
    SLICE_X12Y168        LUT5 (Prop_lut5_I4_O)        0.043     6.673 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_3/O
                         net (fo=1, routed)           0.479     7.152    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[5]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 4.274ns (64.890%)  route 2.312ns (35.110%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[13])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, routed)           0.664     6.098    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
    SLICE_X11Y168        LUT4 (Prop_lut4_I3_O)        0.049     6.147 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_10/O
                         net (fo=2, routed)           0.364     6.511    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_10_n_0
    SLICE_X10Y168        LUT5 (Prop_lut5_I2_O)        0.136     6.647 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_2/O
                         net (fo=1, routed)           0.476     7.123    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[6]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 4.175ns (63.673%)  route 2.382ns (36.327%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[13])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, routed)           0.664     6.098    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
    SLICE_X11Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.141 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12/O
                         net (fo=4, routed)           0.422     6.563    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12_n_0
    SLICE_X12Y167        LUT6 (Prop_lut6_I0_O)        0.043     6.606 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_8/O
                         net (fo=1, routed)           0.488     7.094    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[0]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 4.175ns (64.025%)  route 2.346ns (35.975%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[13])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, routed)           0.664     6.098    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
    SLICE_X11Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.141 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12/O
                         net (fo=4, routed)           0.480     6.621    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12_n_0
    SLICE_X12Y168        LUT6 (Prop_lut6_I1_O)        0.043     6.664 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_7/O
                         net (fo=1, routed)           0.394     7.058    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[1]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 4.175ns (64.564%)  route 2.291ns (35.436%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[13])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, routed)           0.664     6.098    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
    SLICE_X11Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.141 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12/O
                         net (fo=4, routed)           0.394     6.535    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12_n_0
    SLICE_X12Y168        LUT6 (Prop_lut6_I3_O)        0.043     6.578 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_4/O
                         net (fo=1, routed)           0.425     7.003    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[4]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 4.175ns (65.490%)  route 2.200ns (34.510%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[12]
                         net (fo=2, routed)           0.622     6.057    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_93
    SLICE_X12Y167        LUT5 (Prop_lut5_I0_O)        0.043     6.100 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_14/O
                         net (fo=3, routed)           0.392     6.492    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_14_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I2_O)        0.043     6.535 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_5/O
                         net (fo=1, routed)           0.377     6.912    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[3]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 4.175ns (65.550%)  route 2.194ns (34.450%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[14])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[14]
                         net (fo=4, routed)           0.466     5.901    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_91
    SLICE_X11Y168        LUT6 (Prop_lut6_I0_O)        0.043     5.944 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, routed)           0.252     6.196    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
    SLICE_X10Y168        LUT3 (Prop_lut3_I2_O)        0.043     6.239 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_1/O
                         net (fo=18, routed)          0.667     6.906    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[7]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[8])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 4.175ns (65.632%)  route 2.186ns (34.367%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[14])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[14]
                         net (fo=4, routed)           0.466     5.901    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_91
    SLICE_X11Y168        LUT6 (Prop_lut6_I0_O)        0.043     5.944 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, routed)           0.252     6.196    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
    SLICE_X10Y168        LUT3 (Prop_lut3_I2_O)        0.043     6.239 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_1/O
                         net (fo=18, routed)          0.659     6.898    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[7]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[23])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[24]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 4.175ns (66.258%)  route 2.126ns (33.742%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y66          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, routed)           0.352     1.237    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
    SLICE_X13Y167        LUT1 (Prop_lut1_I0_O)        0.043     1.280 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, routed)          0.456     1.737    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_A[19]_P[14])
                                                      3.698     5.435 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[14]
                         net (fo=4, routed)           0.466     5.901    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_91
    SLICE_X11Y168        LUT6 (Prop_lut6_I0_O)        0.043     5.944 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, routed)           0.252     6.196    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
    SLICE_X10Y168        LUT3 (Prop_lut3_I2_O)        0.043     6.239 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_1/O
                         net (fo=18, routed)          0.599     6.838    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[7]
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y68          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_D[24])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  2.478    




