$date
	Tue Jul  4 01:20:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_behavioral_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$var reg 1 & instrumented_clk $end
$var integer 32 ' f [31:0] $end
$var integer 32 ( i [31:0] $end
$scope module m $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 (
b10000000000000000000000000000011 '
0&
0%
0$
0#
0"
0!
$end
#1
1!
1#
1&
#2
0&
#3
1"
1&
1$
#4
0&
#5
1&
#6
0&
#7
1&
b110 (
1%
#8
0&
0#
#9
1&
#10
0!
0"
0&
0$
#11
1&
#12
0&
#13
1&
#14
0&
b101 (
0%
#15
1!
1&
1#
#16
0&
#17
1"
1&
1$
#18
0&
#19
1&
#20
0&
#21
1&
b100 (
1%
#22
0&
0#
#23
1&
#24
0!
0"
0&
0$
#25
1&
#26
0&
#27
1&
#28
0&
b11 (
0%
#29
1!
1&
1#
#30
0&
#31
1"
1&
1$
#32
0&
#33
1&
#34
0&
#35
1&
b10 (
1%
#36
0&
0#
#37
1&
#38
0!
0"
0&
0$
#39
1&
#40
0&
#41
1&
#42
0&
b1 (
0%
#43
1!
1&
1#
#44
0&
#45
1"
1&
1$
#46
0&
#47
1&
#48
0&
#49
1&
b0 (
1%
#50
0&
#51
1&
#52
0&
#53
1&
#54
0&
#55
1&
#56
0&
#57
1&
#58
0&
#59
1&
#60
0&
