(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = {((!((8'had) ? (8'hab) : (8'h9c))) ^~ (((8'h9f) <= (8'hae)) & ((8'ha6) ^~ (8'hae))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(4'h9):(1'h0)] wire12;
  wire signed [(4'h9):(1'h0)] wire11;
  wire signed [(2'h2):(1'h0)] wire10;
  wire signed [(4'hb):(1'h0)] wire6;
  wire [(4'hb):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire4;
  reg signed [(4'h9):(1'h0)] reg9 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire6,
                 wire5,
                 wire4,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire4 = (wire0 ?
                     (($signed(wire0) ? (wire0 ? wire3 : wire1) : wire2) ?
                         wire0 : wire1) : (^~(^(wire0 ? wire0 : wire0))));
  assign wire5 = wire2;
  assign wire6 = $signed($signed(((8'ha7) - (wire2 >= wire1))));
  always
    @(posedge clk) begin
      reg7 <= $unsigned(((wire4[(3'h4):(1'h0)] <= (-wire4)) ?
          $signed($signed(wire5)) : $unsigned($unsigned(wire4))));
      reg8 <= (|wire2);
      reg9 <= (&$signed(wire5[(3'h4):(2'h3)]));
    end
  assign wire10 = (wire5 ?
                      $signed($signed((wire3 ?
                          wire1 : reg7))) : reg7[(1'h1):(1'h1)]);
  assign wire11 = wire5;
  assign wire12 = reg9[(2'h3):(2'h2)];
endmodule