# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project dlx_project
compile outofdate
# wrong # args: should be "compile w cmd ?arg ...?"
project compileoutofdate
# Compile of tb_datapath.sv failed with 2 errors.
# Compile of tb_decode_stage.sv failed with 11 errors.
# Compile of a.b.c-Execute.stage.vhd was successful.
# Compile of property_def.svh was successful.
# 4 compiles, 2 failed with 13 errors.
# Compile of tb_datapath.sv failed with 2 errors.
# Compile of tb_decode_stage.sv failed with 1 errors.
# 2 compiles, 2 failed with 3 errors.
# Compile of tb_datapath.sv failed with 2 errors.
# Compile of tb_decode_stage.sv failed with 13 errors.
# 2 compiles, 2 failed with 15 errors.
# Compile of tb_datapath.sv failed with 1 errors.
# Compile of tb_decode_stage.sv failed with 13 errors.
# 2 compiles, 2 failed with 14 errors.
# Compile of 000-globals.vhd was successful.
# Compile of 001-global_components.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of boothmul.vhd was successful.
# Compile of complement2.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of fa.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of gsb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of p4_adder.vhd was successful.
# Compile of pgsb.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of reg_nbit.vhd was successful.
# Compile of registerfile.vhd was successful.
# Compile of stcg.vhd was successful.
# Compile of wrf.vhd was successful.
# Compile of a.b.e-Write_back.stage.vhd was successful.
# Compile of constants.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of csb.vhd was successful.
# Compile of mux21_nbit.vhd was successful.
# Compile of pg.vhd was successful.
# Compile of sum_gen.vhd was successful with warnings.
# Compile of romem.sv was successful.
# Compile of rwmem.sv was successful.
# Compile of tb_memories.sv was successful.
# Compile of tb_writeback_stage.sv was successful.
# Compile of tb_dlx.sv was successful with warnings.
# Compile of alu_type.vhd was successful.
# Compile of mux21.vhd was successful.
# Compile of tb_cu.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of tb_decode_stage.sv failed with 10 errors.
# Compile of tb_execute_stage.sv was successful.
# Compile of tb_fetch_stage.sv was successful.
# Compile of a.b.a-Fetch.stage.vhd was successful.
# Compile of a.b.b-Decode.stage.vhd was successful.
# Compile of a.b.c-Execute.stage.vhd was successful.
# Compile of a.b.d.Memory.stage.vhd was successful.
# Compile of MULTIPLIER_tb.vhd was successful.
# Compile of tb_alu.vhd was successful.
# Compile of tb_csb.vhd was successful.
# Compile of tb_fd.vhd was successful.
# Compile of tb_mux21_generic.vhd was successful.
# Compile of tb_p4adder.vhd was successful.
# Compile of tb_rca.vhd was successful.
# Compile of tb_registerfile.vhd was successful.
# Compile of tb_registerfile_wrf.vhd was successful.
# Compile of tb_regN.vhd was successful.
# Compile of tb_stcg.vhd was successful.
# Compile of tb_sum_gen.vhd was successful.
# Compile of tb_memory_stage.sv was successful.
# Compile of 005-memory_interfaces.svh was successful.
# Compile of 003-global_defs.svh was successful.
# Compile of 004-implemented_instructions.svh was successful.
# Compile of 006-property_def.svh was successful.
# 57 compiles, 1 failed with 10 errors.
# Compile of tb_decode_stage.sv failed with 8 errors.
# Compile of tb_decode_stage.sv failed with 4 errors.
# Compile of tb_decode_stage.sv failed with 4 errors.
# Compile of tb_decode_stage.sv was successful with warnings.
# Compile of tb_decode_stage.sv was successful.
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage
# vsim -suppress 12110 -novopt work.tb_decode_stage 
# Start time: 21:54:49 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# ** Error: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(182): Illegal disable in the expression. Only top level disable is allowed in System Verilog
# ** Error: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(175): Illegal disable in the expression. Only top level disable is allowed in System Verilog
# ** Error: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(182): Illegal disable in the expression. Only top level disable is allowed in System Verilog
# ** Error: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(175): Illegal disable in the expression. Only top level disable is allowed in System Verilog
# ** Error: vlog failed.
# ** Error: subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for '/home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 21:54:49 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage
# vsim -suppress 12110 -novopt work.tb_decode_stage 
# Start time: 21:55:41 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 77
# Loading std.standard
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.decode_stage(structural)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.globals(body)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.constants(body)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.constants(body)
# Loading work.globals(body)
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.global_components(body)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.register_file(beh)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.register_file(beh)
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.reg_nbit(struc)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.reg_nbit(struc)
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.fd(pluto)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.fd(pluto)
# ** Error: (vsim-3043) Unresolved reference to 'dram_if'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 43
# Error loading design
# End time: 21:55:43 on Aug 01,2020, Elapsed time: 0:00:02
# Errors: 1, Warnings: 2
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage
# vsim -suppress 12110 -novopt work.tb_decode_stage 
# Start time: 21:56:51 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 78
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.globals(body)
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Loading work.register_file(beh)
# Loading work.reg_nbit(struc)
# Loading work.fd(pluto)
add wave *
run 200ns
# @0ns Starting Program
# Starting testbench for decode stge 
# Failed at 5ns Read port 1 rf
# Failed at 5ns Read port 2 rf
# Failed at 5ns pc propagation check
# Reset stage 
# Sign extention check unsigned 
# Failed at 45ns Read port 2 rf
# Failed at 45ns Read port 1 rf
# Failed at 45ns pc propagation check
# Sign extention check signed 
# Failed at 55ns Read port 2 rf
# Failed at 55ns Read port 1 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(88)
#    Time: 55 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 88
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ms20.50/Desktop/DLX_project/scripts/decode_stage_tb.do
project compileoutofdate
# Compile of tb_decode_stage.sv failed with 1 errors.
project compileoutofdate
# Compile of tb_decode_stage.sv failed with 1 errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ms20.50/Desktop/DLX_project/scripts/decode_stage_tb.do
project compileoutofdate
# Compile of tb_decode_stage.sv failed with 1 errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ms20.50/Desktop/DLX_project/scripts/decode_stage_tb.do
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage -do ../../scripts/decode_stage_tb.do
# End time: 22:03:50 on Aug 01,2020, Elapsed time: 0:06:59
# Errors: 0, Warnings: 2
# vsim -suppress 12110 -novopt work.tb_decode_stage -do "../../scripts/decode_stage_tb.do" 
# Start time: 22:03:50 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 78
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.globals(body)
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Loading work.register_file(beh)
# Loading work.reg_nbit(struc)
# Loading work.fd(pluto)
# do ../../scripts/decode_stage_tb.do
run 200ns
# @0ns Starting Program
# Starting testbench for decode stge 
# Failed at 5ns Read port 1 rf
# Failed at 5ns Read port 2 rf
# Failed at 5ns pc propagation check
# Reset stage 
# Sign extention check unsigned 
# Failed at 45ns Read port 1 rf
# Failed at 45ns Read port 2 rf
# Failed at 45ns pc propagation check
# Sign extention check signed 
# Failed at 55ns Read port 1 rf
# Failed at 55ns Read port 2 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(88)
#    Time: 55 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 88
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage -do ../../scripts/decode_stage_tb.do
# End time: 22:06:28 on Aug 01,2020, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
# vsim -suppress 12110 -novopt work.tb_decode_stage -do "../../scripts/decode_stage_tb.do" 
# Start time: 22:06:28 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 78
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.globals(body)
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Loading work.register_file(beh)
# Loading work.reg_nbit(struc)
# Loading work.fd(pluto)
# do ../../scripts/decode_stage_tb.do
run 100ns
# @0ns Starting Program
# Starting testbench for decode stge 
# Reset stage 
# Sign extention check unsigned 
# Failed at 45ns Read port 1 rf
# Failed at 45ns Read port 2 rf
# Failed at 45ns pc propagation check
# Sign extention check signed 
# Failed at 55ns Read port 1 rf
# Failed at 55ns Read port 2 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(88)
#    Time: 55 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 88
run 100ns
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 2 rf
# Failed at 75ns Read port 2 rf
# Error in writing in the register file 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(107)
#    Time: 75 ns  Iteration: 2  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 107
run 100ns
# Failed at 85ns Write port rf
# Failed at 85ns Read port 2 rf
# Random read and write 
# Failed at 95ns Read port 1 rf
# Failed at 105ns Read port 1 rf
# Failed at 105ns Read port 1 rf
# Failed at 105ns Read port 2 rf
# Failed at 105ns Read port 2 rf
# Failed at 115ns Write port rf
# Failed at 125ns Read port 1 rf
# Failed at 125ns Read port 1 rf
# Failed at 125ns Read port 2 rf
# Failed at 125ns Read port 2 rf
# Failed at 135ns Write port rf
# Failed at 135ns Read port 1 rf
# Failed at 135ns Read port 2 rf
# Failed at 145ns Write port rf
# Failed at 145ns Read port 1 rf
# Failed at 145ns Read port 2 rf
# Failed at 155ns Write port rf
# Failed at 155ns Read port 1 rf
# Failed at 155ns Read port 2 rf
# Decode stage has passed the testbench 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(135)
#    Time: 155 ns  Iteration: 2  Instance: /tb_decode_stage/test
# 1
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 135
restart
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 78
run 110ns2
# @0ns Starting Program
# Starting testbench for decode stge 
# Reset stage 
# Sign extention check unsigned 
# Failed at 45ns Read port 1 rf
# Failed at 45ns Read port 2 rf
# Failed at 45ns pc propagation check
# Sign extention check signed 
# Failed at 55ns Read port 1 rf
# Failed at 55ns Read port 2 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(88)
#    Time: 55 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 88
run 10ns
run 10ns
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 2 rf
# Failed at 75ns Read port 2 rf
# Error in writing in the register file 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(107)
#    Time: 75 ns  Iteration: 2  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 107
run 10ns
# Failed at 85ns Write port rf
# Failed at 85ns Read port 2 rf
# Random read and write 
run 10ns
# Failed at 95ns Read port 1 rf
run 10ns
# Failed at 105ns Read port 1 rf
# Failed at 105ns Read port 1 rf
# Failed at 105ns Read port 2 rf
# Failed at 105ns Read port 2 rf
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
# Compile of a.b.b-Decode.stage.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -suppress 12110 -novopt work.tb_decode_stage -do ../../scripts/decode_stage_tb.do
# End time: 22:14:21 on Aug 01,2020, Elapsed time: 0:07:53
# Errors: 0, Warnings: 0
# vsim -suppress 12110 -novopt work.tb_decode_stage -do "../../scripts/decode_stage_tb.do" 
# Start time: 22:14:21 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 78
# Loading std.standard
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.decode_stage(structural)
# ** Warning: (vcom-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.globals(body)
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Loading work.register_file(beh)
# Loading work.reg_nbit(struc)
# Loading work.fd(pluto)
# do ../../scripts/decode_stage_tb.do
run 100ns
# @0ns Starting Program
# Starting testbench for decode stge 
# Reset stage 
# Sign extention check unsigned 
# Failed at 45ns Read port 1 rf
# Failed at 45ns Read port 2 rf
# Failed at 45ns pc propagation check
# Sign extention check signed 
# Failed at 55ns Read port 1 rf
# Failed at 55ns Read port 2 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(88)
#    Time: 55 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 88
run 100ns
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 2 rf
# Failed at 75ns Read port 2 rf
# Error in writing in the register file 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(107)
#    Time: 75 ns  Iteration: 2  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 107
run 10ns
# Failed at 85ns Write port rf
# Failed at 85ns Read port 2 rf
# Random read and write 
run 10ns
# Failed at 95ns Read port 1 rf
run 10ns
# Failed at 105ns Read port 1 rf
# Failed at 105ns Read port 2 rf
# Failed at 105ns Read port 2 rf
run 10ns
# Failed at 115ns Write port rf
run 10ns
# Failed at 125ns Read port 1 rf
# Failed at 125ns Read port 2 rf
# Failed at 125ns Read port 2 rf
run 10ns
# Failed at 135ns Write port rf
# Failed at 135ns Read port 1 rf
# Failed at 135ns Read port 2 rf
run 10ns
# Failed at 145ns Write port rf
# Failed at 145ns Read port 1 rf
# Failed at 145ns Read port 2 rf
run 10ns
# Failed at 155ns Write port rf
# Failed at 155ns Read port 1 rf
# Failed at 155ns Read port 2 rf
# Decode stage has passed the testbench 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(135)
#    Time: 155 ns  Iteration: 2  Instance: /tb_decode_stage/test
# 1
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 135
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage -do ../../scripts/decode_stage_tb.do
# End time: 22:16:59 on Aug 01,2020, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
# vsim -suppress 12110 -novopt work.tb_decode_stage -do "../../scripts/decode_stage_tb.do" 
# Start time: 22:16:59 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 78
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.globals(body)
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Loading work.register_file(beh)
# Loading work.reg_nbit(struc)
# Loading work.fd(pluto)
# do ../../scripts/decode_stage_tb.do
run 100ns
# @0ns Starting Program
# Starting testbench for decode stge 
# Reset stage 
# Sign extention check unsigned 
# Failed at 45ns Read port 1 rf
# Failed at 45ns pc propagation check
# Sign extention check signed 
# Failed at 55ns Read port 1 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(88)
#    Time: 55 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 88
run
# Failed at 75ns Read port 1 rf
# Failed at 75ns Read port 1 rf
# Error in writing in the register file 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(107)
#    Time: 75 ns  Iteration: 2  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 107
run
# Random read and write 
# Failed at 95ns Read port 1 rf
# Failed at 105ns Read port 1 rf
# Failed at 125ns Read port 1 rf
project compileoutofdate
# Compile of tb_decode_stage.sv was successful.
vsim -suppress 12110 -novopt work.tb_decode_stage -do ../../scripts/decode_stage_tb.do
# End time: 22:20:37 on Aug 01,2020, Elapsed time: 0:03:38
# Errors: 0, Warnings: 2
# vsim -suppress 12110 -novopt work.tb_decode_stage -do "../../scripts/decode_stage_tb.do" 
# Start time: 22:20:37 on Aug 01,2020
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.tb_decode_stage
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_decode_stage
# Refreshing /home/ms20.50/Desktop/DLX_project/project/simulation/work.test_decode
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.test_decode
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$urandom_range'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_decode_stage/test File: /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv Line: 77
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.globals(body)
# Loading work.global_components(body)
# Loading work.decode_stage(structural)
# Loading work.register_file(beh)
# Loading work.reg_nbit(struc)
# Loading work.fd(pluto)
# do ../../scripts/decode_stage_tb.do
run 100ns
# @0ns Starting Program
# Starting testbench for decode stge 
# Reset stage 
# Sign extention check unsigned 
# Failed at 25ns Read port 1 rf
# Failed at 25ns pc propagation check
# Sign extention check signed 
# Failed at 35ns Read port 1 rf
# Read and write on the same port 
# Init values of register files are not zeros 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(87)
#    Time: 35 ns  Iteration: 3  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 87
run 10ns
run 10ns
# Failed at 55ns Read port 1 rf
# Failed at 55ns Read port 1 rf
# Error in writing in the register file 
# ** Note: $stop    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(106)
#    Time: 55 ns  Iteration: 2  Instance: /tb_decode_stage/test
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 106
run 100ns
# Random read and write 
# Failed at 75ns Read port 1 rf
# Failed at 85ns Read port 1 rf
# Failed at 105ns Read port 1 rf
# Failed at 115ns Read port 1 rf
# Failed at 125ns Read port 1 rf
# Failed at 135ns Read port 1 rf
# Decode stage has passed the testbench 
# ** Note: $finish    : /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv(134)
#    Time: 135 ns  Iteration: 2  Instance: /tb_decode_stage/test
# 1
# Break in Module test_decode at /home/ms20.50/Desktop/DLX_project/hardware/dlx/test_bench/testbench_subunits/tb_decode_stage.sv line 134
# End time: 23:57:26 on Aug 01,2020, Elapsed time: 1:36:49
# Errors: 0, Warnings: 2
