\hypertarget{struct_s_m_c___type}{}\section{S\+M\+C\+\_\+\+Type Struct Reference}
\label{struct_s_m_c___type}\index{SMC\_Type@{SMC\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_ab80b0e0bb4c1aa3e20de93cee5828603}{P\+M\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_a96fa5644eba54c5bf0a4c5c16ad4f6f7}{P\+M\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_a758faafc20c20806df9267730ac4bd6a}{S\+T\+O\+P\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_ad38d8d9691e23bb395d7b9030040693a}{P\+M\+S\+T\+AT}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+MC -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_m_c___type_a96fa5644eba54c5bf0a4c5c16ad4f6f7}\label{struct_s_m_c___type_a96fa5644eba54c5bf0a4c5c16ad4f6f7}} 
\index{SMC\_Type@{SMC\_Type}!PMCTRL@{PMCTRL}}
\index{PMCTRL@{PMCTRL}!SMC\_Type@{SMC\_Type}}
\subsubsection{\texorpdfstring{PMCTRL}{PMCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+M\+C\+T\+RL}

Power Mode Control register, offset\+: 0x1 \mbox{\Hypertarget{struct_s_m_c___type_ab80b0e0bb4c1aa3e20de93cee5828603}\label{struct_s_m_c___type_ab80b0e0bb4c1aa3e20de93cee5828603}} 
\index{SMC\_Type@{SMC\_Type}!PMPROT@{PMPROT}}
\index{PMPROT@{PMPROT}!SMC\_Type@{SMC\_Type}}
\subsubsection{\texorpdfstring{PMPROT}{PMPROT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+M\+P\+R\+OT}

Power Mode Protection register, offset\+: 0x0 \mbox{\Hypertarget{struct_s_m_c___type_ad38d8d9691e23bb395d7b9030040693a}\label{struct_s_m_c___type_ad38d8d9691e23bb395d7b9030040693a}} 
\index{SMC\_Type@{SMC\_Type}!PMSTAT@{PMSTAT}}
\index{PMSTAT@{PMSTAT}!SMC\_Type@{SMC\_Type}}
\subsubsection{\texorpdfstring{PMSTAT}{PMSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t P\+M\+S\+T\+AT}

Power Mode Status register, offset\+: 0x3 \mbox{\Hypertarget{struct_s_m_c___type_a758faafc20c20806df9267730ac4bd6a}\label{struct_s_m_c___type_a758faafc20c20806df9267730ac4bd6a}} 
\index{SMC\_Type@{SMC\_Type}!STOPCTRL@{STOPCTRL}}
\index{STOPCTRL@{STOPCTRL}!SMC\_Type@{SMC\_Type}}
\subsubsection{\texorpdfstring{STOPCTRL}{STOPCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+T\+O\+P\+C\+T\+RL}

Stop Control Register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
