Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 785171dfc85240a0b65fa47d7a2396d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot memory_2_TEST_behav xil_defaultlib.memory_2_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'ram2' remains a black box since it has no binding entity [E:/TUM/VHDL/Resources/TB_2.vhd:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture tb of entity xil_defaultlib.memory_2_test
Built simulation snapshot memory_2_TEST_behav
