Release 14.7 Drc P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jul 31 20:19:14 2016

drc -z TOP.ncd TOP.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp C0/DCM_SP_INST, consult
   the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.
