project open /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/Registre_N_bits
# Loading project Registre_N_bits
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 08:20:16 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run
# ** Fatal: (vsim-3342) A wait statement is illegal for a process with a sensitivity list.
#    Time: 0 ps  Iteration: 0  Process: /reg_n_tb/uut/line__15 File: /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd
# Fatal error in Subprogram check_setup at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd line 62
# 
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
quit -sim
# End time: 08:21:25 on Sep 30,2025, Elapsed time: 0:01:09
# Errors: 1, Warnings: 1
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 08:28:46 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run -all
# ** Fatal: (vsim-3342) A wait statement is illegal for a process with a sensitivity list.
#    Time: 0 ps  Iteration: 0  Process: /reg_n_tb/uut/line__15 File: /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd
# Fatal error in Subprogram check_setup at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd line 62
# 
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
quit -sim
# End time: 08:29:54 on Sep 30,2025, Elapsed time: 0:01:08
# Errors: 1, Warnings: 2
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd failed with 3 errors.
# 3 compiles, 1 failed with 3 errors.
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 08:42:11 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run -all
# ** Fatal: (vsim-3342) A wait statement is illegal for a process with a sensitivity list.
#    Time: 0 ps  Iteration: 0  Process: /reg_n_tb/uut/line__15 File: /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd
# Fatal error in Subprogram check_setup at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd line 62
# 
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
quit -sim
# End time: 08:42:52 on Sep 30,2025, Elapsed time: 0:00:41
# Errors: 1, Warnings: 5
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 08:52:41 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run -all
# ** Fatal: (vsim-3342) A wait statement is illegal for a process with a sensitivity list.
#    Time: 0 ps  Iteration: 0  Process: /reg_n_tb/uut/line__15 File: /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd
# Fatal error in Subprogram check_setup at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd line 62
# 
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
# Break key hit
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/mon_package.vhd 62 Subprogram check_setup
# called from  /home/pressard-clovis/Documents/ENSEA/3eme_Annee/VHDL/ENSEA_3A_VHDL_TP/TP1/Registre_N/reg_N.vhd 17 Process line__15
# 
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.reg_n_tb
# End time: 09:05:28 on Sep 30,2025, Elapsed time: 0:12:47
# Errors: 1, Warnings: 3
# vsim work.reg_n_tb 
# Start time: 09:05:28 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
run
# ** Warning: temps de hold non respecté
#    Time: 0 ps  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run
# Break key hit
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
run
quit -sim
# End time: 09:19:49 on Sep 30,2025, Elapsed time: 0:14:21
# Errors: 0, Warnings: 5
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 09:19:59 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run
# ** Warning: temps de hold non respecté
#    Time: 0 ps  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 5 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 15 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 25 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 35 ns  Iteration: 1  Instance: /reg_n_tb/uut
run
run
quit -sim
# End time: 09:34:44 on Sep 30,2025, Elapsed time: 0:14:45
# Errors: 0, Warnings: 8
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 09:34:53 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run
# ** Warning: temps de hold non respecté
#    Time: 0 ps  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 5 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 15 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 25 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 35 ns  Iteration: 1  Instance: /reg_n_tb/uut
run
# Break key hit
run
quit -sim
# End time: 09:36:13 on Sep 30,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 7
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 09:36:29 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run
# ** Warning: temps de hold non respecté
#    Time: 0 ps  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 5 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 15 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 25 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 35 ns  Iteration: 1  Instance: /reg_n_tb/uut
run
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
run
# Compile of reg_N.vhd failed with 1 errors.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Break key hit
run
quit -sim
# End time: 09:42:03 on Sep 30,2025, Elapsed time: 0:05:34
# Errors: 0, Warnings: 11
vsim work.reg_n_tb
# vsim work.reg_n_tb 
# Start time: 09:42:11 on Sep 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
add wave -position insertpoint  \
sim:/reg_n_tb/D \
sim:/reg_n_tb/Reset \
sim:/reg_n_tb/CLK \
sim:/reg_n_tb/Q \
sim:/reg_n_tb/N
run
# ** Warning: temps de hold non respecté
#    Time: 0 ps  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 5 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 15 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 25 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 30 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 35 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 45 ns  Iteration: 1  Instance: /reg_n_tb/uut
# Compile of reg_N.vhd was successful.
# Compile of reg_N_tb.vhd was successful.
# Compile of mon_package.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.check_pkg(body)
# Loading work.reg_n_tb(behavioral)
# Loading work.reg_n(archi_reg_n)
run
# ** Warning: temps de hold non respecté
#    Time: 0 ps  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 5 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 15 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de hold non respecté
#    Time: 20 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 25 ns  Iteration: 1  Instance: /reg_n_tb/uut
# ** Warning: temps de setup non respecté
#    Time: 35 ns  Iteration: 1  Instance: /reg_n_tb/uut
