---
outline: 2
---

# Busca Instrução

`STAGE_IF.vhd`

::: danger TO DO

Diagrama de portas

:::

[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/STAGE_IF.vhd).

## Interface genérica


::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

![](/images/referencia/componentes/stage_if_rtl.drawio.svg)

## Casos de teste

`test_STAGE_IF.py`.
[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_STAGE_IF.py).

::: danger TO DO

Work in progress.

:::
