[ START MERGED ]
n2935 SPI_I/MISO_N_649
clk_N_707 CLKDIV_I/pi_clk
[ END MERGED ]
[ START CLIPPED ]
GND_net
PID_I/mult_26s_25s_0_pp_2_4
PID_I/mult_26s_25s_0_pp_3_6
PID_I/mult_26s_25s_0_pp_5_10
PID_I/mult_26s_25s_0_pp_6_12
PID_I/mult_26s_25s_0_pp_7_14
PID_I/mult_26s_25s_0_pp_8_16
PID_I/mult_26s_25s_0_pp_9_18
PID_I/mult_26s_25s_0_pp_10_20
PID_I/mult_26s_25s_0_pp_11_22
PID_I/mult_26s_25s_0_pp_12_24
PID_I/mult_26s_25s_0_pp_12_25
PID_I/mult_26s_25s_0_pp_12_26
HALL_I_M4/add_7_1/S0
HALL_I_M4/add_7_1/CI
HALL_I_M4/add_7_21/S1
HALL_I_M4/add_7_21/CO
PID_I/add_7449_2/S1
PID_I/add_7449_2/S0
PID_I/add_7449_2/CI
PID_I/add_7449_4/S1
PID_I/add_7449_4/S0
PID_I/add_7449_6/S1
PID_I/add_7449_6/S0
PID_I/add_7449_8/S1
PID_I/add_7449_8/S0
PID_I/add_7449_10/S1
PID_I/add_7449_10/S0
PID_I/add_147_15/CO
PID_I/add_7449_12/S1
PID_I/add_7449_12/S0
PID_I/add_7449_14/S1
PID_I/add_7449_14/S0
PID_I/add_7449_16/S1
PID_I/add_7449_16/S0
PID_I/add_7449_18/S1
PID_I/add_7449_18/S0
PID_I/add_7449_20/S1
PID_I/add_7449_20/S0
PID_I/add_151_1/S0
PID_I/add_151_1/CI
PID_I/add_7449_cout/S1
PID_I/add_7449_cout/CO
PID_I/add_7447_2/S1
PID_I/add_7447_2/S0
PID_I/add_7447_2/CI
PID_I/add_7447_4/S1
PID_I/add_7447_4/S0
PID_I/add_7447_6/S1
PID_I/add_7447_6/S0
PID_I/add_7447_8/S1
PID_I/add_7447_8/S0
PID_I/add_7447_10/S1
PID_I/add_7447_10/S0
PID_I/add_7447_12/S1
PID_I/add_7447_12/S0
PID_I/add_7447_14/S1
PID_I/add_7447_14/S0
PID_I/add_727_11/S1
PID_I/add_727_11/CO
PID_I/add_151_15/CO
PID_I/add_7447_16/S1
PID_I/add_7447_16/S0
PID_I/add_7447_18/S1
PID_I/add_7447_18/S0
PID_I/add_7447_20/S1
PID_I/add_7447_20/S0
PID_I/add_7447_22/S0
PID_I/add_7447_22/CO
PID_I/add_7448_1/S1
PID_I/add_7448_1/S0
PID_I/add_7448_1/CI
PID_I/add_7448_3/S1
PID_I/add_7448_3/S0
PID_I/add_7448_5/S1
PID_I/add_7448_5/S0
PID_I/add_7448_7/S1
PID_I/add_7448_7/S0
PID_I/add_7448_9/S1
PID_I/add_7448_9/S0
PID_I/add_7448_11/S1
PID_I/add_7448_11/S0
PID_I/add_7448_13/S1
PID_I/add_7448_13/S0
PID_I/add_7448_15/S1
PID_I/add_7448_15/S0
PID_I/add_7448_17/S1
PID_I/add_7448_17/S0
PID_I/add_7448_19/S1
PID_I/add_7448_19/S0
PID_I/add_7448_21/S1
PID_I/add_7448_21/S0
PID_I/add_7448_23/S1
PID_I/add_7448_23/S0
PID_I/add_7448_25/S1
PID_I/add_7448_25/S0
PID_I/add_7448_cout/S1
PID_I/add_7448_cout/CO
PID_I/sub_17_add_2_1/S0
PID_I/sub_17_add_2_1/CI
PID_I/add_139_15/CO
PID_I/add_143_1/S0
PID_I/add_143_1/CI
PID_I/addOut_1234_add_4_1/S0
PID_I/addOut_1234_add_4_1/CI
PID_I/sub_17_add_2_23/S1
PID_I/sub_17_add_2_23/CO
PID_I/add_725_1/S0
PID_I/add_725_1/CI
PID_I/add_143_15/CO
PID_I/add_725_11/S1
PID_I/add_725_11/CO
PID_I/add_147_1/S0
PID_I/add_147_1/CI
PID_I/mult_26s_25s_0_cin_lr_add_0/S1
PID_I/mult_26s_25s_0_cin_lr_add_0/S0
PID_I/mult_26s_25s_0_mult_22_1/CO
PID_I/mult_26s_25s_0_mult_20_2/CO
PID_I/mult_26s_25s_0_mult_18_3/CO
PID_I/mult_26s_25s_0_mult_16_4/CO
PID_I/mult_26s_25s_0_mult_14_5/CO
PID_I/mult_26s_25s_0_mult_12_6/CO
PID_I/mult_26s_25s_0_mult_10_7/CO
PID_I/mult_26s_25s_0_mult_8_8/CO
PID_I/mult_26s_25s_0_mult_6_9/CO
PID_I/mult_26s_25s_0_mult_4_10/CO
PID_I/mult_26s_25s_0_mult_2_11/CO
PID_I/mult_26s_25s_0_mult_0_12/CO
PID_I/t_mult_26s_25s_0_add_12_6/S1
PID_I/t_mult_26s_25s_0_add_12_6/COUT
PID_I/Cadd_t_mult_26s_25s_0_12_1/S0
PID_I/mult_26s_25s_0_add_11_2/COUT
PID_I/Cadd_mult_26s_25s_0_11_1/S0
PID_I/mult_26s_25s_0_add_10_10/COUT
PID_I/Cadd_mult_26s_25s_0_10_1/S0
PID_I/mult_26s_25s_0_add_9_4/COUT
PID_I/Cadd_mult_26s_25s_0_9_1/S0
PID_I/mult_26s_25s_0_add_8_8/COUT
PID_I/Cadd_mult_26s_25s_0_8_1/S0
PID_I/mult_26s_25s_0_add_7_12/COUT
PID_I/Cadd_mult_26s_25s_0_7_1/S0
PID_I/mult_26s_25s_0_add_6_2/COUT
PID_I/Cadd_mult_26s_25s_0_6_1/S0
PID_I/mult_26s_25s_0_add_5_3/COUT
PID_I/Cadd_mult_26s_25s_0_5_1/S0
PID_I/mult_26s_25s_0_add_4_5/COUT
PID_I/Cadd_mult_26s_25s_0_4_1/S0
PID_I/mult_26s_25s_0_add_3_7/COUT
PID_I/Cadd_mult_26s_25s_0_3_1/S0
PID_I/mult_26s_25s_0_add_2_9/COUT
PID_I/Cadd_mult_26s_25s_0_2_1/S0
PID_I/mult_26s_25s_0_add_1_11/COUT
PID_I/Cadd_mult_26s_25s_0_1_1/S0
PID_I/mult_26s_25s_0_add_0_13/COUT
PID_I/Cadd_mult_26s_25s_0_0_1/S0
PID_I/mult_26s_25s_0_cin_lr_add_22/S1
PID_I/mult_26s_25s_0_cin_lr_add_22/S0
PID_I/mult_26s_25s_0_cin_lr_add_20/S1
PID_I/mult_26s_25s_0_cin_lr_add_20/S0
PID_I/mult_26s_25s_0_cin_lr_add_18/S1
PID_I/mult_26s_25s_0_cin_lr_add_18/S0
PID_I/mult_26s_25s_0_cin_lr_add_16/S1
PID_I/mult_26s_25s_0_cin_lr_add_16/S0
PID_I/mult_26s_25s_0_cin_lr_add_14/S1
PID_I/mult_26s_25s_0_cin_lr_add_14/S0
PID_I/mult_26s_25s_0_cin_lr_add_12/S1
PID_I/mult_26s_25s_0_cin_lr_add_12/S0
PID_I/mult_26s_25s_0_cin_lr_add_10/S1
PID_I/mult_26s_25s_0_cin_lr_add_10/S0
PID_I/mult_26s_25s_0_cin_lr_add_8/S1
PID_I/mult_26s_25s_0_cin_lr_add_8/S0
PID_I/mult_26s_25s_0_cin_lr_add_6/S1
PID_I/mult_26s_25s_0_cin_lr_add_6/S0
PID_I/mult_26s_25s_0_cin_lr_add_4/S1
PID_I/mult_26s_25s_0_cin_lr_add_4/S0
PID_I/mult_26s_25s_0_cin_lr_add_2/S1
PID_I/mult_26s_25s_0_cin_lr_add_2/S0
PID_I/add_724_1/S0
PID_I/add_724_1/CI
PID_I/add_724_11/S1
PID_I/add_724_11/CO
PID_I/add_139_1/S0
PID_I/add_139_1/CI
PID_I/add_726_1/S0
PID_I/add_726_1/CI
PID_I/addOut_1234_add_4_27/S1
PID_I/addOut_1234_add_4_27/CO
PID_I/add_726_11/S1
PID_I/add_726_11/CO
PID_I/add_727_1/S0
PID_I/add_727_1/CI
PWM_I_M4/sub_1075_add_2_1/S1
PWM_I_M4/sub_1075_add_2_1/S0
PWM_I_M4/sub_1075_add_2_1/CI
PWM_I_M4/sub_1075_add_2_3/S1
PWM_I_M4/sub_1075_add_2_3/S0
PWM_I_M4/sub_1075_add_2_5/S1
PWM_I_M4/sub_1075_add_2_5/S0
PWM_I_M4/sub_1075_add_2_7/S1
PWM_I_M4/sub_1075_add_2_7/S0
PWM_I_M4/sub_1075_add_2_9/S1
PWM_I_M4/sub_1075_add_2_9/S0
PWM_I_M4/sub_1075_add_2_11/S0
PWM_I_M4/sub_1075_add_2_11/CO
PWM_I_M4/cnt_1238_add_4_1/S0
PWM_I_M4/cnt_1238_add_4_1/CI
PWM_I_M4/cnt_1238_add_4_11/S1
PWM_I_M4/cnt_1238_add_4_11/CO
HALL_I_M2/add_7_1/S0
HALL_I_M2/add_7_1/CI
HALL_I_M2/add_7_21/S1
HALL_I_M2/add_7_21/CO
PWM_I_M1/cnt_1235_add_4_1/S0
PWM_I_M1/cnt_1235_add_4_1/CI
PWM_I_M1/cnt_1235_add_4_11/S1
PWM_I_M1/cnt_1235_add_4_11/CO
PWM_I_M1/sub_1069_add_2_1/S1
PWM_I_M1/sub_1069_add_2_1/S0
PWM_I_M1/sub_1069_add_2_1/CI
PWM_I_M1/sub_1069_add_2_3/S1
PWM_I_M1/sub_1069_add_2_3/S0
PWM_I_M1/sub_1069_add_2_5/S1
PWM_I_M1/sub_1069_add_2_5/S0
PWM_I_M1/sub_1069_add_2_7/S1
PWM_I_M1/sub_1069_add_2_7/S0
PWM_I_M1/sub_1069_add_2_9/S1
PWM_I_M1/sub_1069_add_2_9/S0
PWM_I_M1/sub_1069_add_2_11/S0
PWM_I_M1/sub_1069_add_2_11/CO
PWM_I_M2/cnt_1236_add_4_1/S0
PWM_I_M2/cnt_1236_add_4_1/CI
PWM_I_M2/cnt_1236_add_4_11/S1
PWM_I_M2/cnt_1236_add_4_11/CO
PWM_I_M2/sub_1071_add_2_1/S1
PWM_I_M2/sub_1071_add_2_1/S0
PWM_I_M2/sub_1071_add_2_1/CI
PWM_I_M2/sub_1071_add_2_3/S1
PWM_I_M2/sub_1071_add_2_3/S0
PWM_I_M2/sub_1071_add_2_5/S1
PWM_I_M2/sub_1071_add_2_5/S0
PWM_I_M2/sub_1071_add_2_7/S1
PWM_I_M2/sub_1071_add_2_7/S0
PWM_I_M2/sub_1071_add_2_9/S1
PWM_I_M2/sub_1071_add_2_9/S0
PWM_I_M2/sub_1071_add_2_11/S0
PWM_I_M2/sub_1071_add_2_11/CO
start_cnt_1229_add_4_1/S0
start_cnt_1229_add_4_1/CI
PWM_I_M3/cnt_1237_add_4_1/S0
PWM_I_M3/cnt_1237_add_4_1/CI
PWM_I_M3/cnt_1237_add_4_11/S1
PWM_I_M3/cnt_1237_add_4_11/CO
PWM_I_M3/sub_1073_add_2_1/S1
PWM_I_M3/sub_1073_add_2_1/S0
PWM_I_M3/sub_1073_add_2_1/CI
PWM_I_M3/sub_1073_add_2_3/S1
PWM_I_M3/sub_1073_add_2_3/S0
PWM_I_M3/sub_1073_add_2_5/S1
PWM_I_M3/sub_1073_add_2_5/S0
PWM_I_M3/sub_1073_add_2_7/S1
PWM_I_M3/sub_1073_add_2_7/S0
PWM_I_M3/sub_1073_add_2_9/S1
PWM_I_M3/sub_1073_add_2_9/S0
PWM_I_M3/sub_1073_add_2_11/S0
PWM_I_M3/sub_1073_add_2_11/CO
start_cnt_1229_add_4_15/S1
start_cnt_1229_add_4_15/CO
SPI_I/add_7446_1/S1
SPI_I/add_7446_1/S0
SPI_I/add_7446_1/CI
SPI_I/add_7446_3/S1
SPI_I/add_7446_3/S0
SPI_I/add_7446_5/S1
SPI_I/add_7446_5/S0
SPI_I/add_7446_7/S1
SPI_I/add_7446_7/S0
SPI_I/add_7446_9/S1
SPI_I/add_7446_9/S0
SPI_I/add_7446_11/S1
SPI_I/add_7446_11/S0
SPI_I/add_7446_13/S1
SPI_I/add_7446_13/S0
SPI_I/add_7446_15/S1
SPI_I/add_7446_15/S0
SPI_I/add_7446_17/S1
SPI_I/add_7446_17/S0
SPI_I/add_7446_19/S1
SPI_I/add_7446_19/S0
SPI_I/add_7446_21/S0
SPI_I/add_7446_21/CO
SPI_I/add_7456_1/S1
SPI_I/add_7456_1/S0
SPI_I/add_7456_1/CI
SPI_I/add_7456_3/S1
SPI_I/add_7456_3/S0
SPI_I/add_7456_5/S1
SPI_I/add_7456_5/S0
SPI_I/add_7456_7/S1
SPI_I/add_7456_7/S0
SPI_I/add_7456_9/S1
SPI_I/add_7456_9/S0
SPI_I/add_7456_11/S1
SPI_I/add_7456_11/S0
SPI_I/add_7456_13/S1
SPI_I/add_7456_13/S0
SPI_I/add_7456_15/S1
SPI_I/add_7456_15/S0
SPI_I/add_7456_17/S1
SPI_I/add_7456_17/S0
SPI_I/add_7456_19/S1
SPI_I/add_7456_19/S0
SPI_I/add_7456_21/S0
SPI_I/add_7456_21/CO
SPI_I/add_7455_2/S1
SPI_I/add_7455_2/S0
SPI_I/add_7455_2/CI
SPI_I/add_7455_4/S1
SPI_I/add_7455_4/S0
SPI_I/add_7455_6/S1
SPI_I/add_7455_6/S0
SPI_I/add_7455_8/S1
SPI_I/add_7455_8/S0
SPI_I/add_7455_10/S1
SPI_I/add_7455_10/S0
SPI_I/add_7455_12/S1
SPI_I/add_7455_12/S0
SPI_I/add_7455_14/S1
SPI_I/add_7455_14/S0
SPI_I/add_7455_16/S0
SPI_I/add_7455_16/CO
SPI_I/add_7454_1/S1
SPI_I/add_7454_1/S0
SPI_I/add_7454_1/CI
SPI_I/add_7454_3/S1
SPI_I/add_7454_3/S0
SPI_I/add_7454_5/S1
SPI_I/add_7454_5/S0
SPI_I/add_7454_7/S1
SPI_I/add_7454_7/S0
SPI_I/add_7454_9/S1
SPI_I/add_7454_9/S0
SPI_I/add_7454_11/S1
SPI_I/add_7454_11/S0
SPI_I/add_7454_13/S1
SPI_I/add_7454_13/S0
SPI_I/add_7454_15/S1
SPI_I/add_7454_15/S0
SPI_I/add_7454_17/S1
SPI_I/add_7454_17/S0
SPI_I/add_7454_19/S1
SPI_I/add_7454_19/S0
SPI_I/add_7454_21/S0
SPI_I/add_7454_21/CO
SPI_I/add_7453_2/S1
SPI_I/add_7453_2/S0
SPI_I/add_7453_2/CI
SPI_I/add_7453_4/S1
SPI_I/add_7453_4/S0
SPI_I/add_7453_6/S1
SPI_I/add_7453_6/S0
SPI_I/add_7453_8/S1
SPI_I/add_7453_8/S0
SPI_I/add_7453_10/S1
SPI_I/add_7453_10/S0
SPI_I/add_7453_12/S1
SPI_I/add_7453_12/S0
SPI_I/add_7453_14/S1
SPI_I/add_7453_14/S0
SPI_I/add_7453_16/S0
SPI_I/add_7453_16/CO
SPI_I/add_7452_1/S1
SPI_I/add_7452_1/S0
SPI_I/add_7452_1/CI
SPI_I/add_7452_3/S1
SPI_I/add_7452_3/S0
SPI_I/add_7452_5/S1
SPI_I/add_7452_5/S0
SPI_I/add_7452_7/S1
SPI_I/add_7452_7/S0
SPI_I/add_7452_9/S1
SPI_I/add_7452_9/S0
SPI_I/add_7452_11/S1
SPI_I/add_7452_11/S0
SPI_I/add_7452_13/S1
SPI_I/add_7452_13/S0
SPI_I/add_7452_15/S1
SPI_I/add_7452_15/S0
SPI_I/add_7452_17/S1
SPI_I/add_7452_17/S0
SPI_I/add_7452_19/S1
SPI_I/add_7452_19/S0
SPI_I/add_7452_21/S0
SPI_I/add_7452_21/CO
SPI_I/add_7451_2/S1
SPI_I/add_7451_2/S0
SPI_I/add_7451_2/CI
SPI_I/add_7451_4/S1
SPI_I/add_7451_4/S0
SPI_I/add_7451_6/S1
SPI_I/add_7451_6/S0
SPI_I/add_7451_8/S1
SPI_I/add_7451_8/S0
SPI_I/add_7451_10/S1
SPI_I/add_7451_10/S0
SPI_I/add_7451_12/S1
SPI_I/add_7451_12/S0
SPI_I/add_7451_14/S1
SPI_I/add_7451_14/S0
SPI_I/add_7451_16/S0
SPI_I/add_7451_16/CO
SPI_I/add_7450_2/S1
SPI_I/add_7450_2/S0
SPI_I/add_7450_2/CI
SPI_I/add_7450_4/S1
SPI_I/add_7450_4/S0
SPI_I/add_7450_6/S1
SPI_I/add_7450_6/S0
SPI_I/add_7450_8/S1
SPI_I/add_7450_8/S0
SPI_I/add_7450_10/S1
SPI_I/add_7450_10/S0
SPI_I/add_7450_12/S1
SPI_I/add_7450_12/S0
SPI_I/add_7450_14/S1
SPI_I/add_7450_14/S0
SPI_I/add_7450_16/S0
SPI_I/add_7450_16/CO
HALL_I_M1/add_7_1/S0
HALL_I_M1/add_7_1/CI
HALL_I_M1/add_7_21/S1
HALL_I_M1/add_7_21/CO
HALL_I_M3/add_7_21/S1
HALL_I_M3/add_7_21/CO
HALL_I_M3/add_7_1/S0
HALL_I_M3/add_7_1/CI
CLKDIV_I/cntpi_1231_1232_add_4_9/CO
CLKDIV_I/cntpi_1231_1232_add_4_1/S0
CLKDIV_I/cntpi_1231_1232_add_4_1/CI
[ END CLIPPED ]
[ START OSC ]
clkout_c 38.00
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Wed Mar 08 10:00:01 2017

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF ;
LOCATE COMP "MA_m2[1]" SITE "74" ;
LOCATE COMP "HALL_A_OUT" SITE "28" ;
LOCATE COMP "MC_m1[0]" SITE "107" ;
LOCATE COMP "H_A_m1" SITE "47" ;
LOCATE COMP "MISO" SITE "78" ;
LOCATE COMP "MOSI" SITE "81" ;
LOCATE COMP "SCK" SITE "82" ;
LOCATE COMP "MC_m1[1]" SITE "105" ;
LOCATE COMP "CS" SITE "86" ;
LOCATE COMP "MC_m4[0]" SITE "132" ;
LOCATE COMP "MC_m4[1]" SITE "25" ;
LOCATE COMP "MB_m4[0]" SITE "140" ;
LOCATE COMP "MB_m4[1]" SITE "139" ;
LOCATE COMP "MA_m4[0]" SITE "143" ;
LOCATE COMP "MA_m4[1]" SITE "141" ;
LOCATE COMP "H_C_m4" SITE "34" ;
LOCATE COMP "MB_m1[0]" SITE "98" ;
LOCATE COMP "MB_m1[1]" SITE "100" ;
LOCATE COMP "MC_m3[0]" SITE "4" ;
LOCATE COMP "MA_m1[0]" SITE "96" ;
LOCATE COMP "MC_m3[1]" SITE "2" ;
LOCATE COMP "H_B_m4" SITE "35" ;
LOCATE COMP "MA_m1[1]" SITE "94" ;
LOCATE COMP "MB_m3[0]" SITE "6" ;
LOCATE COMP "H_A_m4" SITE "33" ;
LOCATE COMP "MB_m3[1]" SITE "1" ;
LOCATE COMP "H_C_m3" SITE "110" ;
LOCATE COMP "LED4" SITE "106" ;
LOCATE COMP "MA_m3[0]" SITE "14" ;
LOCATE COMP "H_B_m3" SITE "111" ;
LOCATE COMP "LED3" SITE "104" ;
LOCATE COMP "MA_m3[1]" SITE "12" ;
LOCATE COMP "H_A_m3" SITE "113" ;
LOCATE COMP "LED2" SITE "99" ;
LOCATE COMP "MC_m2[0]" SITE "62" ;
LOCATE COMP "H_C_m2" SITE "58" ;
LOCATE COMP "LED1" SITE "97" ;
LOCATE COMP "MC_m2[1]" SITE "69" ;
LOCATE COMP "H_B_m2" SITE "71" ;
LOCATE COMP "HALL_C_OUT" SITE "20" ;
LOCATE COMP "MB_m2[0]" SITE "67" ;
LOCATE COMP "H_A_m2" SITE "73" ;
LOCATE COMP "HALL_B_OUT" SITE "24" ;
LOCATE COMP "MB_m2[1]" SITE "70" ;
LOCATE COMP "H_C_m1" SITE "38" ;
LOCATE COMP "MA_m2[0]" SITE "76" ;
LOCATE COMP "H_B_m1" SITE "43" ;
FREQUENCY NET "clkout_c" 38.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
