// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _solution_HH_
#define _solution_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "blockP1.h"
#include "get_coordcube.h"
#include "toCubieCube.h"
#include "verify.h"
#include "get_facecube_fromstr.h"
#include "solution_mul_mul_rcU.h"
#include "solution_res_f_0.h"
#include "solution_ccRet_cp_0.h"
#include "solution_ccRet_ep_0.h"
#include "solution_ccRet_co_0.h"
#include "solution_ccRet_eo_0.h"
#include "solution_count.h"
#include "solution_P1Buffervdy.h"
#include "solution_P1Bufferyd2.h"
#include "solution_P1BufferAem.h"
#include "solution_P3BufferBew.h"
#include "solution_P3BufferCeG.h"
#include "solution_P3BufferFfa.h"
#include "solution_P3BufferGfk.h"
#include "solution_CTRL_BUS_s_axi.h"
#include "solution_CTRL_BUS1_m_axi.h"
#include "solution_CTRL_BUS2_m_axi.h"
#include "solution_CTRL_BUS3_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_CTRL_BUS1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_CTRL_BUS1_ID_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_CTRL_BUS1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_CTRL_BUS2_ID_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS2_DATA_WIDTH = 32,
         unsigned int C_M_AXI_CTRL_BUS2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS3_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_CTRL_BUS3_ID_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS3_DATA_WIDTH = 32,
         unsigned int C_M_AXI_CTRL_BUS3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTRL_BUS3_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_BUS_ADDR_WIDTH = 8,
         unsigned int C_S_AXI_CTRL_BUS_DATA_WIDTH = 32>
struct solution : public sc_module {
    // Port declarations 155
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_CTRL_BUS1_AWVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS1_AWREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_ADDR_WIDTH> > m_axi_CTRL_BUS1_AWADDR;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_ID_WIDTH> > m_axi_CTRL_BUS1_AWID;
    sc_out< sc_lv<8> > m_axi_CTRL_BUS1_AWLEN;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS1_AWBURST;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS1_AWPROT;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS1_AWQOS;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS1_AWREGION;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_AWUSER_WIDTH> > m_axi_CTRL_BUS1_AWUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS1_WVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS1_WREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_DATA_WIDTH> > m_axi_CTRL_BUS1_WDATA;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_DATA_WIDTH/8> > m_axi_CTRL_BUS1_WSTRB;
    sc_out< sc_logic > m_axi_CTRL_BUS1_WLAST;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_ID_WIDTH> > m_axi_CTRL_BUS1_WID;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_WUSER_WIDTH> > m_axi_CTRL_BUS1_WUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS1_ARVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS1_ARREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_ADDR_WIDTH> > m_axi_CTRL_BUS1_ARADDR;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_ID_WIDTH> > m_axi_CTRL_BUS1_ARID;
    sc_out< sc_lv<8> > m_axi_CTRL_BUS1_ARLEN;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS1_ARBURST;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS1_ARPROT;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS1_ARQOS;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS1_ARREGION;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS1_ARUSER_WIDTH> > m_axi_CTRL_BUS1_ARUSER;
    sc_in< sc_logic > m_axi_CTRL_BUS1_RVALID;
    sc_out< sc_logic > m_axi_CTRL_BUS1_RREADY;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS1_DATA_WIDTH> > m_axi_CTRL_BUS1_RDATA;
    sc_in< sc_logic > m_axi_CTRL_BUS1_RLAST;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS1_ID_WIDTH> > m_axi_CTRL_BUS1_RID;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS1_RUSER_WIDTH> > m_axi_CTRL_BUS1_RUSER;
    sc_in< sc_lv<2> > m_axi_CTRL_BUS1_RRESP;
    sc_in< sc_logic > m_axi_CTRL_BUS1_BVALID;
    sc_out< sc_logic > m_axi_CTRL_BUS1_BREADY;
    sc_in< sc_lv<2> > m_axi_CTRL_BUS1_BRESP;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS1_ID_WIDTH> > m_axi_CTRL_BUS1_BID;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS1_BUSER_WIDTH> > m_axi_CTRL_BUS1_BUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS2_AWVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS2_AWREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_ADDR_WIDTH> > m_axi_CTRL_BUS2_AWADDR;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_ID_WIDTH> > m_axi_CTRL_BUS2_AWID;
    sc_out< sc_lv<8> > m_axi_CTRL_BUS2_AWLEN;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS2_AWBURST;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS2_AWPROT;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS2_AWQOS;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS2_AWREGION;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_AWUSER_WIDTH> > m_axi_CTRL_BUS2_AWUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS2_WVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS2_WREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_DATA_WIDTH> > m_axi_CTRL_BUS2_WDATA;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_DATA_WIDTH/8> > m_axi_CTRL_BUS2_WSTRB;
    sc_out< sc_logic > m_axi_CTRL_BUS2_WLAST;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_ID_WIDTH> > m_axi_CTRL_BUS2_WID;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_WUSER_WIDTH> > m_axi_CTRL_BUS2_WUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS2_ARVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS2_ARREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_ADDR_WIDTH> > m_axi_CTRL_BUS2_ARADDR;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_ID_WIDTH> > m_axi_CTRL_BUS2_ARID;
    sc_out< sc_lv<8> > m_axi_CTRL_BUS2_ARLEN;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS2_ARBURST;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS2_ARPROT;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS2_ARQOS;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS2_ARREGION;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS2_ARUSER_WIDTH> > m_axi_CTRL_BUS2_ARUSER;
    sc_in< sc_logic > m_axi_CTRL_BUS2_RVALID;
    sc_out< sc_logic > m_axi_CTRL_BUS2_RREADY;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS2_DATA_WIDTH> > m_axi_CTRL_BUS2_RDATA;
    sc_in< sc_logic > m_axi_CTRL_BUS2_RLAST;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS2_ID_WIDTH> > m_axi_CTRL_BUS2_RID;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS2_RUSER_WIDTH> > m_axi_CTRL_BUS2_RUSER;
    sc_in< sc_lv<2> > m_axi_CTRL_BUS2_RRESP;
    sc_in< sc_logic > m_axi_CTRL_BUS2_BVALID;
    sc_out< sc_logic > m_axi_CTRL_BUS2_BREADY;
    sc_in< sc_lv<2> > m_axi_CTRL_BUS2_BRESP;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS2_ID_WIDTH> > m_axi_CTRL_BUS2_BID;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS2_BUSER_WIDTH> > m_axi_CTRL_BUS2_BUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS3_AWVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS3_AWREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_ADDR_WIDTH> > m_axi_CTRL_BUS3_AWADDR;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_ID_WIDTH> > m_axi_CTRL_BUS3_AWID;
    sc_out< sc_lv<8> > m_axi_CTRL_BUS3_AWLEN;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS3_AWBURST;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS3_AWPROT;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS3_AWQOS;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS3_AWREGION;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_AWUSER_WIDTH> > m_axi_CTRL_BUS3_AWUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS3_WVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS3_WREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_DATA_WIDTH> > m_axi_CTRL_BUS3_WDATA;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_DATA_WIDTH/8> > m_axi_CTRL_BUS3_WSTRB;
    sc_out< sc_logic > m_axi_CTRL_BUS3_WLAST;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_ID_WIDTH> > m_axi_CTRL_BUS3_WID;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_WUSER_WIDTH> > m_axi_CTRL_BUS3_WUSER;
    sc_out< sc_logic > m_axi_CTRL_BUS3_ARVALID;
    sc_in< sc_logic > m_axi_CTRL_BUS3_ARREADY;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_ADDR_WIDTH> > m_axi_CTRL_BUS3_ARADDR;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_ID_WIDTH> > m_axi_CTRL_BUS3_ARID;
    sc_out< sc_lv<8> > m_axi_CTRL_BUS3_ARLEN;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS3_ARBURST;
    sc_out< sc_lv<2> > m_axi_CTRL_BUS3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_CTRL_BUS3_ARPROT;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS3_ARQOS;
    sc_out< sc_lv<4> > m_axi_CTRL_BUS3_ARREGION;
    sc_out< sc_uint<C_M_AXI_CTRL_BUS3_ARUSER_WIDTH> > m_axi_CTRL_BUS3_ARUSER;
    sc_in< sc_logic > m_axi_CTRL_BUS3_RVALID;
    sc_out< sc_logic > m_axi_CTRL_BUS3_RREADY;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS3_DATA_WIDTH> > m_axi_CTRL_BUS3_RDATA;
    sc_in< sc_logic > m_axi_CTRL_BUS3_RLAST;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS3_ID_WIDTH> > m_axi_CTRL_BUS3_RID;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS3_RUSER_WIDTH> > m_axi_CTRL_BUS3_RUSER;
    sc_in< sc_lv<2> > m_axi_CTRL_BUS3_RRESP;
    sc_in< sc_logic > m_axi_CTRL_BUS3_BVALID;
    sc_out< sc_logic > m_axi_CTRL_BUS3_BREADY;
    sc_in< sc_lv<2> > m_axi_CTRL_BUS3_BRESP;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS3_ID_WIDTH> > m_axi_CTRL_BUS3_BID;
    sc_in< sc_uint<C_M_AXI_CTRL_BUS3_BUSER_WIDTH> > m_axi_CTRL_BUS3_BUSER;
    sc_in< sc_logic > s_axi_CTRL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH/8> > s_axi_CTRL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<16> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<2> > ap_var_for_const5;


    // Module declarations
    solution(sc_module_name name);
    SC_HAS_PROCESS(solution);

    ~solution();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    solution_res_f_0* res_f_0_U;
    solution_ccRet_cp_0* ccRet_cp_0_U;
    solution_ccRet_ep_0* ccRet_ep_0_U;
    solution_ccRet_co_0* ccRet_co_0_U;
    solution_ccRet_eo_0* ccRet_eo_0_U;
    solution_CTRL_BUS_s_axi<C_S_AXI_CTRL_BUS_ADDR_WIDTH,C_S_AXI_CTRL_BUS_DATA_WIDTH>* solution_CTRL_BUS_s_axi_U;
    solution_CTRL_BUS1_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_CTRL_BUS1_ID_WIDTH,C_M_AXI_CTRL_BUS1_ADDR_WIDTH,C_M_AXI_CTRL_BUS1_DATA_WIDTH,C_M_AXI_CTRL_BUS1_AWUSER_WIDTH,C_M_AXI_CTRL_BUS1_ARUSER_WIDTH,C_M_AXI_CTRL_BUS1_WUSER_WIDTH,C_M_AXI_CTRL_BUS1_RUSER_WIDTH,C_M_AXI_CTRL_BUS1_BUSER_WIDTH,C_M_AXI_CTRL_BUS1_USER_VALUE,C_M_AXI_CTRL_BUS1_PROT_VALUE,C_M_AXI_CTRL_BUS1_CACHE_VALUE>* solution_CTRL_BUS1_m_axi_U;
    solution_CTRL_BUS2_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_CTRL_BUS2_ID_WIDTH,C_M_AXI_CTRL_BUS2_ADDR_WIDTH,C_M_AXI_CTRL_BUS2_DATA_WIDTH,C_M_AXI_CTRL_BUS2_AWUSER_WIDTH,C_M_AXI_CTRL_BUS2_ARUSER_WIDTH,C_M_AXI_CTRL_BUS2_WUSER_WIDTH,C_M_AXI_CTRL_BUS2_RUSER_WIDTH,C_M_AXI_CTRL_BUS2_BUSER_WIDTH,C_M_AXI_CTRL_BUS2_USER_VALUE,C_M_AXI_CTRL_BUS2_PROT_VALUE,C_M_AXI_CTRL_BUS2_CACHE_VALUE>* solution_CTRL_BUS2_m_axi_U;
    solution_CTRL_BUS3_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_CTRL_BUS3_ID_WIDTH,C_M_AXI_CTRL_BUS3_ADDR_WIDTH,C_M_AXI_CTRL_BUS3_DATA_WIDTH,C_M_AXI_CTRL_BUS3_AWUSER_WIDTH,C_M_AXI_CTRL_BUS3_ARUSER_WIDTH,C_M_AXI_CTRL_BUS3_WUSER_WIDTH,C_M_AXI_CTRL_BUS3_RUSER_WIDTH,C_M_AXI_CTRL_BUS3_BUSER_WIDTH,C_M_AXI_CTRL_BUS3_USER_VALUE,C_M_AXI_CTRL_BUS3_PROT_VALUE,C_M_AXI_CTRL_BUS3_CACHE_VALUE>* solution_CTRL_BUS3_m_axi_U;
    solution_count* count_U;
    solution_P1Buffervdy* P1Buffer_flip_0_U;
    solution_P1Buffervdy* P1Buffer_twist_0_U;
    solution_P1Buffervdy* P1Buffer_slice_0_U;
    solution_P1Bufferyd2* P1Buffer_depthPhase1_U;
    solution_P1Bufferyd2* P1Buffer_n_0_U;
    solution_P1BufferAem* P1Buffer_0_i_U;
    solution_P3BufferBew* P3Buffer_parity_0_U;
    solution_P3BufferCeG* P3Buffer_URFtoDLF_0_U;
    solution_P3BufferCeG* P3Buffer_FRtoBR_0_U;
    solution_P3BufferCeG* P3Buffer_URtoDF_0_U;
    solution_P3BufferFfa* P3Buffer_n_0_U;
    solution_P3BufferGfk* P3Buffer_0_i_U;
    blockP1* grp_blockP1_fu_1276;
    get_coordcube* grp_get_coordcube_fu_1441;
    toCubieCube* grp_toCubieCube_fu_1467;
    verify* grp_verify_fu_1495;
    get_facecube_fromstr* grp_get_facecube_fromstr_fu_1507;
    solution_mul_mul_rcU<1,1,18,16,34>* solution_mul_mul_rcU_U378;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<6> > facelets_address0;
    sc_signal< sc_logic > facelets_ce0;
    sc_signal< sc_lv<8> > facelets_q0;
    sc_signal< sc_lv<8> > maxDepth;
    sc_signal< sc_logic > unsolvable;
    sc_signal< sc_logic > unsolvable_ap_vld;
    sc_signal< sc_lv<8> > encode_length;
    sc_signal< sc_logic > encode_length_ap_vld;
    sc_signal< sc_lv<32> > twistMove2;
    sc_signal< sc_lv<32> > flipMove2;
    sc_signal< sc_lv<32> > FRtoBR_Move2;
    sc_signal< sc_lv<32> > URFtoDLF_Move2;
    sc_signal< sc_lv<32> > URtoDF_Move2;
    sc_signal< sc_lv<32> > URtoUL_Move2;
    sc_signal< sc_lv<32> > UBtoDF_Move2;
    sc_signal< sc_lv<32> > MergeURtoULandUBtoDF2;
    sc_signal< sc_lv<32> > Slice_URFtoDLF_Parity_Prun2;
    sc_signal< sc_lv<32> > Slice_URtoDF_Parity_Prun2;
    sc_signal< sc_lv<32> > Slice_Twist_Prun2;
    sc_signal< sc_lv<32> > Slice_Flip_Prun2;
    sc_signal< sc_lv<6> > res_f_0_address0;
    sc_signal< sc_logic > res_f_0_ce0;
    sc_signal< sc_logic > res_f_0_we0;
    sc_signal< sc_lv<3> > res_f_0_q0;
    sc_signal< sc_logic > res_f_0_ce1;
    sc_signal< sc_lv<3> > res_f_0_q1;
    sc_signal< sc_lv<3> > ccRet_cp_0_address0;
    sc_signal< sc_logic > ccRet_cp_0_ce0;
    sc_signal< sc_logic > ccRet_cp_0_we0;
    sc_signal< sc_lv<3> > ccRet_cp_0_q0;
    sc_signal< sc_lv<4> > ccRet_ep_0_address0;
    sc_signal< sc_logic > ccRet_ep_0_ce0;
    sc_signal< sc_logic > ccRet_ep_0_we0;
    sc_signal< sc_lv<4> > ccRet_ep_0_q0;
    sc_signal< sc_lv<3> > ccRet_co_0_address0;
    sc_signal< sc_logic > ccRet_co_0_ce0;
    sc_signal< sc_logic > ccRet_co_0_we0;
    sc_signal< sc_lv<2> > ccRet_co_0_q0;
    sc_signal< sc_lv<4> > ccRet_eo_0_address0;
    sc_signal< sc_logic > ccRet_eo_0_ce0;
    sc_signal< sc_logic > ccRet_eo_0_we0;
    sc_signal< sc_lv<1> > ccRet_eo_0_q0;
    sc_signal< sc_lv<16> > result_twist_0;
    sc_signal< sc_lv<16> > result_flip_0;
    sc_signal< sc_lv<16> > result_parity_0;
    sc_signal< sc_lv<16> > result_FRtoBR_0;
    sc_signal< sc_lv<16> > result_URFtoDLF_0;
    sc_signal< sc_lv<16> > result_URtoUL_0;
    sc_signal< sc_lv<16> > result_UBtoDF_0;
    sc_signal< sc_lv<32> > a;
    sc_signal< sc_logic > CTRL_BUS1_AWREADY;
    sc_signal< sc_logic > CTRL_BUS1_WREADY;
    sc_signal< sc_logic > CTRL_BUS1_ARVALID;
    sc_signal< sc_logic > CTRL_BUS1_ARREADY;
    sc_signal< sc_logic > CTRL_BUS1_RVALID;
    sc_signal< sc_logic > CTRL_BUS1_RREADY;
    sc_signal< sc_lv<16> > CTRL_BUS1_RDATA;
    sc_signal< sc_logic > CTRL_BUS1_RLAST;
    sc_signal< sc_lv<1> > CTRL_BUS1_RID;
    sc_signal< sc_lv<1> > CTRL_BUS1_RUSER;
    sc_signal< sc_lv<2> > CTRL_BUS1_RRESP;
    sc_signal< sc_logic > CTRL_BUS1_BVALID;
    sc_signal< sc_lv<2> > CTRL_BUS1_BRESP;
    sc_signal< sc_lv<1> > CTRL_BUS1_BID;
    sc_signal< sc_lv<1> > CTRL_BUS1_BUSER;
    sc_signal< sc_logic > CTRL_BUS2_AWREADY;
    sc_signal< sc_logic > CTRL_BUS2_WREADY;
    sc_signal< sc_logic > CTRL_BUS2_ARVALID;
    sc_signal< sc_logic > CTRL_BUS2_ARREADY;
    sc_signal< sc_logic > CTRL_BUS2_RVALID;
    sc_signal< sc_logic > CTRL_BUS2_RREADY;
    sc_signal< sc_lv<16> > CTRL_BUS2_RDATA;
    sc_signal< sc_logic > CTRL_BUS2_RLAST;
    sc_signal< sc_lv<1> > CTRL_BUS2_RID;
    sc_signal< sc_lv<1> > CTRL_BUS2_RUSER;
    sc_signal< sc_lv<2> > CTRL_BUS2_RRESP;
    sc_signal< sc_logic > CTRL_BUS2_BVALID;
    sc_signal< sc_lv<2> > CTRL_BUS2_BRESP;
    sc_signal< sc_lv<1> > CTRL_BUS2_BID;
    sc_signal< sc_lv<1> > CTRL_BUS2_BUSER;
    sc_signal< sc_logic > CTRL_BUS3_AWREADY;
    sc_signal< sc_logic > CTRL_BUS3_WREADY;
    sc_signal< sc_logic > CTRL_BUS3_ARVALID;
    sc_signal< sc_logic > CTRL_BUS3_ARREADY;
    sc_signal< sc_logic > CTRL_BUS3_RVALID;
    sc_signal< sc_logic > CTRL_BUS3_RREADY;
    sc_signal< sc_lv<16> > CTRL_BUS3_RDATA;
    sc_signal< sc_logic > CTRL_BUS3_RLAST;
    sc_signal< sc_lv<1> > CTRL_BUS3_RID;
    sc_signal< sc_lv<1> > CTRL_BUS3_RUSER;
    sc_signal< sc_lv<2> > CTRL_BUS3_RRESP;
    sc_signal< sc_logic > CTRL_BUS3_BVALID;
    sc_signal< sc_lv<2> > CTRL_BUS3_BRESP;
    sc_signal< sc_lv<1> > CTRL_BUS3_BID;
    sc_signal< sc_lv<1> > CTRL_BUS3_BUSER;
    sc_signal< sc_lv<8> > reg_1527;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > maxDepth_read_reg_1997;
    sc_signal< sc_lv<31> > Slice_Flip_Prun_reg_2002;
    sc_signal< sc_lv<31> > Slice_Twist_Prun_reg_2007;
    sc_signal< sc_lv<31> > Slice_URtoDF_Parity_s_reg_2012;
    sc_signal< sc_lv<31> > Slice_URFtoDLF_Parit_reg_2017;
    sc_signal< sc_lv<31> > MergeURtoULandUBtoDF_reg_2022;
    sc_signal< sc_lv<31> > UBtoDF_Move_reg_2027;
    sc_signal< sc_lv<31> > URtoUL_Move_reg_2032;
    sc_signal< sc_lv<31> > URtoDF_Move_reg_2037;
    sc_signal< sc_lv<31> > URFtoDLF_Move_reg_2042;
    sc_signal< sc_lv<31> > FRtoBR_Move_reg_2047;
    sc_signal< sc_lv<31> > flipMove_reg_2052;
    sc_signal< sc_lv<31> > twistMove_reg_2057;
    sc_signal< sc_lv<3> > indvarinc_fu_1652_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > i_11_fu_1675_p2;
    sc_signal< sc_lv<3> > i_11_reg_2073;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > tmp_49_fu_1681_p3;
    sc_signal< sc_lv<6> > tmp_49_reg_2078;
    sc_signal< sc_lv<1> > exitcond1_fu_1669_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_complete_phi_fu_1234_p4;
    sc_signal< sc_lv<1> > grp_fu_1515_p2;
    sc_signal< sc_lv<1> > tmp_53_reg_2130;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_56_reg_2140;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > tmp_59_reg_2150;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp8_fu_1753_p2;
    sc_signal< sc_lv<1> > tmp8_reg_2165;
    sc_signal< sc_lv<1> > tmp_65_reg_2170;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > tmp_69_reg_2180;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_79_reg_2190;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > complete_1_fu_1809_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<6> > i_12_fu_1821_p2;
    sc_signal< sc_lv<6> > i_12_reg_2208;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > exitcond_fu_1815_p2;
    sc_signal< sc_lv<1> > tmp_71_fu_1832_p2;
    sc_signal< sc_lv<1> > tmp_71_reg_2218;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<3> > i_5_fu_1838_p2;
    sc_signal< sc_lv<3> > i_5_reg_2222;
    sc_signal< sc_lv<1> > tmp_83_fu_1855_p2;
    sc_signal< sc_lv<1> > tmp_83_reg_2235;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > grp_verify_fu_1495_ap_idle;
    sc_signal< sc_logic > grp_verify_fu_1495_ap_ready;
    sc_signal< sc_logic > grp_verify_fu_1495_ap_done;
    sc_signal< sc_lv<16> > FRtoBR_reg_2239;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<33> > tmp_89_fu_1869_p1;
    sc_signal< sc_lv<33> > tmp_89_reg_2244;
    sc_signal< sc_lv<1> > tmp_90_reg_2249;
    sc_signal< sc_lv<13> > tmp_93_reg_2255;
    sc_signal< sc_lv<16> > flip_reg_2260;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<16> > twist_reg_2265;
    sc_signal< sc_lv<16> > slice_fu_1936_p3;
    sc_signal< sc_lv<16> > slice_reg_2270;
    sc_signal< sc_lv<16> > URFtoDLF_reg_2275;
    sc_signal< sc_lv<16> > URtoUL_reg_2280;
    sc_signal< sc_lv<16> > UBtoDF_reg_2285;
    sc_signal< sc_lv<1> > tmp_86_fu_1955_p2;
    sc_signal< sc_lv<1> > tmp_86_reg_2290;
    sc_signal< sc_lv<1> > tmp_87_fu_1961_p2;
    sc_signal< sc_lv<1> > tmp_87_reg_2295;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<5> > depthPhase1_1_fu_1983_p2;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > complete_reg_1230;
    sc_signal< sc_lv<1> > tmp_88_fu_1977_p2;
    sc_signal< sc_lv<3> > count_address0;
    sc_signal< sc_logic > count_ce0;
    sc_signal< sc_logic > count_we0;
    sc_signal< sc_lv<32> > count_d0;
    sc_signal< sc_lv<32> > count_q0;
    sc_signal< sc_lv<16> > P1Buffer_flip_0_q0;
    sc_signal< sc_lv<16> > P1Buffer_twist_0_q0;
    sc_signal< sc_lv<16> > P1Buffer_slice_0_q0;
    sc_signal< sc_lv<8> > P1Buffer_depthPhase1_q0;
    sc_signal< sc_lv<8> > P1Buffer_n_0_q0;
    sc_signal< sc_lv<8> > P1Buffer_0_i_q0;
    sc_signal< sc_lv<1> > P3Buffer_parity_0_q0;
    sc_signal< sc_lv<16> > P3Buffer_URFtoDLF_0_q0;
    sc_signal< sc_lv<16> > P3Buffer_FRtoBR_0_q0;
    sc_signal< sc_lv<16> > P3Buffer_URtoDF_0_q0;
    sc_signal< sc_lv<8> > P3Buffer_n_0_q0;
    sc_signal< sc_lv<8> > P3Buffer_0_i_q0;
    sc_signal< sc_lv<8> > P3Buffer_0_i_q1;
    sc_signal< sc_logic > grp_blockP1_fu_1276_ap_start;
    sc_signal< sc_logic > grp_blockP1_fu_1276_ap_done;
    sc_signal< sc_logic > grp_blockP1_fu_1276_ap_idle;
    sc_signal< sc_logic > grp_blockP1_fu_1276_ap_ready;
    sc_signal< sc_lv<13> > grp_blockP1_fu_1276_P1Buffer_0_flip_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_flip_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_flip_we0;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_P1Buffer_0_flip_d0;
    sc_signal< sc_lv<13> > grp_blockP1_fu_1276_P1Buffer_0_twist_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_twist_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_twist_we0;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_P1Buffer_0_twist_d0;
    sc_signal< sc_lv<13> > grp_blockP1_fu_1276_P1Buffer_0_slice_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_slice_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_slice_we0;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_P1Buffer_0_slice_d0;
    sc_signal< sc_lv<13> > grp_blockP1_fu_1276_P1Buffer_0_depthPha_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_depthPha_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_depthPha_we0;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_P1Buffer_0_depthPha_d0;
    sc_signal< sc_lv<13> > grp_blockP1_fu_1276_P1Buffer_0_n_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_n_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_n_we0;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_P1Buffer_0_n_d0;
    sc_signal< sc_lv<18> > grp_blockP1_fu_1276_P1Buffer_0_i_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_i_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P1Buffer_0_i_we0;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_P1Buffer_0_i_d0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_parity;
    sc_signal< sc_lv<10> > grp_blockP1_fu_1276_P3Buffer_0_parity_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_parity_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_parity_we0;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_P3Buffer_0_parity_d0;
    sc_signal< sc_lv<10> > grp_blockP1_fu_1276_P3Buffer_0_URFtoDLF_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_URFtoDLF_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_URFtoDLF_we0;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_P3Buffer_0_URFtoDLF_d0;
    sc_signal< sc_lv<10> > grp_blockP1_fu_1276_P3Buffer_0_FRtoBR_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_FRtoBR_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_FRtoBR_we0;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_P3Buffer_0_FRtoBR_d0;
    sc_signal< sc_lv<10> > grp_blockP1_fu_1276_P3Buffer_0_URtoDF_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_URtoDF_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_URtoDF_we0;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_P3Buffer_0_URtoDF_d0;
    sc_signal< sc_lv<10> > grp_blockP1_fu_1276_P3Buffer_0_n_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_n_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_n_we0;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_P3Buffer_0_n_d0;
    sc_signal< sc_lv<15> > grp_blockP1_fu_1276_P3Buffer_0_i_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_i_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_i_we0;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_P3Buffer_0_i_d0;
    sc_signal< sc_lv<15> > grp_blockP1_fu_1276_P3Buffer_0_i_address1;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_i_ce1;
    sc_signal< sc_logic > grp_blockP1_fu_1276_P3Buffer_0_i_we1;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_P3Buffer_0_i_d1;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_encode_length;
    sc_signal< sc_logic > grp_blockP1_fu_1276_encode_length_ap_vld;
    sc_signal< sc_lv<5> > grp_blockP1_fu_1276_encode_array_address0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_encode_array_ce0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_encode_array_we0;
    sc_signal< sc_lv<8> > grp_blockP1_fu_1276_encode_array_d0;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_twistMove2_AWVALID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_twistMove2_AWADDR;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_twistMove2_AWID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_twistMove2_AWLEN;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_twistMove2_AWSIZE;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_twistMove2_AWBURST;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_twistMove2_AWLOCK;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_twistMove2_AWCACHE;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_twistMove2_AWPROT;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_twistMove2_AWQOS;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_twistMove2_AWREGION;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_twistMove2_AWUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_twistMove2_WVALID;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_m_axi_twistMove2_WDATA;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_twistMove2_WSTRB;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_twistMove2_WLAST;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_twistMove2_WID;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_twistMove2_WUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_twistMove2_ARVALID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_twistMove2_ARADDR;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_twistMove2_ARID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_twistMove2_ARLEN;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_twistMove2_ARSIZE;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_twistMove2_ARBURST;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_twistMove2_ARLOCK;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_twistMove2_ARCACHE;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_twistMove2_ARPROT;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_twistMove2_ARQOS;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_twistMove2_ARREGION;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_twistMove2_ARUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_twistMove2_RREADY;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_twistMove2_BREADY;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_flipMove2_AWVALID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_flipMove2_AWADDR;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_flipMove2_AWID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_flipMove2_AWLEN;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_flipMove2_AWSIZE;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_flipMove2_AWBURST;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_flipMove2_AWLOCK;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_flipMove2_AWCACHE;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_flipMove2_AWPROT;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_flipMove2_AWQOS;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_flipMove2_AWREGION;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_flipMove2_AWUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_flipMove2_WVALID;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_m_axi_flipMove2_WDATA;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_flipMove2_WSTRB;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_flipMove2_WLAST;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_flipMove2_WID;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_flipMove2_WUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_flipMove2_ARVALID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_flipMove2_ARADDR;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_flipMove2_ARID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_flipMove2_ARLEN;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_flipMove2_ARSIZE;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_flipMove2_ARBURST;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_flipMove2_ARLOCK;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_flipMove2_ARCACHE;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_flipMove2_ARPROT;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_flipMove2_ARQOS;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_flipMove2_ARREGION;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_flipMove2_ARUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_flipMove2_RREADY;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_flipMove2_BREADY;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_AWUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_WSTRB;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_WID;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_WUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARID;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_ARUSER;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_RREADY;
    sc_signal< sc_logic > grp_blockP1_fu_1276_m_axi_FRtoBR_Move2_BREADY;
    sc_signal< sc_lv<32> > grp_blockP1_fu_1276_a_o;
    sc_signal< sc_logic > grp_blockP1_fu_1276_a_o_ap_vld;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_ap_start;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_ap_done;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_ap_idle;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_ap_ready;
    sc_signal< sc_lv<3> > grp_get_coordcube_fu_1441_cubiecube_0_cp_address0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_cubiecube_0_cp_ce0;
    sc_signal< sc_lv<3> > grp_get_coordcube_fu_1441_cubiecube_0_co_address0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_cubiecube_0_co_ce0;
    sc_signal< sc_lv<4> > grp_get_coordcube_fu_1441_cubiecube_0_ep_address0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_cubiecube_0_ep_ce0;
    sc_signal< sc_lv<4> > grp_get_coordcube_fu_1441_cubiecube_0_eo_address0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_cubiecube_0_eo_ce0;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_twist_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_twist_0_ap_vld;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_flip_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_flip_0_ap_vld;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_parity_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_parity_0_ap_vld;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_FRtoBR_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_FRtoBR_0_ap_vld;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_URFtoDLF_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_URFtoDLF_0_ap_vld;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_URtoUL_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_URtoUL_0_ap_vld;
    sc_signal< sc_lv<16> > grp_get_coordcube_fu_1441_result_UBtoDF_0;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_result_UBtoDF_0_ap_vld;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ap_start;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ap_done;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ap_idle;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ap_ready;
    sc_signal< sc_lv<6> > grp_toCubieCube_fu_1467_facecube_0_f_address0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_facecube_0_f_ce0;
    sc_signal< sc_lv<6> > grp_toCubieCube_fu_1467_facecube_0_f_address1;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_facecube_0_f_ce1;
    sc_signal< sc_lv<3> > grp_toCubieCube_fu_1467_ccRet_cp_0_address0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_cp_0_ce0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_cp_0_we0;
    sc_signal< sc_lv<3> > grp_toCubieCube_fu_1467_ccRet_cp_0_d0;
    sc_signal< sc_lv<4> > grp_toCubieCube_fu_1467_ccRet_ep_0_address0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_ep_0_ce0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_ep_0_we0;
    sc_signal< sc_lv<4> > grp_toCubieCube_fu_1467_ccRet_ep_0_d0;
    sc_signal< sc_lv<3> > grp_toCubieCube_fu_1467_ccRet_co_0_address0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_co_0_ce0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_co_0_we0;
    sc_signal< sc_lv<2> > grp_toCubieCube_fu_1467_ccRet_co_0_d0;
    sc_signal< sc_lv<4> > grp_toCubieCube_fu_1467_ccRet_eo_0_address0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_eo_0_ce0;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ccRet_eo_0_we0;
    sc_signal< sc_lv<1> > grp_toCubieCube_fu_1467_ccRet_eo_0_d0;
    sc_signal< sc_logic > grp_verify_fu_1495_ap_start;
    sc_signal< sc_lv<3> > grp_verify_fu_1495_cubiecube_0_cp_address0;
    sc_signal< sc_logic > grp_verify_fu_1495_cubiecube_0_cp_ce0;
    sc_signal< sc_lv<3> > grp_verify_fu_1495_cubiecube_0_co_address0;
    sc_signal< sc_logic > grp_verify_fu_1495_cubiecube_0_co_ce0;
    sc_signal< sc_lv<4> > grp_verify_fu_1495_cubiecube_0_ep_address0;
    sc_signal< sc_logic > grp_verify_fu_1495_cubiecube_0_ep_ce0;
    sc_signal< sc_lv<4> > grp_verify_fu_1495_cubiecube_0_eo_address0;
    sc_signal< sc_logic > grp_verify_fu_1495_cubiecube_0_eo_ce0;
    sc_signal< sc_lv<4> > grp_verify_fu_1495_ap_return;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_ap_start;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_ap_done;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_ap_idle;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_ap_ready;
    sc_signal< sc_lv<6> > grp_get_facecube_fromstr_fu_1507_cubeString_address0;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_cubeString_ce0;
    sc_signal< sc_lv<6> > grp_get_facecube_fromstr_fu_1507_res_f_0_address0;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_res_f_0_ce0;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_res_f_0_we0;
    sc_signal< sc_lv<3> > grp_get_facecube_fromstr_fu_1507_res_f_0_d0;
    sc_signal< sc_lv<3> > invdar_reg_1208;
    sc_signal< sc_lv<1> > tmp_48_fu_1663_p2;
    sc_signal< sc_lv<3> > i_reg_1219;
    sc_signal< sc_lv<6> > i_1_reg_1242;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<3> > i_2_reg_1253;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > tmp_82_fu_1849_p2;
    sc_signal< sc_lv<5> > depthPhase1_reg_1264;
    sc_signal< sc_logic > grp_blockP1_fu_1276_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_get_coordcube_fu_1441_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > grp_toCubieCube_fu_1467_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_verify_fu_1495_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > grp_get_facecube_fromstr_fu_1507_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > tmp_s_fu_1658_p1;
    sc_signal< sc_lv<64> > tmp_50_fu_1689_p1;
    sc_signal< sc_lv<64> > tmp_52_fu_1699_p1;
    sc_signal< sc_lv<64> > tmp_55_fu_1709_p1;
    sc_signal< sc_lv<64> > tmp_58_fu_1719_p1;
    sc_signal< sc_lv<64> > tmp_61_fu_1729_p1;
    sc_signal< sc_lv<64> > tmp_64_fu_1739_p1;
    sc_signal< sc_lv<64> > tmp_68_fu_1764_p1;
    sc_signal< sc_lv<64> > tmp_78_fu_1774_p1;
    sc_signal< sc_lv<64> > tmp_84_fu_1784_p1;
    sc_signal< sc_lv<64> > tmp_66_fu_1827_p1;
    sc_signal< sc_lv<64> > tmp_81_fu_1844_p1;
    sc_signal< sc_lv<32> > grp_fu_1520_p2;
    sc_signal< sc_lv<6> > tmp_51_fu_1694_p2;
    sc_signal< sc_lv<6> > tmp_54_fu_1704_p2;
    sc_signal< sc_lv<6> > tmp_57_fu_1714_p2;
    sc_signal< sc_lv<6> > tmp_60_fu_1724_p2;
    sc_signal< sc_lv<6> > tmp_63_fu_1734_p2;
    sc_signal< sc_lv<1> > tmp10_fu_1748_p2;
    sc_signal< sc_lv<1> > tmp9_fu_1744_p2;
    sc_signal< sc_lv<6> > tmp_67_fu_1759_p2;
    sc_signal< sc_lv<6> > tmp_70_fu_1769_p2;
    sc_signal< sc_lv<6> > tmp_80_fu_1779_p2;
    sc_signal< sc_lv<1> > tmp13_fu_1793_p2;
    sc_signal< sc_lv<1> > tmp12_fu_1789_p2;
    sc_signal< sc_lv<1> > tmp11_fu_1798_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_1804_p2;
    sc_signal< sc_lv<34> > mul_fu_1989_p2;
    sc_signal< sc_lv<16> > tmp_90_fu_1872_p1;
    sc_signal< sc_lv<33> > neg_mul_fu_1901_p2;
    sc_signal< sc_lv<12> > tmp_91_fu_1906_p4;
    sc_signal< sc_lv<16> > tmp_92_fu_1916_p1;
    sc_signal< sc_lv<16> > tmp_94_fu_1920_p1;
    sc_signal< sc_lv<16> > tmp_95_fu_1923_p3;
    sc_signal< sc_lv<16> > neg_ti_fu_1930_p2;
    sc_signal< sc_lv<18> > mul_fu_1989_p0;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_state9;
    static const sc_lv<30> ap_ST_fsm_state10;
    static const sc_lv<30> ap_ST_fsm_state11;
    static const sc_lv<30> ap_ST_fsm_state12;
    static const sc_lv<30> ap_ST_fsm_state13;
    static const sc_lv<30> ap_ST_fsm_state14;
    static const sc_lv<30> ap_ST_fsm_state15;
    static const sc_lv<30> ap_ST_fsm_state16;
    static const sc_lv<30> ap_ST_fsm_state17;
    static const sc_lv<30> ap_ST_fsm_state18;
    static const sc_lv<30> ap_ST_fsm_state19;
    static const sc_lv<30> ap_ST_fsm_state20;
    static const sc_lv<30> ap_ST_fsm_state21;
    static const sc_lv<30> ap_ST_fsm_state22;
    static const sc_lv<30> ap_ST_fsm_state23;
    static const sc_lv<30> ap_ST_fsm_state24;
    static const sc_lv<30> ap_ST_fsm_state25;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_state27;
    static const sc_lv<30> ap_ST_fsm_state28;
    static const sc_lv<30> ap_ST_fsm_state29;
    static const sc_lv<30> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_CTRL_BUS1_USER_VALUE;
    static const int C_M_AXI_CTRL_BUS1_PROT_VALUE;
    static const int C_M_AXI_CTRL_BUS1_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_CTRL_BUS2_USER_VALUE;
    static const int C_M_AXI_CTRL_BUS2_PROT_VALUE;
    static const int C_M_AXI_CTRL_BUS2_CACHE_VALUE;
    static const int C_M_AXI_CTRL_BUS3_USER_VALUE;
    static const int C_M_AXI_CTRL_BUS3_PROT_VALUE;
    static const int C_M_AXI_CTRL_BUS3_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_42;
    static const sc_lv<8> ap_const_lv8_4C;
    static const sc_lv<8> ap_const_lv8_44;
    static const sc_lv<8> ap_const_lv8_46;
    static const sc_lv<8> ap_const_lv8_52;
    static const sc_lv<8> ap_const_lv8_55;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<32> ap_const_lv32_FFFFFFFE;
    static const sc_lv<34> ap_const_lv34_15556;
    static const sc_lv<2> ap_const_lv2_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const5();
    void thread_ap_clk_no_reset_();
    void thread_CTRL_BUS1_ARVALID();
    void thread_CTRL_BUS1_RREADY();
    void thread_CTRL_BUS2_ARVALID();
    void thread_CTRL_BUS2_RREADY();
    void thread_CTRL_BUS3_ARVALID();
    void thread_CTRL_BUS3_RREADY();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_complete_phi_fu_1234_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ccRet_co_0_address0();
    void thread_ccRet_co_0_ce0();
    void thread_ccRet_co_0_we0();
    void thread_ccRet_cp_0_address0();
    void thread_ccRet_cp_0_ce0();
    void thread_ccRet_cp_0_we0();
    void thread_ccRet_eo_0_address0();
    void thread_ccRet_eo_0_ce0();
    void thread_ccRet_eo_0_we0();
    void thread_ccRet_ep_0_address0();
    void thread_ccRet_ep_0_ce0();
    void thread_ccRet_ep_0_we0();
    void thread_complete_1_fu_1809_p2();
    void thread_count_address0();
    void thread_count_ce0();
    void thread_count_d0();
    void thread_count_we0();
    void thread_depthPhase1_1_fu_1983_p2();
    void thread_encode_length();
    void thread_encode_length_ap_vld();
    void thread_exitcond1_fu_1669_p2();
    void thread_exitcond_fu_1815_p2();
    void thread_facelets_address0();
    void thread_facelets_ce0();
    void thread_grp_blockP1_fu_1276_ap_start();
    void thread_grp_blockP1_fu_1276_parity();
    void thread_grp_fu_1515_p2();
    void thread_grp_fu_1520_p2();
    void thread_grp_get_coordcube_fu_1441_ap_start();
    void thread_grp_get_facecube_fromstr_fu_1507_ap_start();
    void thread_grp_toCubieCube_fu_1467_ap_start();
    void thread_grp_verify_fu_1495_ap_start();
    void thread_i_11_fu_1675_p2();
    void thread_i_12_fu_1821_p2();
    void thread_i_5_fu_1838_p2();
    void thread_indvarinc_fu_1652_p2();
    void thread_mul_fu_1989_p0();
    void thread_neg_mul_fu_1901_p2();
    void thread_neg_ti_fu_1930_p2();
    void thread_res_f_0_address0();
    void thread_res_f_0_ce0();
    void thread_res_f_0_ce1();
    void thread_res_f_0_we0();
    void thread_slice_fu_1936_p3();
    void thread_tmp10_fu_1748_p2();
    void thread_tmp11_fu_1798_p2();
    void thread_tmp12_fu_1789_p2();
    void thread_tmp13_fu_1793_p2();
    void thread_tmp8_fu_1753_p2();
    void thread_tmp9_fu_1744_p2();
    void thread_tmp_21_fu_1804_p2();
    void thread_tmp_48_fu_1663_p2();
    void thread_tmp_49_fu_1681_p3();
    void thread_tmp_50_fu_1689_p1();
    void thread_tmp_51_fu_1694_p2();
    void thread_tmp_52_fu_1699_p1();
    void thread_tmp_54_fu_1704_p2();
    void thread_tmp_55_fu_1709_p1();
    void thread_tmp_57_fu_1714_p2();
    void thread_tmp_58_fu_1719_p1();
    void thread_tmp_60_fu_1724_p2();
    void thread_tmp_61_fu_1729_p1();
    void thread_tmp_63_fu_1734_p2();
    void thread_tmp_64_fu_1739_p1();
    void thread_tmp_66_fu_1827_p1();
    void thread_tmp_67_fu_1759_p2();
    void thread_tmp_68_fu_1764_p1();
    void thread_tmp_70_fu_1769_p2();
    void thread_tmp_71_fu_1832_p2();
    void thread_tmp_78_fu_1774_p1();
    void thread_tmp_80_fu_1779_p2();
    void thread_tmp_81_fu_1844_p1();
    void thread_tmp_82_fu_1849_p2();
    void thread_tmp_83_fu_1855_p2();
    void thread_tmp_84_fu_1784_p1();
    void thread_tmp_86_fu_1955_p2();
    void thread_tmp_87_fu_1961_p2();
    void thread_tmp_88_fu_1977_p2();
    void thread_tmp_89_fu_1869_p1();
    void thread_tmp_90_fu_1872_p1();
    void thread_tmp_91_fu_1906_p4();
    void thread_tmp_92_fu_1916_p1();
    void thread_tmp_94_fu_1920_p1();
    void thread_tmp_95_fu_1923_p3();
    void thread_tmp_s_fu_1658_p1();
    void thread_unsolvable();
    void thread_unsolvable_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
