{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734548409589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734548409589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 00:00:09 2024 " "Processing started: Thu Dec 19 00:00:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734548409589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548409589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off execute -c execute " "Command: quartus_map --read_settings_files=on --write_settings_files=off execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548409589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734548409724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734548409724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-Behavioral " "Found design unit 1: execute-Behavioral" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415203 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415204 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-Behavioral " "Found design unit 1: InstructionDecode-Behavioral" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415205 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-bhv " "Found design unit 1: InstructionFetch-bhv" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionFetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415205 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionFetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydecode-bhv " "Found design unit 1: mydecode-bhv" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/mydecode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415206 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydecode " "Found entity 1: mydecode" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/mydecode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "MyPackage.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/MyPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/sevenSegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415207 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/sevenSegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file executemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 executeModule-Behavioral " "Found design unit 1: executeModule-Behavioral" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415207 ""} { "Info" "ISGN_ENTITY_NAME" "1 executeModule " "Found entity 1: executeModule" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-bhv " "Found design unit 1: CU-bhv" {  } { { "CU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/CU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415208 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/CU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415208 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-bhv " "Found design unit 1: controlUnit-bhv" {  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415209 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734548415209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "execute " "Elaborating entity \"execute\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734548415225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flagWire execute.vhd(21) " "Verilog HDL or VHDL warning at execute.vhd(21): object \"zero_flagWire\" assigned a value but never read" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734548415227 "|execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_unit " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_unit\"" {  } { { "execute.vhd" "fetch_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548415227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:decode_unit " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:decode_unit\"" {  } { { "execute.vhd" "decode_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548415237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit\"" {  } { { "execute.vhd" "control_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548415240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeModule executeModule:execute_unit " "Elaborating entity \"executeModule\" for hierarchy \"executeModule:execute_unit\"" {  } { { "execute.vhd" "execute_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548415241 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(29) " "VHDL Process Statement warning at executeModule.vhd(29): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(29) " "VHDL Process Statement warning at executeModule.vhd(29): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(31) " "VHDL Process Statement warning at executeModule.vhd(31): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate executeModule.vhd(31) " "VHDL Process Statement warning at executeModule.vhd(31): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(34) " "VHDL Process Statement warning at executeModule.vhd(34): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(34) " "VHDL Process Statement warning at executeModule.vhd(34): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(40) " "VHDL Process Statement warning at executeModule.vhd(40): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(40) " "VHDL Process Statement warning at executeModule.vhd(40): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate executeModule.vhd(45) " "VHDL Process Statement warning at executeModule.vhd(45): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC4 executeModule.vhd(46) " "VHDL Process Statement warning at executeModule.vhd(46): signal \"PC4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero executeModule.vhd(21) " "VHDL Process Statement warning at executeModule.vhd(21): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734548415242 "|execute|executeModule:execute_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_unit " "Elaborating entity \"memory\" for hierarchy \"memory:memory_unit\"" {  } { { "execute.vhd" "memory_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite memory.vhd(24) " "VHDL Process Statement warning at memory.vhd(24): signal \"MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead memory.vhd(26) " "VHDL Process Statement warning at memory.vhd(26): signal \"MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data memory.vhd(17) " "VHDL Process Statement warning at memory.vhd(17): inferring latch(es) for signal or variable \"read_data\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory.vhd(17) " "Inferred latch for \"read_data\[0\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory.vhd(17) " "Inferred latch for \"read_data\[1\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory.vhd(17) " "Inferred latch for \"read_data\[2\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory.vhd(17) " "Inferred latch for \"read_data\[3\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory.vhd(17) " "Inferred latch for \"read_data\[4\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory.vhd(17) " "Inferred latch for \"read_data\[5\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory.vhd(17) " "Inferred latch for \"read_data\[6\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory.vhd(17) " "Inferred latch for \"read_data\[7\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory.vhd(17) " "Inferred latch for \"read_data\[8\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory.vhd(17) " "Inferred latch for \"read_data\[9\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory.vhd(17) " "Inferred latch for \"read_data\[10\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory.vhd(17) " "Inferred latch for \"read_data\[11\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory.vhd(17) " "Inferred latch for \"read_data\[12\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory.vhd(17) " "Inferred latch for \"read_data\[13\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory.vhd(17) " "Inferred latch for \"read_data\[14\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory.vhd(17) " "Inferred latch for \"read_data\[15\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory.vhd(17) " "Inferred latch for \"read_data\[16\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory.vhd(17) " "Inferred latch for \"read_data\[17\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415243 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory.vhd(17) " "Inferred latch for \"read_data\[18\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory.vhd(17) " "Inferred latch for \"read_data\[19\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory.vhd(17) " "Inferred latch for \"read_data\[20\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory.vhd(17) " "Inferred latch for \"read_data\[21\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory.vhd(17) " "Inferred latch for \"read_data\[22\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory.vhd(17) " "Inferred latch for \"read_data\[23\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory.vhd(17) " "Inferred latch for \"read_data\[24\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory.vhd(17) " "Inferred latch for \"read_data\[25\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory.vhd(17) " "Inferred latch for \"read_data\[26\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory.vhd(17) " "Inferred latch for \"read_data\[27\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory.vhd(17) " "Inferred latch for \"read_data\[28\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory.vhd(17) " "Inferred latch for \"read_data\[29\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory.vhd(17) " "Inferred latch for \"read_data\[30\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory.vhd(17) " "Inferred latch for \"read_data\[31\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 "|execute|memory:memory_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:u7 " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:u7\"" {  } { { "execute.vhd" "u7" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548415244 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:fetch_unit\|mem " "RAM logic \"fetch:fetch_unit\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fetch.vhd" "mem" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734548415551 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734548415551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[0\] " "Latch memory:memory_unit\|read_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[1\] " "Latch memory:memory_unit\|read_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[2\] " "Latch memory:memory_unit\|read_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[3\] " "Latch memory:memory_unit\|read_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[4\] " "Latch memory:memory_unit\|read_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[5\] " "Latch memory:memory_unit\|read_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[6\] " "Latch memory:memory_unit\|read_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[7\] " "Latch memory:memory_unit\|read_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[8\] " "Latch memory:memory_unit\|read_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[9\] " "Latch memory:memory_unit\|read_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[10\] " "Latch memory:memory_unit\|read_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[11\] " "Latch memory:memory_unit\|read_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[12\] " "Latch memory:memory_unit\|read_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[13\] " "Latch memory:memory_unit\|read_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[14\] " "Latch memory:memory_unit\|read_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[15\] " "Latch memory:memory_unit\|read_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[16\] " "Latch memory:memory_unit\|read_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[17\] " "Latch memory:memory_unit\|read_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[18\] " "Latch memory:memory_unit\|read_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[19\] " "Latch memory:memory_unit\|read_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[20\] " "Latch memory:memory_unit\|read_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415953 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[21\] " "Latch memory:memory_unit\|read_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[22\] " "Latch memory:memory_unit\|read_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[23\] " "Latch memory:memory_unit\|read_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[24\] " "Latch memory:memory_unit\|read_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[25\] " "Latch memory:memory_unit\|read_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[26\] " "Latch memory:memory_unit\|read_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[27\] " "Latch memory:memory_unit\|read_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[28\] " "Latch memory:memory_unit\|read_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[29\] " "Latch memory:memory_unit\|read_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[30\] " "Latch memory:memory_unit\|read_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[31\] " "Latch memory:memory_unit\|read_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~64 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~32 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~0 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~96 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~160 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~192 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~128 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~224 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~65 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~33 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~1 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~97 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~161 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~193 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~129 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~225 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~66 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~34 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~2 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~98 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~162 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~194 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~130 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~226 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~67 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~35 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~3 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~99 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~163 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~195 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~131 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~227 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~68 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~36 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~4 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~100 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~164 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~196 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~132 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~228 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~69 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~37 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~5 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~101 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~165 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~197 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~133 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~229 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~70 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~38 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~6 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~102 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~166 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~198 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~134 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~230 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~71 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~39 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~7 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~103 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~167 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~199 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~135 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~231 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~72 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~40 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~8 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~104 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~168 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~200 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~136 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~232 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~73 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~41 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~9 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~105 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~169 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~201 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~137 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~233 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~74 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~42 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~10 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~106 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~170 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~202 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~138 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~234 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~75 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~43 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~11 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~107 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~171 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~203 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~139 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~235 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~76 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~44 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~12 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~108 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~172 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~204 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~140 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~236 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~77 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~45 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~13 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~109 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~173 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~205 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~141 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~237 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~78 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~46 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~14 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~110 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~174 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~206 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~142 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~238 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~79 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~47 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~15 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~111 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~175 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~207 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~143 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~239 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~80 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~48 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~16 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~112 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~176 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~208 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~144 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~240 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~81 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~49 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~17 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~113 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~177 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~209 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~145 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~241 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~82 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~50 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~18 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~114 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~178 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~210 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~146 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~242 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~83 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~51 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~19 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~115 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~179 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~211 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~147 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~243 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~84 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~52 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~20 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~116 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~180 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~212 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~148 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~244 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~85 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~53 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~21 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~117 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~181 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~213 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~149 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~245 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~86 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~54 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~22 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~118 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~182 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~214 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~150 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~246 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~87 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~55 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~23 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~119 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~183 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~215 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~151 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~247 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~88 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~56 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415959 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~24 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~120 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~184 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~216 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~152 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~248 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~89 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~57 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~25 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~121 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~185 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~217 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~153 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~249 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~90 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~58 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~26 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~122 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~186 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~218 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~154 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~250 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~91 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~59 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~27 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~123 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~187 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~219 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~155 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~251 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~92 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~60 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~28 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~124 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~188 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415960 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~220 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~156 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~252 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~93 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~61 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~29 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~125 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~189 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~221 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~157 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~253 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~94 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~62 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~30 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~126 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~190 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~222 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~158 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~254 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~95 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~63 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~31 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~127 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~191 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~223 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~159 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~255 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734548415961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734548415961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734548416547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734548417306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734548417468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734548417468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1340 " "Implemented 1340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734548417521 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734548417521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1246 " "Implemented 1246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734548417521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734548417521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 592 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 592 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734548417548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 00:00:17 2024 " "Processing ended: Thu Dec 19 00:00:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734548417548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734548417548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734548417548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734548417548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734548418514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734548418514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 00:00:18 2024 " "Processing started: Thu Dec 19 00:00:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734548418514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734548418514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off execute -c execute " "Command: quartus_fit --read_settings_files=off --write_settings_files=off execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734548418514 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734548418551 ""}
{ "Info" "0" "" "Project  = execute" {  } {  } 0 0 "Project  = execute" 0 0 "Fitter" 0 0 1734548418552 ""}
{ "Info" "0" "" "Revision = execute" {  } {  } 0 0 "Revision = execute" 0 0 "Fitter" 0 0 1734548418552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734548418612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734548418613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "execute EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"execute\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734548418620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734548418664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734548418664 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734548418878 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734548418881 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734548418921 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734548418921 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734548418924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734548418924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734548418924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734548418924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734548418924 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734548418924 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734548418925 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 94 " "No exact pin location assignment(s) for 32 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734548419404 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "288 " "The Timing Analyzer is analyzing 288 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1734548419618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "execute.sdc " "Synopsys Design Constraints File file not found: 'execute.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734548419619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734548419620 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~12\|combout " "Node \"execute_unit\|Mux32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548419623 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~0\|dataa " "Node \"execute_unit\|Mux32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548419623 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~0\|combout " "Node \"execute_unit\|Mux32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548419623 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~12\|dataa " "Node \"execute_unit\|Mux32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548419623 ""}  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1734548419623 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: datad  to: combout " "Cell: execute_unit\|Add0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: cin  to: combout " "Cell: execute_unit\|Add0~11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datab  to: combout " "Cell: execute_unit\|Add0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datad  to: combout " "Cell: execute_unit\|Add0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~14  from: datad  to: combout " "Cell: execute_unit\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: datad  to: combout " "Cell: execute_unit\|Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datad  to: combout " "Cell: execute_unit\|Add0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: datab  to: combout " "Cell: execute_unit\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datad  to: combout " "Cell: execute_unit\|Add0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~9  from: datad  to: combout " "Cell: execute_unit\|Add0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548419625 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1734548419625 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734548419629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734548419629 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734548419630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:control_unit\|MemToReg~0  " "Automatically promoted node controlUnit:control_unit\|MemToReg~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~23 " "Destination node InstructionDecode:decode_unit\|reg_File~23" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~26 " "Destination node InstructionDecode:decode_unit\|reg_File~26" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~30 " "Destination node InstructionDecode:decode_unit\|reg_File~30" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~33 " "Destination node InstructionDecode:decode_unit\|reg_File~33" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~36 " "Destination node InstructionDecode:decode_unit\|reg_File~36" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~38 " "Destination node InstructionDecode:decode_unit\|reg_File~38" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~39 " "Destination node InstructionDecode:decode_unit\|reg_File~39" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~40 " "Destination node InstructionDecode:decode_unit\|reg_File~40" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~41 " "Destination node InstructionDecode:decode_unit\|reg_File~41" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionDecode:decode_unit\|reg_File~42 " "Destination node InstructionDecode:decode_unit\|reg_File~42" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734548419680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1734548419680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~6  " "Automatically promoted node rtl~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~7  " "Automatically promoted node rtl~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734548419680 ""}  } { { "temporary_test_loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734548419680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734548419894 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734548419895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734548419895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734548419896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734548419897 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734548419898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734548419898 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734548419898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734548419898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1734548419899 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734548419899 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1734548419904 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1734548419904 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734548419904 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734548419905 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1734548419905 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734548419905 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734548420028 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1734548420031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734548421527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734548421733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734548421756 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734548427211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734548427211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734548427459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "D:/5th-Semester/COA LAB/LABS/LAB11/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734548430126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734548430126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734548461338 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734548461338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734548461343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734548461424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734548461436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734548461634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734548461634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734548461825 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734548462378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/5th-Semester/COA LAB/LABS/LAB11/output_files/execute.fit.smsg " "Generated suppressed messages file D:/5th-Semester/COA LAB/LABS/LAB11/output_files/execute.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734548462773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6054 " "Peak virtual memory: 6054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734548463030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 00:01:03 2024 " "Processing ended: Thu Dec 19 00:01:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734548463030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734548463030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734548463030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734548463030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734548463863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734548463863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 00:01:03 2024 " "Processing started: Thu Dec 19 00:01:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734548463863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734548463863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off execute -c execute " "Command: quartus_asm --read_settings_files=off --write_settings_files=off execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734548463863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1734548464029 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734548465302 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734548465357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734548465520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 00:01:05 2024 " "Processing ended: Thu Dec 19 00:01:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734548465520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734548465520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734548465520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734548465520 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734548466156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734548466479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734548466479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 00:01:06 2024 " "Processing started: Thu Dec 19 00:01:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734548466479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734548466479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta execute -c execute " "Command: quartus_sta execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734548466480 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734548466517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734548466657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734548466657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548466699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548466699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "288 " "The Timing Analyzer is analyzing 288 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734548466990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "execute.sdc " "Synopsys Design Constraints File file not found: 'execute.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734548467008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467008 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734548467010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734548467010 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734548467010 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~12\|combout " "Node \"execute_unit\|Mux32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548467012 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~0\|dataa " "Node \"execute_unit\|Mux32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548467012 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~0\|combout " "Node \"execute_unit\|Mux32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548467012 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~12\|dataa " "Node \"execute_unit\|Mux32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734548467012 ""}  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1734548467012 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: datad  to: combout " "Cell: execute_unit\|Add0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: cin  to: combout " "Cell: execute_unit\|Add0~11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datab  to: combout " "Cell: execute_unit\|Add0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datab  to: combout " "Cell: execute_unit\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~14  from: dataa  to: combout " "Cell: execute_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: dataa  to: combout " "Cell: execute_unit\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datac  to: combout " "Cell: execute_unit\|Add0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: dataa  to: combout " "Cell: execute_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datab  to: combout " "Cell: execute_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~9  from: dataa  to: combout " "Cell: execute_unit\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467014 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734548467014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734548467015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734548467016 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734548467017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734548467022 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734548467123 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734548467123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.498 " "Worst-case setup slack is -15.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.498           -2069.186 clock  " "  -15.498           -2069.186 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.772           -2136.398 reset  " "  -10.772           -2136.398 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.816 " "Worst-case hold slack is -1.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816             -11.993 reset  " "   -1.816             -11.993 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 clock  " "    0.719               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734548467138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734548467140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4398.302 reset  " "   -3.000           -4398.302 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -233.015 clock  " "   -3.000            -233.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734548467279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734548467294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734548467496 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: datad  to: combout " "Cell: execute_unit\|Add0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: cin  to: combout " "Cell: execute_unit\|Add0~11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datab  to: combout " "Cell: execute_unit\|Add0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datab  to: combout " "Cell: execute_unit\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~14  from: dataa  to: combout " "Cell: execute_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: dataa  to: combout " "Cell: execute_unit\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datac  to: combout " "Cell: execute_unit\|Add0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: dataa  to: combout " "Cell: execute_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datab  to: combout " "Cell: execute_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~9  from: dataa  to: combout " "Cell: execute_unit\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734548467542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734548467543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734548467570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734548467570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.220 " "Worst-case setup slack is -14.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.220           -1920.735 clock  " "  -14.220           -1920.735 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.717           -2004.681 reset  " "   -9.717           -2004.681 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.726 " "Worst-case hold slack is -1.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726             -10.873 reset  " "   -1.726             -10.873 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 clock  " "    0.660               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734548467588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734548467590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3960.392 reset  " "   -3.000           -3960.392 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -233.015 clock  " "   -3.000            -233.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467593 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734548467734 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: datad  to: combout " "Cell: execute_unit\|Add0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: cin  to: combout " "Cell: execute_unit\|Add0~11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datab  to: combout " "Cell: execute_unit\|Add0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datab  to: combout " "Cell: execute_unit\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~14  from: dataa  to: combout " "Cell: execute_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: dataa  to: combout " "Cell: execute_unit\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datac  to: combout " "Cell: execute_unit\|Add0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: dataa  to: combout " "Cell: execute_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datab  to: combout " "Cell: execute_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~9  from: dataa  to: combout " "Cell: execute_unit\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734548467788 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734548467788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734548467789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734548467799 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734548467799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.659 " "Worst-case setup slack is -7.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.659            -973.659 clock  " "   -7.659            -973.659 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.686           -1173.106 reset  " "   -5.686           -1173.106 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.196 " "Worst-case hold slack is -1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196             -10.415 reset  " "   -1.196             -10.415 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clock  " "    0.335               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734548467818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734548467820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1682.742 reset  " "   -3.000           -1682.742 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -214.410 clock  " "   -3.000            -214.410 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734548467823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734548467823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734548468197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734548468206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734548468260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 00:01:08 2024 " "Processing ended: Thu Dec 19 00:01:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734548468260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734548468260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734548468260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734548468260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1734548469241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734548469241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 00:01:09 2024 " "Processing started: Thu Dec 19 00:01:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734548469241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734548469241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off execute -c execute " "Command: quartus_eda --read_settings_files=off --write_settings_files=off execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734548469241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1734548469447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "execute.vo D:/5th-Semester/COA LAB/LABS/LAB11/simulation/questa/ simulation " "Generated file execute.vo in folder \"D:/5th-Semester/COA LAB/LABS/LAB11/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1734548469548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734548469574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 00:01:09 2024 " "Processing ended: Thu Dec 19 00:01:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734548469574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734548469574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734548469574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734548469574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 616 s " "Quartus Prime Full Compilation was successful. 0 errors, 616 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734548470222 ""}
