Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 18:10:36 2020
| Host         : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/fp_sop_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 786 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.612        0.000                      0                  424        0.228        0.000                      0                  424        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.612        0.000                      0                  424        0.228        0.000                      0                  424        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 3.033ns (40.913%)  route 4.380ns (59.087%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg/P[1]
                         net (fo=1, routed)           1.695     3.102    bd_0_i/hls_inst/inst/add_ln178_35_reg_1872_reg_n_104
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17/O
                         net (fo=1, routed)           0.000     3.226    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[7]_i_17_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.759 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[7]_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.074 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_13/O[3]
                         net (fo=3, routed)           1.169     5.243    bd_0_i/hls_inst/inst/add_ln178_38_fu_1322_p2[7]
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.307     5.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14/O
                         net (fo=2, routed)           0.650     6.200    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_14_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.152     6.352 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5/O
                         net (fo=2, routed)           0.867     7.218    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.332     7.550 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9/O
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897[11]_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.063 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[11]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.386 r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.386    bd_0_i/hls_inst/inst/add_ln178_46_fu_1331_p2[13]
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln178_46_reg_1897_reg[13]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln178_20_reg_1857_reg[15]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/add_ln178_20_reg_1857[15]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[15]_i_2/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892[15]_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.764    bd_0_i/hls_inst/inst/add_ln178_21_fu_1313_p2[15]
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105     0.537    bd_0_i/hls_inst/inst/add_ln178_21_reg_1892_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24   bd_0_i/hls_inst/inst/add_ln178_3_reg_1837_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y55  bd_0_i/hls_inst/inst/add_ln178_32_reg_1867_reg[0]/C



