#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdd04104080 .scope module, "lab_4_testbench" "lab_4_testbench" 2 3;
 .timescale -3 -4;
v0x600003305200_0 .net "data_high", 6 0, v0x6000033045a0_0;  1 drivers
v0x600003305290_0 .net "data_low", 6 0, v0x600003304630_0;  1 drivers
v0x600003305320_0 .var "reset", 0 0;
v0x6000033053b0_0 .net "state", 1 0, v0x6000033042d0_0;  1 drivers
v0x600003305440_0 .var "sys_clk", 0 0;
S_0x7fdd041041f0 .scope module, "U" "traffic_light_controller" 2 13, 3 183 0, S_0x7fdd04104080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "data_high";
    .port_info 3 /OUTPUT 7 "data_low";
    .port_info 4 /OUTPUT 2 "state";
v0x600003304cf0_0 .net "count_clk", 0 0, v0x600003304990_0;  1 drivers
v0x600003304d80_0 .net "data", 6 0, v0x6000033043f0_0;  1 drivers
v0x600003304e10_0 .net "data_ge", 3 0, v0x600003304b40_0;  1 drivers
v0x600003304ea0_0 .net "data_high", 6 0, v0x6000033045a0_0;  alias, 1 drivers
v0x600003304f30_0 .net "data_low", 6 0, v0x600003304630_0;  alias, 1 drivers
v0x600003304fc0_0 .net "data_shi", 3 0, v0x600003304bd0_0;  1 drivers
v0x600003305050_0 .net "reset", 0 0, v0x600003305320_0;  1 drivers
v0x6000033050e0_0 .net "state", 1 0, v0x6000033042d0_0;  alias, 1 drivers
v0x600003305170_0 .net "sys_clk", 0 0, v0x600003305440_0;  1 drivers
S_0x7fdd04104360 .scope module, "controller_m0" "controller" 3 197, 3 52 0, S_0x7fdd041041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "din";
    .port_info 3 /OUTPUT 2 "state";
P_0x600002f04080 .param/l "green" 0 3 62, C4<01>;
P_0x600002f040c0 .param/l "red" 0 3 62, C4<00>;
v0x600003304000_0 .net "clk", 0 0, v0x600003304990_0;  alias, 1 drivers
v0x600003304090_0 .var "current_state", 1 0;
v0x600003304120_0 .net "din", 6 0, v0x6000033043f0_0;  alias, 1 drivers
v0x6000033041b0_0 .var "next_state", 1 0;
v0x600003304240_0 .net "reset", 0 0, v0x600003305320_0;  alias, 1 drivers
v0x6000033042d0_0 .var "state", 1 0;
E_0x600000f03e70 .event edge, v0x600003304090_0;
E_0x600000f03d80 .event edge, v0x600003304120_0, v0x600003304090_0;
E_0x600000f03de0/0 .event negedge, v0x600003304240_0;
E_0x600000f03de0/1 .event posedge, v0x600003304000_0;
E_0x600000f03de0 .event/or E_0x600000f03de0/0, E_0x600000f03de0/1;
S_0x7fdd041044d0 .scope module, "counter_m0" "counter" 3 196, 3 35 0, S_0x7fdd041041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "count_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "data";
v0x600003304360_0 .net "count_clk", 0 0, v0x600003304990_0;  alias, 1 drivers
v0x6000033043f0_0 .var "data", 6 0;
v0x600003304480_0 .net "reset", 0 0, v0x600003305320_0;  alias, 1 drivers
S_0x7fdd04104640 .scope module, "decoder5_7_m0" "decoder5_7" 3 199, 3 127 0, S_0x7fdd041041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 4 "data_shi";
    .port_info 2 /INPUT 4 "data_ge";
    .port_info 3 /OUTPUT 7 "data_high";
    .port_info 4 /OUTPUT 7 "data_low";
v0x600003304510_0 .net "data_ge", 3 0, v0x600003304b40_0;  alias, 1 drivers
v0x6000033045a0_0 .var "data_high", 6 0;
v0x600003304630_0 .var "data_low", 6 0;
v0x6000033046c0_0 .net "data_shi", 3 0, v0x600003304bd0_0;  alias, 1 drivers
v0x600003304750_0 .net "reset", 0 0, v0x600003305320_0;  alias, 1 drivers
E_0x600000f03ea0 .event edge, v0x6000033046c0_0, v0x600003304240_0;
E_0x600000f03db0 .event edge, v0x600003304510_0, v0x600003304240_0;
S_0x7fdd041047b0 .scope module, "generate_1s_m0" "generate_1s" 3 195, 3 2 0, S_0x7fdd041041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "y";
v0x6000033047e0_0 .var "cnt", 9 0;
v0x600003304870_0 .net "reset", 0 0, v0x600003305320_0;  alias, 1 drivers
v0x600003304900_0 .net "sys_clk", 0 0, v0x600003305440_0;  alias, 1 drivers
v0x600003304990_0 .var "y", 0 0;
E_0x600000f03f60/0 .event negedge, v0x600003304240_0;
E_0x600000f03f60/1 .event posedge, v0x600003304900_0;
E_0x600000f03f60 .event/or E_0x600000f03f60/0, E_0x600000f03f60/1;
S_0x7fdd04104920 .scope module, "splitter_m0" "splitter" 3 198, 3 90 0, S_0x7fdd041041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "data";
    .port_info 1 /OUTPUT 4 "data_shi";
    .port_info 2 /OUTPUT 4 "data_ge";
v0x600003304a20_0 .net "data", 6 0, v0x6000033043f0_0;  alias, 1 drivers
v0x600003304ab0_0 .var "data_display", 6 0;
v0x600003304b40_0 .var "data_ge", 3 0;
v0x600003304bd0_0 .var "data_shi", 3 0;
v0x600003304c60_0 .var/i "i", 31 0;
E_0x600000f03f90 .event edge, v0x600003304120_0;
    .scope S_0x7fdd041047b0;
T_0 ;
    %wait E_0x600000f03f60;
    %load/vec4 v0x600003304870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003304990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000033047e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000033047e0_0;
    %cmpi/e 999, 0, 10;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003304990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000033047e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003304990_0, 0;
    %load/vec4 v0x6000033047e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000033047e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdd041044d0;
T_1 ;
    %wait E_0x600000f03de0;
    %load/vec4 v0x600003304480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 50, 0, 7;
    %assign/vec4 v0x6000033043f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000033043f0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 50, 0, 7;
    %assign/vec4 v0x6000033043f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000033043f0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x6000033043f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdd04104360;
T_2 ;
    %wait E_0x600000f03de0;
    %load/vec4 v0x600003304240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003304090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000033041b0_0;
    %assign/vec4 v0x600003304090_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdd04104360;
T_3 ;
    %wait E_0x600000f03d80;
    %load/vec4 v0x600003304090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x600003304120_0;
    %cmpi/e 50, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.4, 8;
T_3.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.4, 8;
 ; End of false expr.
    %blend;
T_3.4;
    %store/vec4 v0x6000033041b0_0, 0, 2;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x600003304120_0;
    %cmpi/e 30, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %store/vec4 v0x6000033041b0_0, 0, 2;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fdd04104360;
T_4 ;
    %wait E_0x600000f03e70;
    %load/vec4 v0x600003304090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000033042d0_0, 0, 2;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000033042d0_0, 0, 2;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdd04104920;
T_5 ;
    %wait E_0x600000f03f90;
    %load/vec4 v0x600003304a20_0;
    %cmpi/u 20, 0, 7;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0x600003304a20_0;
    %subi 20, 0, 7;
    %store/vec4 v0x600003304ab0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003304a20_0;
    %store/vec4 v0x600003304ab0_0, 0, 7;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdd04104920;
T_6 ;
    %wait E_0x600000f03f90;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003304bd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003304b40_0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x600003304c60_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x600003304c60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x600003304b40_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0x600003304b40_0;
    %addi 3, 0, 4;
    %store/vec4 v0x600003304b40_0, 0, 4;
T_6.2 ;
    %load/vec4 v0x600003304bd0_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0x600003304bd0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x600003304bd0_0, 0, 4;
T_6.4 ;
    %load/vec4 v0x600003304bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600003304bd0_0, 0, 4;
    %load/vec4 v0x600003304b40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003304bd0_0, 4, 1;
    %load/vec4 v0x600003304b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600003304b40_0, 0, 4;
    %load/vec4 v0x600003304ab0_0;
    %load/vec4 v0x600003304c60_0;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003304b40_0, 4, 1;
    %load/vec4 v0x600003304c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600003304c60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fdd04104640;
T_7 ;
    %wait E_0x600000f03db0;
    %load/vec4 v0x600003304750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003304510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 79, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 76, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 44, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 15, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdd04104640;
T_8 ;
    %wait E_0x600000f03ea0;
    %load/vec4 v0x600003304750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000033046c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 79, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v0x6000033045a0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdd04104080;
T_9 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdd04104080 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fdd04104080;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003305440_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003305320_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003305320_0, 0, 1;
    %delay 95, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003305320_0, 0, 1;
    %delay 1200000, 0;
    %vpi_call 2 32 "$stop" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fdd04104080;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x600003305440_0;
    %inv;
    %store/vec4 v0x600003305440_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab_4_testbench.sv";
    "./traffic_light_contorller.sv";
