

================================================================
== Vivado HLS Report for 'resize_nearest_v2_ap_fixed_16_14_5_3_0_config2_s'
================================================================
* Date:           Mon Aug 15 12:58:02 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.785 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12323|    12323| 61.615 us | 61.615 us |  12323|  12323|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |    12321|    12321|       222|        220|          5|    56|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     478|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1180|    -|
|Register         |        -|      -|     815|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     815|    1658|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_113_p2                        |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage100_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage101_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage102_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage103_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage104_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage105_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage106_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage107_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage108_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage109_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage110_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage111_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage112_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage113_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage114_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage115_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage116_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage117_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage118_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage119_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage120_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage121_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage122_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage123_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage124_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage125_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage126_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage127_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage128_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage129_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage130_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage131_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage132_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage133_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage134_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage135_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage136_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage137_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage138_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage139_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage140_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage141_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage142_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage143_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage144_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage145_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage146_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage147_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage148_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage149_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage150_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage151_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage152_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage153_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage154_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage155_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage156_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage157_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage158_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage159_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage160_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage161_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage162_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage163_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage164_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage165_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage166_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage167_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage168_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage169_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage170_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage171_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage172_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage173_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage174_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage175_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage176_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage177_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage178_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage179_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage180_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage181_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage182_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage183_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage184_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage185_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage186_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage187_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage188_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage189_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage190_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage191_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage192_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage193_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage194_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage195_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage196_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage197_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage198_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage199_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage200_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage201_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage202_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage203_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage204_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage205_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage206_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage207_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage208_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage209_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage210_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage211_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage212_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage213_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage214_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage215_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage216_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage217_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage218_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage219_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage56_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage57_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage58_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage59_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage60_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage61_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage62_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage63_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage64_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage65_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage66_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage67_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage68_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage69_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage70_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage71_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage72_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage73_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage74_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage75_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage76_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage77_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage78_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage79_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage80_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage81_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage82_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage83_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage84_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage85_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage86_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage87_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage88_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage89_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage90_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage91_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage92_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage93_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage94_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage95_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage96_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage97_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage98_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage99_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state100_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state223_io               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln148_fu_107_p2               |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 478|         238|         233|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  957|        223|    1|        223|
    |ap_done                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_60_p4  |    9|          2|    6|         12|
    |h_0_reg_56                   |    9|          2|    6|         12|
    |image_V_V_TDATA_blk_n        |    9|          2|    1|          2|
    |resized_V_V_TDATA_blk_n      |    9|          2|    1|          2|
    |resized_V_V_TDATA_int        |  169|         38|   16|        608|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1180|        273|   33|        863|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |  222|   0|  222|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |h_0_reg_56                        |    6|   0|    6|          0|
    |h_reg_123                         |    6|   0|    6|          0|
    |icmp_ln148_reg_119                |    1|   0|    1|          0|
    |icmp_ln148_reg_119_pp0_iter1_reg  |    1|   0|    1|          0|
    |reg_102                           |   16|   0|   16|          0|
    |reg_67                            |   16|   0|   16|          0|
    |reg_72                            |   16|   0|   16|          0|
    |reg_77                            |   16|   0|   16|          0|
    |reg_82                            |   16|   0|   16|          0|
    |reg_87                            |   16|   0|   16|          0|
    |reg_92                            |   16|   0|   16|          0|
    |reg_97                            |   16|   0|   16|          0|
    |tmp_V_10_reg_138                  |   16|   0|   16|          0|
    |tmp_V_11_reg_143                  |   16|   0|   16|          0|
    |tmp_V_12_reg_148                  |   16|   0|   16|          0|
    |tmp_V_13_reg_153                  |   16|   0|   16|          0|
    |tmp_V_14_reg_158                  |   16|   0|   16|          0|
    |tmp_V_15_reg_163                  |   16|   0|   16|          0|
    |tmp_V_16_reg_168                  |   16|   0|   16|          0|
    |tmp_V_21_reg_173                  |   16|   0|   16|          0|
    |tmp_V_22_reg_178                  |   16|   0|   16|          0|
    |tmp_V_23_reg_183                  |   16|   0|   16|          0|
    |tmp_V_24_reg_188                  |   16|   0|   16|          0|
    |tmp_V_25_reg_193                  |   16|   0|   16|          0|
    |tmp_V_26_reg_198                  |   16|   0|   16|          0|
    |tmp_V_27_reg_203                  |   16|   0|   16|          0|
    |tmp_V_28_reg_208                  |   16|   0|   16|          0|
    |tmp_V_29_reg_213                  |   16|   0|   16|          0|
    |tmp_V_30_reg_218                  |   16|   0|   16|          0|
    |tmp_V_31_reg_223                  |   16|   0|   16|          0|
    |tmp_V_32_reg_228                  |   16|   0|   16|          0|
    |tmp_V_33_reg_233                  |   16|   0|   16|          0|
    |tmp_V_34_reg_238                  |   16|   0|   16|          0|
    |tmp_V_35_reg_243                  |   16|   0|   16|          0|
    |tmp_V_36_reg_248                  |   16|   0|   16|          0|
    |tmp_V_41_reg_253                  |   16|   0|   16|          0|
    |tmp_V_42_reg_258                  |   16|   0|   16|          0|
    |tmp_V_43_reg_263                  |   16|   0|   16|          0|
    |tmp_V_8_reg_128                   |   16|   0|   16|          0|
    |tmp_V_9_reg_133                   |   16|   0|   16|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  815|   0|  815|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_done             | out |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | resize_nearest_v2<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|image_V_V_TDATA     |  in |   16|    axis    |                       image_V_V                       |    pointer   |
|image_V_V_TVALID    |  in |    1|    axis    |                       image_V_V                       |    pointer   |
|image_V_V_TREADY    | out |    1|    axis    |                       image_V_V                       |    pointer   |
|resized_V_V_TDATA   | out |   16|    axis    |                      resized_V_V                      |    pointer   |
|resized_V_V_TVALID  | out |    1|    axis    |                      resized_V_V                      |    pointer   |
|resized_V_V_TREADY  |  in |    1|    axis    |                      resized_V_V                      |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+

