

================================================================
== Vitis HLS Report for 'xfMat2Array_8_0_64_64_1_2_1_s'
================================================================
* Date:           Mon Jul 15 19:05:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       17|     4112|  0.170 us|  41.120 us|   17|  4112|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+-----------+-----+------+----------+
        |                   |         |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
        |      Instance     |  Module |   min   |   max   |    min   |    max    | min |  max |   Type   |
        +-------------------+---------+---------+---------+----------+-----------+-----+------+----------+
        |grp_Mat2Axi_fu_62  |Mat2Axi  |       15|     4110|  0.150 us|  41.100 us|   13|  4108|  dataflow|
        +-------------------+---------+---------+---------+----------+-----------+-----+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    1170|   1693|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      87|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1257|   1773|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+---------+---------+----+------+------+-----+
    |grp_Mat2Axi_fu_62  |Mat2Axi  |        0|   2|  1170|  1693|    0|
    +-------------------+---------+---------+----+------+------+-----+
    |Total              |         |        0|   2|  1170|  1693|    0|
    +-------------------+---------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Mat2Axi_fu_62_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Mat2Axi_fu_62_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   6|           3|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |dstPtr_blk_n         |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem2_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem2_WVALID   |   9|          2|    1|          2|
    |p_dstgx_data_read    |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  74|         16|    7|         16|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_sync_reg_grp_Mat2Axi_fu_62_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready  |   1|   0|    1|          0|
    |dstPtr_read_reg_82                      |  64|   0|   64|          0|
    |grp_Mat2Axi_fu_62_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln1557_reg_87                     |  16|   0|   16|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  87|   0|   87|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  xfMat2Array<8, 0, 64, 64, 1, 2, 1>|  return value|
|p_read                       |   in|   32|     ap_none|                              p_read|        scalar|
|p_read1                      |   in|   32|     ap_none|                             p_read1|        scalar|
|p_dstgx_data_dout            |   in|    8|     ap_fifo|                        p_dstgx_data|       pointer|
|p_dstgx_data_num_data_valid  |   in|    3|     ap_fifo|                        p_dstgx_data|       pointer|
|p_dstgx_data_fifo_cap        |   in|    3|     ap_fifo|                        p_dstgx_data|       pointer|
|p_dstgx_data_empty_n         |   in|    1|     ap_fifo|                        p_dstgx_data|       pointer|
|p_dstgx_data_read            |  out|    1|     ap_fifo|                        p_dstgx_data|       pointer|
|m_axi_gmem2_AWVALID          |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREADY          |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWADDR           |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWID             |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLEN            |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWSIZE           |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWBURST          |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLOCK           |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWCACHE          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWPROT           |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWQOS            |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREGION         |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWUSER           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WVALID           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WREADY           |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WDATA            |  out|    8|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WSTRB            |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WLAST            |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WID              |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WUSER            |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARVALID          |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREADY          |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARADDR           |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARID             |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLEN            |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARSIZE           |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARBURST          |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLOCK           |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARCACHE          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARPROT           |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARQOS            |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREGION         |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARUSER           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RVALID           |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RREADY           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RDATA            |   in|    8|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RLAST            |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RID              |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM         |   in|   11|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RUSER            |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RRESP            |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BVALID           |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BREADY           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BRESP            |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BID              |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BUSER            |   in|    1|       m_axi|                               gmem2|       pointer|
|dstPtr_dout                  |   in|   64|     ap_fifo|                              dstPtr|       pointer|
|dstPtr_num_data_valid        |   in|    4|     ap_fifo|                              dstPtr|       pointer|
|dstPtr_fifo_cap              |   in|    4|     ap_fifo|                              dstPtr|       pointer|
|dstPtr_empty_n               |   in|    1|     ap_fifo|                              dstPtr|       pointer|
|dstPtr_read                  |  out|    1|     ap_fifo|                              dstPtr|       pointer|
+-----------------------------+-----+-----+------------+------------------------------------+--------------+

