// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/05/2018 19:06:18"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Common_Bus_System (
	DataOut,
	CLK,
	INR,
	LD,
	result,
	RW,
	m,
	CLR,
	DataIn,
	S);
output 	[3:0] DataOut;
input 	CLK;
input 	[3:0] INR;
input 	[3:0] LD;
output 	[3:0] result;
input 	RW;
input 	m;
input 	[3:0] CLR;
input 	[3:0] DataIn;
input 	[2:0] S;

// Design Ports Information
// DataOut[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataOut[0]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INR[2]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INR[0]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INR[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INR[1]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LD[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LD[0]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LD[1]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LD[3]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout ;
wire \load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0_combout ;
wire \CLR[3]~input_o ;
wire \CLR[2]~input_o ;
wire \CLR[1]~input_o ;
wire \CLR[0]~input_o ;
wire \LD[1]~input_o ;
wire \DataOut[3]~output_o ;
wire \DataOut[2]~output_o ;
wire \DataOut[1]~output_o ;
wire \DataOut[0]~output_o ;
wire \result[3]~output_o ;
wire \result[2]~output_o ;
wire \result[1]~output_o ;
wire \result[0]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \INR[1]~input_o ;
wire \INR[3]~input_o ;
wire \INR[2]~input_o ;
wire \S[0]~input_o ;
wire \INR[0]~input_o ;
wire \S[2]~input_o ;
wire \m~input_o ;
wire \S[1]~input_o ;
wire \DataIn[0]~input_o ;
wire \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ;
wire \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout ;
wire \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ;
wire \LD[3]~input_o ;
wire \LD[2]~input_o ;
wire \LD[0]~input_o ;
wire \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ;
wire \RW~input_o ;
wire \inst23~combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[0]~24_combout ;
wire \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ;
wire \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1_combout ;
wire \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ;
wire \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ;
wire \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[1]~18_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[2]~23_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~10_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ;
wire \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2_combout ;
wire \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ;
wire \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ;
wire \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ;
wire \DataIn[2]~input_o ;
wire \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ;
wire \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ;
wire \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ;
wire \DataIn[1]~input_o ;
wire \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ;
wire \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ;
wire \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ;
wire \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ;
wire \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ;
wire \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ;
wire \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ;
wire \DataIn[3]~input_o ;
wire \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ;
wire \inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ;
wire \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ;
wire \load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0_combout ;
wire \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ;
wire \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ;
wire \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ;
wire \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ;
wire [3:0] \inst18|altsyncram_component|auto_generated|q_a ;
wire [10:0] \sadsaf|altsyncram_component|auto_generated|q_a ;
wire [3:0] \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [10:0] \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [2:0] \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [15:0] \load|LPM_DECODE_component|auto_generated|dffe1a ;
wire [3:0] \load|LPM_DECODE_component|auto_generated|w_anode51w ;
wire [3:0] \load|LPM_DECODE_component|auto_generated|w_anode4w ;
wire [3:0] \load|LPM_DECODE_component|auto_generated|w_anode41w ;
wire [3:0] \load|LPM_DECODE_component|auto_generated|w_anode31w ;
wire [3:0] \load|LPM_DECODE_component|auto_generated|w_anode21w ;
wire [3:0] \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \clear|LPM_DECODE_component|auto_generated|w_anode61w ;
wire [3:0] \clear|LPM_DECODE_component|auto_generated|w_anode51w ;
wire [3:0] \clear|LPM_DECODE_component|auto_generated|w_anode4w ;
wire [3:0] \clear|LPM_DECODE_component|auto_generated|w_anode41w ;
wire [3:0] \clear|LPM_DECODE_component|auto_generated|w_anode31w ;
wire [3:0] \clear|LPM_DECODE_component|auto_generated|w_anode21w ;
wire [15:0] \clear|LPM_DECODE_component|auto_generated|dffe1a ;

wire [17:0] \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \sadsaf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst18|altsyncram_component|auto_generated|q_a [0] = \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst18|altsyncram_component|auto_generated|q_a [1] = \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst18|altsyncram_component|auto_generated|q_a [2] = \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst18|altsyncram_component|auto_generated|q_a [3] = \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \sadsaf|altsyncram_component|auto_generated|q_a [0] = \sadsaf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sadsaf|altsyncram_component|auto_generated|q_a [1] = \sadsaf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sadsaf|altsyncram_component|auto_generated|q_a [2] = \sadsaf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sadsaf|altsyncram_component|auto_generated|q_a [3] = \sadsaf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

// Location: LCCOMB_X15_Y1_N4
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~4 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout  = (!\S[2]~input_o  & (\S[1]~input_o  $ (!\S[0]~input_o )))

	.dataa(\S[1]~input_o ),
	.datab(gnd),
	.datac(\S[0]~input_o ),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~4 .lut_mask = 16'h00A5;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N12
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~8 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout  = (!\S[1]~input_o  & \S[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[1]~input_o ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~8 .lut_mask = 16'h0F00;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N11
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[6] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N10
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0 (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0_combout  = (\LD[1]~input_o  & (!\LD[3]~input_o  & (\LD[2]~input_o  & !\LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0 .lut_mask = 16'h0020;
defparam \load|LPM_DECODE_component|auto_generated|w_anode71w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneiii_io_ibuf \LD[1]~input (
	.i(LD[1]),
	.ibar(gnd),
	.o(\LD[1]~input_o ));
// synopsys translate_off
defparam \LD[1]~input .bus_hold = "false";
defparam \LD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneiii_io_obuf \DataOut[3]~output (
	.i(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[3]~output .bus_hold = "false";
defparam \DataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \DataOut[2]~output (
	.i(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[2]~output .bus_hold = "false";
defparam \DataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneiii_io_obuf \DataOut[1]~output (
	.i(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[1]~output .bus_hold = "false";
defparam \DataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiii_io_obuf \DataOut[0]~output (
	.i(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataOut[0]~output .bus_hold = "false";
defparam \DataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneiii_io_obuf \result[3]~output (
	.i(\inst|LPM_MUX_component|auto_generated|result_node[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneiii_io_obuf \result[2]~output (
	.i(\inst|LPM_MUX_component|auto_generated|result_node[2]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneiii_io_obuf \result[1]~output (
	.i(\inst|LPM_MUX_component|auto_generated|result_node[1]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneiii_io_obuf \result[0]~output (
	.i(\inst|LPM_MUX_component|auto_generated|result_node[0]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneiii_io_ibuf \INR[1]~input (
	.i(INR[1]),
	.ibar(gnd),
	.o(\INR[1]~input_o ));
// synopsys translate_off
defparam \INR[1]~input .bus_hold = "false";
defparam \INR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneiii_io_ibuf \INR[3]~input (
	.i(INR[3]),
	.ibar(gnd),
	.o(\INR[3]~input_o ));
// synopsys translate_off
defparam \INR[3]~input .bus_hold = "false";
defparam \INR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneiii_io_ibuf \INR[2]~input (
	.i(INR[2]),
	.ibar(gnd),
	.o(\INR[2]~input_o ));
// synopsys translate_off
defparam \INR[2]~input .bus_hold = "false";
defparam \INR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N24
cycloneiii_lcell_comb \clear|LPM_DECODE_component|auto_generated|w_anode41w[3] (
// Equation(s):
// \clear|LPM_DECODE_component|auto_generated|w_anode41w [3] = (\INR[0]~input_o  & (\INR[1]~input_o  & (!\INR[3]~input_o  & !\INR[2]~input_o )))

	.dataa(\INR[0]~input_o ),
	.datab(\INR[1]~input_o ),
	.datac(\INR[3]~input_o ),
	.datad(\INR[2]~input_o ),
	.cin(gnd),
	.combout(\clear|LPM_DECODE_component|auto_generated|w_anode41w [3]),
	.cout());
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|w_anode41w[3] .lut_mask = 16'h0008;
defparam \clear|LPM_DECODE_component|auto_generated|w_anode41w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y1_N25
dffeas \clear|LPM_DECODE_component|auto_generated|dffe1a[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\clear|LPM_DECODE_component|auto_generated|w_anode41w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[3] .is_wysiwyg = "true";
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneiii_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneiii_io_ibuf \INR[0]~input (
	.i(INR[0]),
	.ibar(gnd),
	.o(\INR[0]~input_o ));
// synopsys translate_off
defparam \INR[0]~input .bus_hold = "false";
defparam \INR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N16
cycloneiii_lcell_comb \clear|LPM_DECODE_component|auto_generated|w_anode31w[3] (
// Equation(s):
// \clear|LPM_DECODE_component|auto_generated|w_anode31w [3] = (\INR[1]~input_o  & (!\INR[3]~input_o  & (!\INR[0]~input_o  & !\INR[2]~input_o )))

	.dataa(\INR[1]~input_o ),
	.datab(\INR[3]~input_o ),
	.datac(\INR[0]~input_o ),
	.datad(\INR[2]~input_o ),
	.cin(gnd),
	.combout(\clear|LPM_DECODE_component|auto_generated|w_anode31w [3]),
	.cout());
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|w_anode31w[3] .lut_mask = 16'h0002;
defparam \clear|LPM_DECODE_component|auto_generated|w_anode31w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N17
dffeas \clear|LPM_DECODE_component|auto_generated|dffe1a[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\clear|LPM_DECODE_component|auto_generated|w_anode31w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[2] .is_wysiwyg = "true";
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
cycloneiii_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiii_io_ibuf \m~input (
	.i(m),
	.ibar(gnd),
	.o(\m~input_o ));
// synopsys translate_off
defparam \m~input .bus_hold = "false";
defparam \m~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiii_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N6
cycloneiii_lcell_comb \clear|LPM_DECODE_component|auto_generated|w_anode61w[3] (
// Equation(s):
// \clear|LPM_DECODE_component|auto_generated|w_anode61w [3] = (\INR[0]~input_o  & (!\INR[1]~input_o  & (!\INR[3]~input_o  & \INR[2]~input_o )))

	.dataa(\INR[0]~input_o ),
	.datab(\INR[1]~input_o ),
	.datac(\INR[3]~input_o ),
	.datad(\INR[2]~input_o ),
	.cin(gnd),
	.combout(\clear|LPM_DECODE_component|auto_generated|w_anode61w [3]),
	.cout());
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|w_anode61w[3] .lut_mask = 16'h0200;
defparam \clear|LPM_DECODE_component|auto_generated|w_anode61w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N25
dffeas \clear|LPM_DECODE_component|auto_generated|dffe1a[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clear|LPM_DECODE_component|auto_generated|w_anode61w [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[5] .is_wysiwyg = "true";
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
cycloneiii_io_ibuf \DataIn[0]~input (
	.i(DataIn[0]),
	.ibar(gnd),
	.o(\DataIn[0]~input_o ));
// synopsys translate_off
defparam \DataIn[0]~input .bus_hold = "false";
defparam \DataIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N6
cycloneiii_lcell_comb \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 (
// Equation(s):
// \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [5] & \DataIn[0]~input_o )

	.dataa(gnd),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.datac(gnd),
	.datad(\DataIn[0]~input_o ),
	.cin(gnd),
	.combout(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .lut_mask = 16'h3300;
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N8
cycloneiii_lcell_comb \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 (
// Equation(s):
// \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout  = (\load|LPM_DECODE_component|auto_generated|dffe1a [6]) # (\clear|LPM_DECODE_component|auto_generated|dffe1a [5])

	.dataa(\load|LPM_DECODE_component|auto_generated|dffe1a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.cin(gnd),
	.combout(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .lut_mask = 16'hFFAA;
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N7
dffeas \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N14
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~6 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout  = (!\S[0]~input_o  & \S[2]~input_o )

	.dataa(\S[0]~input_o ),
	.datab(gnd),
	.datac(\S[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~6 .lut_mask = 16'h5050;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N14
cycloneiii_lcell_comb \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 (
// Equation(s):
// \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [0] & ((\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ))))

	.dataa(\clear|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .lut_mask = 16'h5554;
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneiii_io_ibuf \LD[3]~input (
	.i(LD[3]),
	.ibar(gnd),
	.o(\LD[3]~input_o ));
// synopsys translate_off
defparam \LD[3]~input .bus_hold = "false";
defparam \LD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneiii_io_ibuf \LD[2]~input (
	.i(LD[2]),
	.ibar(gnd),
	.o(\LD[2]~input_o ));
// synopsys translate_off
defparam \LD[2]~input .bus_hold = "false";
defparam \LD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N29
cycloneiii_io_ibuf \LD[0]~input (
	.i(LD[0]),
	.ibar(gnd),
	.o(\LD[0]~input_o ));
// synopsys translate_off
defparam \LD[0]~input .bus_hold = "false";
defparam \LD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N22
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode4w[3] (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode4w [3] = (!\LD[1]~input_o  & (!\LD[3]~input_o  & (!\LD[2]~input_o  & !\LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode4w [3]),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode4w[3] .lut_mask = 16'h0001;
defparam \load|LPM_DECODE_component|auto_generated|w_anode4w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N23
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode4w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[0] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N16
cycloneiii_lcell_comb \clear|LPM_DECODE_component|auto_generated|w_anode4w[3] (
// Equation(s):
// \clear|LPM_DECODE_component|auto_generated|w_anode4w [3] = (!\INR[0]~input_o  & (!\INR[1]~input_o  & (!\INR[3]~input_o  & !\INR[2]~input_o )))

	.dataa(\INR[0]~input_o ),
	.datab(\INR[1]~input_o ),
	.datac(\INR[3]~input_o ),
	.datad(\INR[2]~input_o ),
	.cin(gnd),
	.combout(\clear|LPM_DECODE_component|auto_generated|w_anode4w [3]),
	.cout());
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|w_anode4w[3] .lut_mask = 16'h0001;
defparam \clear|LPM_DECODE_component|auto_generated|w_anode4w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N9
dffeas \clear|LPM_DECODE_component|auto_generated|dffe1a[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clear|LPM_DECODE_component|auto_generated|w_anode4w [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[0] .is_wysiwyg = "true";
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N2
cycloneiii_lcell_comb \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 (
// Equation(s):
// \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout  = (\load|LPM_DECODE_component|auto_generated|dffe1a [0]) # (\clear|LPM_DECODE_component|auto_generated|dffe1a [0])

	.dataa(gnd),
	.datab(\load|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.datac(gnd),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.cin(gnd),
	.combout(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .lut_mask = 16'hFFCC;
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N15
dffeas \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y2_N0
cycloneiii_ram_block \sadsaf|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(!\m~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sadsaf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Code.mif";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ALTSYNCRAM";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sadsaf|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N0
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode51w[3] (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode51w [3] = (!\LD[1]~input_o  & (!\LD[3]~input_o  & (\LD[2]~input_o  & !\LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode51w [3]),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode51w[3] .lut_mask = 16'h0010;
defparam \load|LPM_DECODE_component|auto_generated|w_anode51w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N1
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode51w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[4] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N1
dffeas \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sadsaf|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N0
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[2]~14 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout  & ((\S[2]~input_o  & (\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # (!\S[2]~input_o  & 
// ((\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout ),
	.datab(\S[2]~input_o ),
	.datac(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~14 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiii_io_ibuf \RW~input (
	.i(RW),
	.ibar(gnd),
	.o(\RW~input_o ));
// synopsys translate_off
defparam \RW~input .bus_hold = "false";
defparam \RW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N26
cycloneiii_lcell_comb inst23(
// Equation(s):
// \inst23~combout  = (!\RW~input_o  & \m~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RW~input_o ),
	.datad(\m~input_o ),
	.cin(gnd),
	.combout(\inst23~combout ),
	.cout());
// synopsys translate_off
defparam inst23.lut_mask = 16'h0F00;
defparam inst23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N22
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[0]~24 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[0]~24_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ) # ((\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout  & !\S[2]~input_o )))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.datac(\S[2]~input_o ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~24 .lut_mask = 16'hFFAE;
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N20
cycloneiii_lcell_comb \clear|LPM_DECODE_component|auto_generated|w_anode21w[3] (
// Equation(s):
// \clear|LPM_DECODE_component|auto_generated|w_anode21w [3] = (!\INR[1]~input_o  & (!\INR[3]~input_o  & (\INR[0]~input_o  & !\INR[2]~input_o )))

	.dataa(\INR[1]~input_o ),
	.datab(\INR[3]~input_o ),
	.datac(\INR[0]~input_o ),
	.datad(\INR[2]~input_o ),
	.cin(gnd),
	.combout(\clear|LPM_DECODE_component|auto_generated|w_anode21w [3]),
	.cout());
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|w_anode21w[3] .lut_mask = 16'h0010;
defparam \clear|LPM_DECODE_component|auto_generated|w_anode21w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N21
dffeas \clear|LPM_DECODE_component|auto_generated|dffe1a[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\clear|LPM_DECODE_component|auto_generated|w_anode21w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[1] .is_wysiwyg = "true";
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N22
cycloneiii_lcell_comb \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 (
// Equation(s):
// \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [1] & ((\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.cin(gnd),
	.combout(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'h3332;
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N18
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode21w[3] (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode21w [3] = (!\LD[1]~input_o  & (!\LD[3]~input_o  & (!\LD[2]~input_o  & \LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode21w [3]),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode21w[3] .lut_mask = 16'h0100;
defparam \load|LPM_DECODE_component|auto_generated|w_anode21w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N19
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode21w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[1] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N18
cycloneiii_lcell_comb \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1 (
// Equation(s):
// \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1_combout  = (\load|LPM_DECODE_component|auto_generated|dffe1a [1]) # (\clear|LPM_DECODE_component|auto_generated|dffe1a [1])

	.dataa(gnd),
	.datab(\load|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.datac(gnd),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.cin(gnd),
	.combout(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1 .lut_mask = 16'hFFCC;
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N23
dffeas \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N10
cycloneiii_lcell_comb \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 (
// Equation(s):
// \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [2] & ((\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ))))

	.dataa(\clear|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.cin(gnd),
	.combout(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .lut_mask = 16'h5554;
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N2
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode31w[3] (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode31w [3] = (\LD[1]~input_o  & (!\LD[3]~input_o  & (!\LD[2]~input_o  & !\LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode31w [3]),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode31w[3] .lut_mask = 16'h0002;
defparam \load|LPM_DECODE_component|auto_generated|w_anode31w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N3
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode31w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[2] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N24
cycloneiii_lcell_comb \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 (
// Equation(s):
// \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout  = (\load|LPM_DECODE_component|auto_generated|dffe1a [2]) # (\clear|LPM_DECODE_component|auto_generated|dffe1a [2])

	.dataa(gnd),
	.datab(\load|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.datac(gnd),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.cin(gnd),
	.combout(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .lut_mask = 16'hFFCC;
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N11
dffeas \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N2
cycloneiii_lcell_comb \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3 (
// Equation(s):
// \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [1] & ((\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3 .lut_mask = 16'h3332;
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N3
dffeas \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[1]~18 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[1]~18_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ) # ((\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ) # 
// (\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.datac(gnd),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~18 .lut_mask = 16'hFFEE;
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N16
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[2]~23 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[2]~23_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ) # ((\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ) # ((!\S[2]~input_o  & 
// \inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout )))

	.dataa(\S[2]~input_o ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~23 .lut_mask = 16'hFFF4;
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~10 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~10_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ) # ((\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ) # 
// (\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ),
	.datab(gnd),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~10 .lut_mask = 16'hFFFA;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y1_N0
cycloneiii_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RW~input_o ),
	.portare(\inst23~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|LPM_MUX_component|auto_generated|result_node[3]~10_combout ,\inst|LPM_MUX_component|auto_generated|result_node[2]~23_combout ,\inst|LPM_MUX_component|auto_generated|result_node[1]~18_combout ,
\inst|LPM_MUX_component|auto_generated|result_node[0]~24_combout }),
	.portaaddr({\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 144'h000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N6
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[1]~15 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout  & ((\S[0]~input_o  & (\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # (!\S[0]~input_o  & 
// ((\inst18|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datab(\S[0]~input_o ),
	.datac(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst18|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~15 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N28
cycloneiii_lcell_comb \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2 (
// Equation(s):
// \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [1] & ((\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [1]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.cin(gnd),
	.combout(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2 .lut_mask = 16'h3332;
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N29
dffeas \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N18
cycloneiii_lcell_comb \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 (
// Equation(s):
// \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [2] & ((\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ),
	.datac(\clear|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .lut_mask = 16'h0F0E;
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N19
dffeas \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N6
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[2]~11 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout  = (\S[0]~input_o  & (\S[1]~input_o  & ((\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) # (!\S[0]~input_o  & (!\S[1]~input_o  & 
// (\inst18|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\S[0]~input_o ),
	.datab(\S[1]~input_o ),
	.datac(\inst18|altsyncram_component|auto_generated|q_a [2]),
	.datad(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~11 .lut_mask = 16'h9810;
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N20
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[2]~12 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout  = (!\S[2]~input_o  & \inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~input_o ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~12 .lut_mask = 16'h0F00;
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N20
cycloneiii_lcell_comb \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 (
// Equation(s):
// \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [3] & ((\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .lut_mask = 16'h3332;
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N26
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode41w[3] (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode41w [3] = (\LD[1]~input_o  & (!\LD[3]~input_o  & (!\LD[2]~input_o  & \LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode41w [3]),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode41w[3] .lut_mask = 16'h0200;
defparam \load|LPM_DECODE_component|auto_generated|w_anode41w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N27
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode41w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[3] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N28
cycloneiii_lcell_comb \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 (
// Equation(s):
// \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout  = (\load|LPM_DECODE_component|auto_generated|dffe1a [3]) # (\clear|LPM_DECODE_component|auto_generated|dffe1a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\load|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.cin(gnd),
	.combout(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .lut_mask = 16'hFFF0;
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N21
dffeas \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneiii_io_ibuf \DataIn[2]~input (
	.i(DataIn[2]),
	.ibar(gnd),
	.o(\DataIn[2]~input_o ));
// synopsys translate_off
defparam \DataIn[2]~input .bus_hold = "false";
defparam \DataIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N14
cycloneiii_lcell_comb \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 (
// Equation(s):
// \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout  = (\DataIn[2]~input_o  & !\clear|LPM_DECODE_component|auto_generated|dffe1a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataIn[2]~input_o ),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.cin(gnd),
	.combout(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .lut_mask = 16'h00F0;
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N15
dffeas \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N0
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout  & ((\S[1]~input_o  & ((\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))) # (!\S[1]~input_o  & 
// (\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout ),
	.datab(\S[1]~input_o ),
	.datac(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~13 .lut_mask = 16'hA820;
defparam \inst|LPM_MUX_component|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N18
cycloneiii_lcell_comb \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 (
// Equation(s):
// \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [0] & ((\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ))))

	.dataa(\clear|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .lut_mask = 16'h5554;
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N19
dffeas \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N29
dffeas \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sadsaf|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N28
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[1]~17 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout  & ((\S[2]~input_o  & (\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # (!\S[2]~input_o  & 
// ((\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout ),
	.datab(\S[2]~input_o ),
	.datac(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~17 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N4
cycloneiii_lcell_comb \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 (
// Equation(s):
// \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [3] & ((\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.cin(gnd),
	.combout(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .lut_mask = 16'h00FE;
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N5
dffeas \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
cycloneiii_io_ibuf \DataIn[1]~input (
	.i(DataIn[1]),
	.ibar(gnd),
	.o(\DataIn[1]~input_o ));
// synopsys translate_off
defparam \DataIn[1]~input .bus_hold = "false";
defparam \DataIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N28
cycloneiii_lcell_comb \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 (
// Equation(s):
// \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout  = (\DataIn[1]~input_o  & !\clear|LPM_DECODE_component|auto_generated|dffe1a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataIn[1]~input_o ),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.cin(gnd),
	.combout(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .lut_mask = 16'h00F0;
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N29
dffeas \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[1]~16 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout  & ((\S[1]~input_o  & ((\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))) # (!\S[1]~input_o  & 
// (\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))))

	.dataa(\S[1]~input_o ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout ),
	.datac(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~16 .lut_mask = 16'hC840;
defparam \inst|LPM_MUX_component|auto_generated|result_node[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N22
cycloneiii_lcell_comb \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 (
// Equation(s):
// \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [0] & ((\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ))))

	.dataa(\clear|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.cin(gnd),
	.combout(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .lut_mask = 16'h5554;
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N23
dffeas \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N27
dffeas \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sadsaf|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N26
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[0]~22 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout  & ((\S[2]~input_o  & (\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) # (!\S[2]~input_o  & 
// ((\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout ),
	.datab(\S[2]~input_o ),
	.datac(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~22 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N4
cycloneiii_lcell_comb \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 (
// Equation(s):
// \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [2] & ((\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.datac(\clear|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.cin(gnd),
	.combout(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .lut_mask = 16'h0F0E;
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N5
dffeas \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N2
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[0]~19 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout  = (\S[0]~input_o  & (\S[1]~input_o  & (\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))) # (!\S[0]~input_o  & (!\S[1]~input_o  & 
// ((\inst18|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\S[0]~input_o ),
	.datab(\S[1]~input_o ),
	.datac(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst18|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~19 .lut_mask = 16'h9180;
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N24
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[0]~20 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout  = (!\S[2]~input_o  & \inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[2]~input_o ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~20 .lut_mask = 16'h0F00;
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N8
cycloneiii_lcell_comb \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 (
// Equation(s):
// \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [3] & ((\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.cin(gnd),
	.combout(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .lut_mask = 16'h00FE;
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N9
dffeas \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N14
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[0]~21 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout  & ((\S[1]~input_o  & (\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) # (!\S[1]~input_o  & 
// ((\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout ),
	.datab(\S[1]~input_o ),
	.datac(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~21 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N30
cycloneiii_lcell_comb \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 (
// Equation(s):
// \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [0] & ((\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ))))

	.dataa(\clear|LPM_DECODE_component|auto_generated|dffe1a [0]),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.cin(gnd),
	.combout(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .lut_mask = 16'h5554;
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N31
dffeas \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N7
dffeas \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sadsaf|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \IR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N6
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~9 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout  & ((\S[2]~input_o  & (\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])) # (!\S[2]~input_o  & 
// ((\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~8_combout ),
	.datab(\S[2]~input_o ),
	.datac(\IR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\PC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~9 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N12
cycloneiii_lcell_comb \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 (
// Equation(s):
// \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [2] & ((\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [2]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .lut_mask = 16'h3332;
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N13
dffeas \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \DR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N0
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~5 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout  & ((\S[0]~input_o  & (\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])) # (!\S[0]~input_o  & 
// ((\inst18|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datab(\S[0]~input_o ),
	.datac(\DR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst18|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~5 .lut_mask = 16'hA280;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N16
cycloneiii_lcell_comb \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 (
// Equation(s):
// \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [3] & ((\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [3]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .lut_mask = 16'h3332;
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N17
dffeas \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiii_io_ibuf \DataIn[3]~input (
	.i(DataIn[3]),
	.ibar(gnd),
	.o(\DataIn[3]~input_o ));
// synopsys translate_off
defparam \DataIn[3]~input .bus_hold = "false";
defparam \DataIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N12
cycloneiii_lcell_comb \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 (
// Equation(s):
// \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout  = (\DataIn[3]~input_o  & !\clear|LPM_DECODE_component|auto_generated|dffe1a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataIn[3]~input_o ),
	.datad(\clear|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.cin(gnd),
	.combout(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .lut_mask = 16'h00F0;
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N13
dffeas \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N26
cycloneiii_lcell_comb \inst|LPM_MUX_component|auto_generated|result_node[3]~7 (
// Equation(s):
// \inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout  = (\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout  & ((\S[1]~input_o  & ((\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))) # (!\S[1]~input_o  & 
// (\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))))

	.dataa(\S[1]~input_o ),
	.datab(\AC|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout ),
	.datad(\INPR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~7 .lut_mask = 16'hE040;
defparam \inst|LPM_MUX_component|auto_generated|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N28
cycloneiii_lcell_comb \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 (
// Equation(s):
// \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [4] & ((\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ))))

	.dataa(\clear|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout ),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[3]~9_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .lut_mask = 16'h5554;
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N4
cycloneiii_lcell_comb \clear|LPM_DECODE_component|auto_generated|w_anode51w[3] (
// Equation(s):
// \clear|LPM_DECODE_component|auto_generated|w_anode51w [3] = (!\INR[1]~input_o  & (!\INR[3]~input_o  & (!\INR[0]~input_o  & \INR[2]~input_o )))

	.dataa(\INR[1]~input_o ),
	.datab(\INR[3]~input_o ),
	.datac(\INR[0]~input_o ),
	.datad(\INR[2]~input_o ),
	.cin(gnd),
	.combout(\clear|LPM_DECODE_component|auto_generated|w_anode51w [3]),
	.cout());
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|w_anode51w[3] .lut_mask = 16'h0100;
defparam \clear|LPM_DECODE_component|auto_generated|w_anode51w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N5
dffeas \clear|LPM_DECODE_component|auto_generated|dffe1a[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\clear|LPM_DECODE_component|auto_generated|w_anode51w [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[4] .is_wysiwyg = "true";
defparam \clear|LPM_DECODE_component|auto_generated|dffe1a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N30
cycloneiii_lcell_comb \load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0 (
// Equation(s):
// \load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0_combout  = (!\LD[1]~input_o  & (!\LD[3]~input_o  & (\LD[2]~input_o  & \LD[0]~input_o )))

	.dataa(\LD[1]~input_o ),
	.datab(\LD[3]~input_o ),
	.datac(\LD[2]~input_o ),
	.datad(\LD[0]~input_o ),
	.cin(gnd),
	.combout(\load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0 .lut_mask = 16'h1000;
defparam \load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N31
dffeas \load|LPM_DECODE_component|auto_generated|dffe1a[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load|LPM_DECODE_component|auto_generated|w_anode61w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[5] .is_wysiwyg = "true";
defparam \load|LPM_DECODE_component|auto_generated|dffe1a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N16
cycloneiii_lcell_comb \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 (
// Equation(s):
// \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout  = (\clear|LPM_DECODE_component|auto_generated|dffe1a [4]) # (\load|LPM_DECODE_component|auto_generated|dffe1a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clear|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.datad(\load|LPM_DECODE_component|auto_generated|dffe1a [5]),
	.cin(gnd),
	.combout(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .lut_mask = 16'hFFF0;
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N29
dffeas \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N30
cycloneiii_lcell_comb \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 (
// Equation(s):
// \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [4] & ((\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[2]~13_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[2]~14_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .lut_mask = 16'h3332;
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N31
dffeas \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N24
cycloneiii_lcell_comb \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 (
// Equation(s):
// \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [4] & ((\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[1]~17_combout ),
	.datab(\inst|LPM_MUX_component|auto_generated|result_node[1]~16_combout ),
	.datac(\clear|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[1]~15_combout ),
	.cin(gnd),
	.combout(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .lut_mask = 16'h0F0E;
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N8
cycloneiii_lcell_comb \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 (
// Equation(s):
// \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout  = (!\clear|LPM_DECODE_component|auto_generated|dffe1a [4] & ((\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ) # 
// ((\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ) # (\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ))))

	.dataa(\inst|LPM_MUX_component|auto_generated|result_node[0]~21_combout ),
	.datab(\clear|LPM_DECODE_component|auto_generated|dffe1a [4]),
	.datac(\inst|LPM_MUX_component|auto_generated|result_node[0]~22_combout ),
	.datad(\inst|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.cin(gnd),
	.combout(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .lut_mask = 16'h3332;
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N9
dffeas \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \OUTR|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneiii_io_ibuf \CLR[3]~input (
	.i(CLR[3]),
	.ibar(gnd),
	.o(\CLR[3]~input_o ));
// synopsys translate_off
defparam \CLR[3]~input .bus_hold = "false";
defparam \CLR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneiii_io_ibuf \CLR[2]~input (
	.i(CLR[2]),
	.ibar(gnd),
	.o(\CLR[2]~input_o ));
// synopsys translate_off
defparam \CLR[2]~input .bus_hold = "false";
defparam \CLR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneiii_io_ibuf \CLR[1]~input (
	.i(CLR[1]),
	.ibar(gnd),
	.o(\CLR[1]~input_o ));
// synopsys translate_off
defparam \CLR[1]~input .bus_hold = "false";
defparam \CLR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cycloneiii_io_ibuf \CLR[0]~input (
	.i(CLR[0]),
	.ibar(gnd),
	.o(\CLR[0]~input_o ));
// synopsys translate_off
defparam \CLR[0]~input .bus_hold = "false";
defparam \CLR[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign DataOut[3] = \DataOut[3]~output_o ;

assign DataOut[2] = \DataOut[2]~output_o ;

assign DataOut[1] = \DataOut[1]~output_o ;

assign DataOut[0] = \DataOut[0]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[0] = \result[0]~output_o ;

endmodule
