Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_can_node
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
