    7.559572] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.559605] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.559637] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559670] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559703] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559735] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559768] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559801] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559833] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559866] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559898] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.559931] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.559963] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.559995] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.560028] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.560060] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.560091] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.560123] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.560155] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560187] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560220] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560253] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560285] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560318] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560351] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560383] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560416] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560449] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560481] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560514] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560547] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560579] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.560621] RTW: hal_com_config_channel_plan chplan:0x20
[    7.644543] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.644557] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.644563] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.644571] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.644577] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.644583] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.644591] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.644597] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.644603] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.645855] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.665948] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.679078] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.694681] RTW: module init ret=0
[    8.321838] RTW: txpath=0x1, rxpath=0x1
[    8.321850] RTW: txpath_1ss:0x1, num:1
[    8.407702] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.093202] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.353893] RTW: start auth
[   10.359726] RTW: auth success, start assoc
[   10.364955] RTW: assoc success
[   10.365048] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.366561] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.366572] RTW: mac_id : 0
[   10.366577] RTW: wireless_mode : 0x0b
[   10.366583] RTW: mimo_type : 0
[   10.366588] RTW: static smps : N
[   10.366594] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.366600] RTW: rate_id : 3
[   10.366606] RTW: rssi : -1 (%), rssi_level : 0
[   10.366612] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.366618] RTW: disable_ra : N, disable_pt : N
[   10.366623] RTW: is_noisy : N
[   10.366629] RTW: txrx_state : 0
[   10.366635] RTW: curr_tx_rate : CCK_1M (L)
[   10.366641] RTW: curr_tx_bw : 20MHz
[   10.366646] RTW: curr_retry_ratio : 0
[   10.366651] RTW: ra_mask : 0x00000000000fffff
[   10.366651] 
[   10.371254] RTW: recv eapol packet 1/4
[   10.372362] RTW: send eapol packet 2/4
[   10.378832] RTW: recv eapol packet 3/4
[   10.379368] RTW: send eapol packet 4/4
[   10.380655] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.380951] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.568123] codec_codec_ctl: set repaly channel...
[   13.568161] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.568167] codec_codec_ctl: set sample rate...
[   13.568254] codec_codec_ctl: set device...
[   13.799177] codec_set_device: set device: speaker...
[   22.601669] ISP Register Monitor v1.3 initializing
[   22.601809] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   22.629095] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   22.635327] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   22.635467] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   24.355383] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   24.359411] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   24.359430] *** PROBE: ISP device allocated successfully: 846d4000 ***
[   24.359446] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   24.359451] *** PROBE: ISP device mutex and spinlock initialized ***
[   24.359459] *** PROBE: Event callback structure initialized at 0x84637f00 (offset 0xc from isp_dev) ***
[   24.359469] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   24.359476] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   24.359482] *** PROBE: Platform data: c06b49a0 ***
[   24.359487] *** PROBE: Platform data validation passed ***
[   24.359492] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   24.359498] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   24.359504] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   24.359509] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   24.359515] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   24.377212] All ISP subdev platform drivers registered successfully
[   24.383351] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   24.383366] *** Registering platform device 0 from platform data ***
[   24.386667] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   24.386682] *** tx_isp_subdev_init: pdev=c06b4680, sd=85219c00, ops=c06b4ca0 ***
[   24.386688] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.386695] *** tx_isp_subdev_init: ops=c06b4ca0, ops->core=c06b4cd4 ***
[   24.386701] *** tx_isp_subdev_init: ops->core->init=c066b288 ***
[   24.386707] *** tx_isp_subdev_init: Set sd->dev=c06b4690, sd->pdev=c06b4680 ***
[   24.386714] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   24.386720] tx_isp_module_init: Module initialized for isp-w00
[   24.386725] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.386732] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   24.386739] tx_isp_subdev_init: platform_get_resource returned c06b4778 for device isp-w00
[   24.386747] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   24.386756] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   24.386763] isp_subdev_init_clks: Using platform data clock arrays: c06b4768
[   24.386769] isp_subdev_init_clks: Using platform data clock configs
[   24.386775] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.386787] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.386794] Clock cgu_isp enabled successfully
[   24.386801] Platform data clock[1]: name=isp, rate=65535
[   24.386808] Clock isp enabled successfully
[   24.389581] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   24.389595] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   24.389604] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   24.389613] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   24.389626] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   24.389635] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   24.389645] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   24.389654] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   24.389666] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   24.389675] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   24.389685] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   24.389694] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   24.389703] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   24.389713] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   24.389722] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   24.389731] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   24.389740] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   24.389749] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   24.389759] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   24.389768] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   24.389777] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   24.389787] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   24.389796] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   24.389805] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   24.389814] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   24.389824] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   24.389833] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   24.389849] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   24.389858] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   24.389867] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   24.400361] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   24.400375] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   24.400384] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.400393] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   24.400403] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.400413] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   24.400426] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.400435] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.400444] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   24.400454] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   24.400463] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   24.400473] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   24.400483] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   24.400491] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   24.400501] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   24.400510] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   24.400519] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   24.400529] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   24.400538] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   24.400549] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   24.400558] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   24.402380] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   24.402393] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   24.402403] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   24.402413] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402421] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402431] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   24.402441] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   24.402450] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   24.402475] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   24.402485] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   24.402495] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   24.402505] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402516] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402525] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402534] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   24.402543] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402553] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.402561] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   24.402572] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.402581] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.402834] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   24.402843] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.402853] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.402862] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.402871] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   24.402881] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.402890] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.402899] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.402909] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   24.402918] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   24.402927] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   24.402936] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   24.402945] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   24.402955] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   24.402965] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   24.402973] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   24.402985] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   24.402994] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   24.403003] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   24.403012] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   24.403021] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   24.409172] CPM clock gates configured
[   24.409185] isp_subdev_init_clks: Successfully initialized 2 clocks
[   24.409196] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4680, sd=85219c00, ourISPdev=846d4000 ***
[   24.409204] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=846d4000 ***
[   24.409210] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   24.409215] *** DEBUG: About to check device name matches ***
[   24.409221] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   24.409228] *** LINKED CSI device: 85219c00, regs: b0022000 ***
[   24.409235] *** CSI PROBE: Set dev_priv to csi_dev 85219c00 AFTER subdev_init ***
[   24.409241] *** CSI PROBE: Set host_priv to csi_dev 85219c00 AFTER subdev_init ***
[   24.409247] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   24.409254] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.409276] *** Platform device 0 (isp-w00) registered successfully ***
[   24.409283] *** Registering platform device 1 from platform data ***
[   24.414058] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   24.414073] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   24.414079] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   24.414085] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   24.414091] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   24.414097] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   24.414103] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   24.414108] *** VIC will operate in FULL mode with complete buffer operations ***
[   24.414114] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   24.414121] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   24.414126] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   24.414133] *** VIC PROBE: Stored vic_dev pointer 85ba6000 in subdev dev_priv ***
[   24.414139] *** VIC PROBE: Set host_priv to vic_dev 85ba6000 for Binary Ninja compatibility ***
[   24.414145] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   24.414152] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   24.414159] *** tx_isp_subdev_init: pdev=c06b4798, sd=85ba6000, ops=c06b4c20 ***
[   24.414165] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.414172] *** tx_isp_subdev_init: ops=c06b4c20, ops->core=c06b4c3c ***
[   24.414178] *** tx_isp_subdev_init: ops->core->init=c0680d58 ***
[   24.414185] *** tx_isp_subdev_init: Set sd->dev=c06b47a8, sd->pdev=c06b4798 ***
[   24.414191] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   24.414197] tx_isp_module_init: Module initialized for isp-w02
[   24.414203] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.414211] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   24.414218] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   24.414228] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673928, thread=c0666584, flags=0x80, name=isp-w02, dev_id=846d4000) ***
[   24.414236] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673928, thread=c0666584 ***
[   24.416517] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.416529] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   24.416535] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   24.416545] tx_isp_subdev_init: platform_get_resource returned c06b4890 for device isp-w02
[   24.416552] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   24.416563] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   24.416569] isp_subdev_init_clks: Using platform data clock arrays: c06b4880
[   24.416575] isp_subdev_init_clks: Using platform data clock configs
[   24.416583] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.416591] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.416597] Clock cgu_isp enabled successfully
[   24.416604] Platform data clock[1]: name=isp, rate=65535
[   24.416612] Clock isp enabled successfully
[   24.439184] CPM clock gates configured
[   24.439198] isp_subdev_init_clks: Successfully initialized 2 clocks
[   24.439208] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4798, sd=85ba6000, ourISPdev=846d4000 ***
[   24.439216] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=846d4000 ***
[   24.439222] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   24.439227] *** DEBUG: About to check device name matches ***
[   24.439233] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   24.439239] *** DEBUG: Retrieved vic_dev from subdev data: 85ba6000 ***
[   24.439245] *** DEBUG: About to set ourISPdev->vic_dev = 85ba6000 ***
[   24.439251] *** DEBUG: ourISPdev before linking: 846d4000 ***
[   24.439256] *** DEBUG: ourISPdev->vic_dev set to: 85ba6000 ***
[   24.439262] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   24.439267] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   24.439273] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   24.439281] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.439286] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   24.439291] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   24.439297] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   24.439319] *** Platform device 1 (isp-w02) registered successfully ***
[   24.439326] *** Registering platform device 2 from platform data ***
[   24.444394] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   24.444410] *** tx_isp_subdev_init: pdev=c06b45a8, sd=85454800, ops=c06b5b04 ***
[   24.444416] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.444423] *** tx_isp_subdev_init: ops=c06b5b04, ops->core=c06b5b24 ***
[   24.444429] *** tx_isp_subdev_init: ops->core->init=c068cefc ***
[   24.444435] *** tx_isp_subdev_init: Set sd->dev=c06b45b8, sd->pdev=c06b45a8 ***
[   24.444442] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5b04 ***
[   24.444449] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4ca0 ***
[   24.444455] tx_isp_module_init: Module initialized for isp-w01
[   24.444460] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.444469] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b45a8, sd=85454800, ourISPdev=846d4000 ***
[   24.444476] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=846d4000 ***
[   24.444481] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   24.444487] *** DEBUG: About to check device name matches ***
[   24.444492] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   24.444498] *** LINKED VIN device: 85454800 ***
[   24.444505] *** VIN SUBDEV OPS CONFIGURED: core=c06b5b24, video=c06b5b18, s_stream=c068d0f4 ***
[   24.444512] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   24.444519] *** VIN PROBE: Set dev_priv to vin_dev 85454800 AFTER subdev_init ***
[   24.444524] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.444543] *** Platform device 2 (isp-w01) registered successfully ***
[   24.444550] *** Registering platform device 3 from platform data ***
[   24.447040] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   24.447055] *** tx_isp_subdev_init: pdev=c06b4468, sd=85454a00, ops=c06b4d54 ***
[   24.447062] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.447069] *** tx_isp_subdev_init: ops=c06b4d54, ops->core=c06bbbdc ***
[   24.447074] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.447081] *** tx_isp_subdev_init: Set sd->dev=c06b4478, sd->pdev=c06b4468 ***
[   24.447087] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b4d54 ***
[   24.447094] *** tx_isp_subdev_init: ops->sensor=c06bbbd0, csi_subdev_ops=c06b4ca0 ***
[   24.447100] tx_isp_module_init: Module initialized for isp-fs
[   24.447105] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.447112] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   24.447119] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   24.447125] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   24.447132] *** FS PROBE: Set dev_priv to fs_dev 85454a00 AFTER subdev_init ***
[   24.447138] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   24.447158] *** Platform device 3 (isp-fs) registered successfully ***
[   24.447165] *** Registering platform device 4 from platform data ***
[   24.449415] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   24.449429] *** tx_isp_create_core_device: Creating ISP core device ***
[   24.449439] *** tx_isp_create_core_device: Core device created successfully: 85ba6400 ***
[   24.449446] *** CORE PROBE: Set dev_priv to core_dev 85ba6400 ***
[   24.449452] *** CORE PROBE: Set host_priv to core_dev 85ba6400 - PREVENTS BadVA CRASH ***
[   24.449459] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   24.449466] *** tx_isp_subdev_init: pdev=c06b4330, sd=85ba6400, ops=c06b4a58 ***
[   24.449473] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.449479] *** tx_isp_subdev_init: ops=c06b4a58, ops->core=c06b4a84 ***
[   24.449485] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[   24.449492] *** tx_isp_subdev_init: Set sd->dev=c06b4340, sd->pdev=c06b4330 ***
[   24.449499] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   24.449505] tx_isp_module_init: Module initialized for isp-m0
[   24.449510] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.449519] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   24.449525] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   24.449535] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=846d4000) ***
[   24.449543] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
[   24.454790] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.454801] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   24.454808] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   24.454817] tx_isp_subdev_init: platform_get_resource returned c06b4430 for device isp-m0
[   24.454825] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   24.454835] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   24.454841] isp_subdev_init_clks: Using platform data clock arrays: c06b4418
[   24.454847] isp_subdev_init_clks: Using platform data clock configs
[   24.454855] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.454865] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.454871] Clock cgu_isp enabled successfully
[   24.454877] Platform data clock[1]: name=isp, rate=65535
[   24.454884] Clock isp enabled successfully
[   24.454890] Platform data clock[2]: name=csi, rate=65535
[   24.454897] Clock csi enabled successfully
[   24.468088] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   24.468102] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.468112] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.479177] CPM clock gates configured
[   24.479191] isp_subdev_init_clks: Successfully initialized 3 clocks
[   24.479201] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4330, sd=85ba6400, ourISPdev=846d4000 ***
[   24.479209] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=846d4000 ***
[   24.479215] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   24.479220] *** DEBUG: About to check device name matches ***
[   24.479227] *** DEBUG: CORE device name matched! Setting up Core device ***
[   24.479233] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   24.479240] *** tx_isp_link_core_device: Linking core device 85ba6400 to ISP device 846d4000 ***
[   24.479246] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.479252] *** Core subdev already registered at slot 3: 85ba6400 ***
[   24.479258] *** LINKED CORE device: 85ba6400 ***
[   24.479263] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   24.479269] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   24.479275] *** tx_isp_core_device_init: Initializing core device: 85ba6400 ***
[   24.479287] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   24.479293] *** tx_isp_core_device_init: Core device initialized successfully ***
[   24.479298] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   24.479305] *** tx_isp_link_core_device: Linking core device 85ba6400 to ISP device 846d4000 ***
[   24.479311] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.479317] *** Core subdev already registered at slot 3: 85ba6400 ***
[   24.479331] *** tx_isp_core_probe: Assigned frame_channels=85ba6800 to core_dev ***
[   24.479337] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   24.479342] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   24.479347] *** tx_isp_core_probe: Calling sensor_early_init ***
[   24.479353] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   24.479359] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   24.479365] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   24.479371] ispcore_slake_module: VIC device=85ba6000, state=1ispcore_slake_module: Processing subdevices
[   24.479379] *** DEBUG: isp_dev=846d4000, isp_dev->subdevs=846d7274 ***<6>[   24.479387] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   24.479394] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   24.479401] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   24.479405] ispcore_slake_module: CSI slake success
[   24.479409] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   24.479416] *** tx_isp_vic_slake_subdev: ENTRY - sd=85ba6000 ***
[   24.479423] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85ba6000, current state=1 ***
[   24.479429] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   24.479434] ispcore_slake_module: VIC slake success
[   24.479439] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   24.479444] ispcore_slake_module: Managing ISP clocks
[   24.479448] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   24.479455] ispcore_slake_module: Complete, result=0<6>[   24.479461] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   24.479467] *** tx_isp_core_probe: Core device setup complete ***
[   24.479472] ***   - Core device: 85ba6400 ***
[   24.479477] ***   - Channel count: 6 ***
[   24.479483] ***   - Linked to ISP device: 846d4000 ***
[   24.479488] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.479493] isp_core_tuning_init: Initializing tuning data structure
[   24.479505] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   24.479511] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.479516] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.479521] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.479527] *** tx_isp_core_probe: Set platform driver data ***
[   24.479531] *** tx_isp_core_probe: Set global core device reference ***
[   24.479537] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.479543] ***   - Core device: 85ba6400 ***
[   24.479548] ***   - Tuning device: 84bf6000 ***
[   24.479553] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.479558] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.484834] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.487581] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.495839] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.498382] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.498393] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.498398] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.498404] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.498409] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.498418] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.503420] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.503431] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.503437] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.503457] *** Platform device 4 (isp-m0) registered successfully ***
[   24.503463] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.503486] *** Created /proc/jz/isp directory ***
[   24.503494] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.503503] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.503509] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.503517] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c068293c ***
[   24.503524] *** PROC ENTRY FIX: Using ISP device 846d4000 instead of VIC device 85ba6000 for isp-w02 ***
[   24.503533] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.503539] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.503548] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.503557] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.503566] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.503571] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.503577] *** Misc device registration handled via main tx-isp device ***
[   24.503582] *** Misc device registration handled via main tx-isp device ***
[   24.503587] *** Misc device registration handled via main tx-isp device ***
[   24.503593] *** Misc device registration handled via main tx-isp device ***
[   24.503598] *** Misc device registration handled via main tx-isp device ***
[   24.503603] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.503612] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.503619] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.503625] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.503632] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85ba6000 ***
[   24.503637] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.503643] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.503648] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   24.503654] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   24.503660] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   24.503665] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.503671] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.503676] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.503681] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.503687] *** PROBE: Binary Ninja reference implementation complete ***
[   24.510674] *** tx_isp_init: Platform device and driver registered successfully ***
[   24.545985] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   24.549291] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   24.551142] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   24.551184] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   24.551193] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   25.339367] === gc2053 SENSOR MODULE INIT ===
[   25.341838] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   24.444442] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5b04 ***
[   24.444449] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4ca0 ***
[   24.444455] tx_isp_module_init: Module initialized for isp-w01
[   24.444460] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.444469] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b45a8, sd=85454800, ourISPdev=846d4000 ***
[   24.444476] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=846d4000 ***
[   24.444481] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   24.444487] *** DEBUG: About to check device name matches ***
[   24.444492] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   24.444498] *** LINKED VIN device: 85454800 ***
[   24.444505] *** VIN SUBDEV OPS CONFIGURED: core=c06b5b24, video=c06b5b18, s_stream=c068d0f4 ***
[   24.444512] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   24.444519] *** VIN PROBE: Set dev_priv to vin_dev 85454800 AFTER subdev_init ***
[   24.444524] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.444543] *** Platform device 2 (isp-w01) registered successfully ***
[   24.444550] *** Registering platform device 3 from platform data ***
[   24.447040] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   24.447055] *** tx_isp_subdev_init: pdev=c06b4468, sd=85454a00, ops=c06b4d54 ***
[   24.447062] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.447069] *** tx_isp_subdev_init: ops=c06b4d54, ops->core=c06bbbdc ***
[   24.447074] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.447081] *** tx_isp_subdev_init: Set sd->dev=c06b4478, sd->pdev=c06b4468 ***
[   24.447087] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b4d54 ***
[   24.447094] *** tx_isp_subdev_init: ops->sensor=c06bbbd0, csi_subdev_ops=c06b4ca0 ***
[   24.447100] tx_isp_module_init: Module initialized for isp-fs
[   24.447105] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.447112] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   24.447119] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   24.447125] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   24.447132] *** FS PROBE: Set dev_priv to fs_dev 85454a00 AFTER subdev_init ***
[   24.447138] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   24.447158] *** Platform device 3 (isp-fs) registered successfully ***
[   24.447165] *** Registering platform device 4 from platform data ***
[   24.449415] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   24.449429] *** tx_isp_create_core_device: Creating ISP core device ***
[   24.449439] *** tx_isp_create_core_device: Core device created successfully: 85ba6400 ***
[   24.449446] *** CORE PROBE: Set dev_priv to core_dev 85ba6400 ***
[   24.449452] *** CORE PROBE: Set host_priv to core_dev 85ba6400 - PREVENTS BadVA CRASH ***
[   24.449459] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   24.449466] *** tx_isp_subdev_init: pdev=c06b4330, sd=85ba6400, ops=c06b4a58 ***
[   24.449473] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   24.449479] *** tx_isp_subdev_init: ops=c06b4a58, ops->core=c06b4a84 ***
[   24.449485] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[   24.449492] *** tx_isp_subdev_init: Set sd->dev=c06b4340, sd->pdev=c06b4330 ***
[   24.449499] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   24.449505] tx_isp_module_init: Module initialized for isp-m0
[   24.449510] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.449519] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   24.449525] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   24.449535] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=846d4000) ***
[   24.449543] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
[   24.454790] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.454801] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   24.454808] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   24.454817] tx_isp_subdev_init: platform_get_resource returned c06b4430 for device isp-m0
[   24.454825] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   24.454835] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   24.454841] isp_subdev_init_clks: Using platform data clock arrays: c06b4418
[   24.454847] isp_subdev_init_clks: Using platform data clock configs
[   24.454855] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.454865] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.454871] Clock cgu_isp enabled successfully
[   24.454877] Platform data clock[1]: name=isp, rate=65535
[   24.454884] Clock isp enabled successfully
[   24.454890] Platform data clock[2]: name=csi, rate=65535
[   24.454897] Clock csi enabled successfully
[   24.468088] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   24.468102] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.468112] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.479177] CPM clock gates configured
[   24.479191] isp_subdev_init_clks: Successfully initialized 3 clocks
[   24.479201] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4330, sd=85ba6400, ourISPdev=846d4000 ***
[   24.479209] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=846d4000 ***
[   24.479215] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   24.479220] *** DEBUG: About to check device name matches ***
[   24.479227] *** DEBUG: CORE device name matched! Setting up Core device ***
[   24.479233] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   24.479240] *** tx_isp_link_core_device: Linking core device 85ba6400 to ISP device 846d4000 ***
[   24.479246] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.479252] *** Core subdev already registered at slot 3: 85ba6400 ***
[   24.479258] *** LINKED CORE device: 85ba6400 ***
[   24.479263] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   24.479269] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   24.479275] *** tx_isp_core_device_init: Initializing core device: 85ba6400 ***
[   24.479287] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   24.479293] *** tx_isp_core_device_init: Core device initialized successfully ***
[   24.479298] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   24.479305] *** tx_isp_link_core_device: Linking core device 85ba6400 to ISP device 846d4000 ***
[   24.479311] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.479317] *** Core subdev already registered at slot 3: 85ba6400 ***
[   24.479331] *** tx_isp_core_probe: Assigned frame_channels=85ba6800 to core_dev ***
[   24.479337] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   24.479342] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   24.479347] *** tx_isp_core_probe: Calling sensor_early_init ***
[   24.479353] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   24.479359] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   24.479365] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   24.479371] ispcore_slake_module: VIC device=85ba6000, state=1ispcore_slake_module: Processing subdevices
[   24.479379] *** DEBUG: isp_dev=846d4000, isp_dev->subdevs=846d7274 ***<6>[   24.479387] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   24.479394] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   24.479401] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   24.479405] ispcore_slake_module: CSI slake success
[   24.479409] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   24.479416] *** tx_isp_vic_slake_subdev: ENTRY - sd=85ba6000 ***
[   24.479423] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85ba6000, current state=1 ***
[   24.479429] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   24.479434] ispcore_slake_module: VIC slake success
[   24.479439] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   24.479444] ispcore_slake_module: Managing ISP clocks
[   24.479448] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   24.479455] ispcore_slake_module: Complete, result=0<6>[   24.479461] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   24.479467] *** tx_isp_core_probe: Core device setup complete ***
[   24.479472] ***   - Core device: 85ba6400 ***
[   24.479477] ***   - Channel count: 6 ***
[   24.479483] ***   - Linked to ISP device: 846d4000 ***
[   24.479488] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.479493] isp_core_tuning_init: Initializing tuning data structure
[   24.479505] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   24.479511] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.479516] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.479521] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.479527] *** tx_isp_core_probe: Set platform driver data ***
[   24.479531] *** tx_isp_core_probe: Set global core device reference ***
[   24.479537] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.479543] ***   - Core device: 85ba6400 ***
[   24.479548] ***   - Tuning device: 84bf6000 ***
[   24.479553] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.479558] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.484834] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.487581] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.495839] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.498382] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.498393] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.498398] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.498404] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.498409] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.498418] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.503420] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.503431] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.503437] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.503457] *** Platform device 4 (isp-m0) registered successfully ***
[   24.503463] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.503486] *** Created /proc/jz/isp directory ***
[   24.503494] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.503503] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.503509] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.503517] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c068293c ***
[   24.503524] *** PROC ENTRY FIX: Using ISP device 846d4000 instead of VIC device 85ba6000 for isp-w02 ***
[   24.503533] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.503539] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.503548] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.503557] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.503566] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.503571] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.503577] *** Misc device registration handled via main tx-isp device ***
[   24.503582] *** Misc device registration handled via main tx-isp device ***
[   24.503587] *** Misc device registration handled via main tx-isp device ***
[   24.503593] *** Misc device registration handled via main tx-isp device ***
[   24.503598] *** Misc device registration handled via main tx-isp device ***
[   24.503603] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.503612] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.503619] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.503625] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.503632] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85ba6000 ***
[   24.503637] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.503643] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.503648] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   24.503654] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   24.503660] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   24.503665] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.503671] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.503676] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.503681] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.503687] *** PROBE: Binary Ninja reference implementation complete ***
[   24.510674] *** tx_isp_init: Platform device and driver registered successfully ***
[   24.545985] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   24.549291] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   24.551142] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   24.551184] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   24.551193] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   25.339367] === gc2053 SENSOR MODULE INIT ===
[   25.341838] gc2053 I2C driver registered, waiting for device creation by ISP
[   27.939351] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   27.939365] === ISP Subdevice Array Status ===
[   27.939374]   [0]: isp-w00 (sd=85219c00)
[   27.939380]   [1]: isp-w02 (sd=85ba6000)
[   27.939387]   [2]: isp-w01 (sd=85454800)
[   27.939393]   [3]: isp-m0 (sd=85ba6400)
[   27.939398]   [4]: (empty)
[   27.939404]   [5]: (empty)
[   27.939408]   [6]: (empty)
[   27.939414]   [7]: (empty)
[   27.939418]   [8]: (empty)
[   27.939423]   [9]: (empty)
[   27.939428]   [10]: (empty)
[   27.939433]   [11]: (empty)
[   27.939438]   [12]: (empty)
[   27.939443]   [13]: (empty)
[   27.939448]   [14]: (empty)
[   27.939453]   [15]: (empty)
[   27.939458] === End Subdevice Array ===
[   27.939464] *** tx_isp_open: Found core subdev 85ba6400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   27.939472] *** DEBUG: core_sd->dev_priv=85ba6400, core_sd->host_priv=85ba6400 ***
[   27.939478] *** DEBUG: core_sd->pdev=c06b4330, core_sd->ops=c06b4a58 ***
[   27.939485] *** ispcore_core_ops_init: ENTRY - sd=85ba6400, on=1 ***
[   27.939492] *** ispcore_core_ops_init: sd->dev_priv=85ba6400, sd->host_priv=85ba6400 ***
[   27.939499] *** ispcore_core_ops_init: sd->pdev=c06b4330, sd->ops=c06b4a58 ***
[   27.939505] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   27.939511] *** ispcore_core_ops_init: ISP device=846d4000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   27.939519] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.939525] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   27.939530] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   27.939535] *** ispcore_core_ops_init: s0 (core_dev) = 85ba6400 from sd->host_priv ***
[   27.939543] ispcore_core_ops_init: core_dev=85ba6400, vic_dev=85ba6000, vic_state=1
[   27.939548] ispcore_core_ops_init: Complete, result=0<6>[   27.939553] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   27.939558] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   27.939908] ISP IOCTL: cmd=0x805056c1 arg=0x7793ad60
[   27.939923] subdev_sensor_ops_ioctl: cmd=0x2000000
[   27.939929] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   27.939934] *** Creating I2C sensor device on adapter 0 ***
[   27.939943] *** Creating I2C device: gc2053 at 0x37 ***
[   27.939948] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   27.939956] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   27.939962] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   27.942859] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   27.943165] === GC2053 SENSOR PROBE START ===
[   27.943182] sensor_probe: client=85403c00, addr=0x37, adapter=84074c10 (i2c0)
[   27.943187] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   27.943193] Requesting reset GPIO 18
[   27.943201] GPIO reset sequence: HIGH -> LOW -> HIGH
[   28.169160] GPIO reset sequence completed successfully
[   28.169173] === GPIO INITIALIZATION COMPLETE ===
[   28.169183] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   28.169198] sensor_probe: data_interface=1, sensor_max_fps=30
[   28.169203] sensor_probe: MIPI 30fps
[   28.169210] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   28.169218] *** tx_isp_subdev_init: pdev=c06de168, sd=85e0f400, ops=c06de248 ***
[   28.169224] *** tx_isp_subdev_init: ourISPdev=846d4000 ***
[   28.169231] *** tx_isp_subdev_init: ops=c06de248, ops->core=c06de274 ***
[   28.169237] *** tx_isp_subdev_init: ops->core->init=c06db6bc ***
[   28.169244] *** tx_isp_subdev_init: Set sd->dev=c06de178, sd->pdev=c06de168 ***
[   28.169251] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06de248, ops->sensor=c06de25c ***
[   28.169256] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   28.169263] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85e0f400 ***
[   28.169270] *** tx_isp_subdev_init: SENSOR ops=c06de248, ops->sensor=c06de25c ***
[   28.169275] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   28.169282] tx_isp_module_init: Module initialized for (null)
[   28.169287] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   28.169296] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de168, sd=85e0f400, ourISPdev=846d4000 ***
[   28.169303] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=846d4000 ***
[   28.169309] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   28.169313] *** DEBUG: About to check device name matches ***
[   28.169321] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   28.169327] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   28.169333] *** SENSOR subdev: 85e0f400, ops: c06de248 ***
[   28.169339] *** SENSOR ops->sensor: c06de25c ***
[   28.169344] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   28.169350] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   28.169425] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.169433] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   28.169439] sensor_probe: I2C client association complete
[   28.169448]   sd=85e0f400, client=85403c00, addr=0x37, adapter=i2c0
[   28.169453] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   28.169461] sensor_read: reg=0xf0, client=85403c00, adapter=i2c0, addr=0x37
[   28.169960] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   28.169967] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   28.169973] *** SUCCESS: I2C communication working after GPIO reset! ***
[   28.169981] sensor_read: reg=0xf1, client=85403c00, adapter=i2c0, addr=0x37
[   28.170467] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   28.170473] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   28.170479] === I2C COMMUNICATION TEST COMPLETE ===
[   28.170486] Registering gc2053 with ISP framework (sd=85e0f400, sensor=85e0f400)
[   28.170492] gc2053 registered with ISP framework successfully
[   28.170513] *** MIPS-SAFE: I2C device created successfully at 0x85403c00 ***
[   28.170520] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   28.170526] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   28.170533] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   28.170539] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   28.170574] ISP IOCTL: cmd=0xc050561a arg=0x7fdb5dd8
[   28.170582] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   28.170589] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   28.170613] ISP IOCTL: cmd=0xc050561a arg=0x7fdb5dd8
[   28.170619] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   28.170625] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   28.170633] ISP IOCTL: cmd=0xc0045627 arg=0x7fdb5e30
[   28.170644] ISP IOCTL: cmd=0x800856d5 arg=0x7fdb5e28
[   28.170649] TX_ISP_GET_BUF: IOCTL handler called
[   28.170657] TX_ISP_GET_BUF: core_dev=85ba6400, isp_dev=846d4000
[   28.170663] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   28.170670] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   28.244893] ISP IOCTL: cmd=0x800856d4 arg=0x7fdb5e28
[   28.244907] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   28.249204] ISP IOCTL: cmd=0x40045626 arg=0x7fdb5e40
[   28.249219] subdev_sensor_ops_ioctl: cmd=0x2000003
[   28.249225] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   28.249231] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   28.249237] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   28.249246] ISP IOCTL: cmd=0x80045612 arg=0x0
[   28.249253] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   28.249258] === ISP Subdevice Array Status ===
d[   28.249266]   [0]: isp-w00 (sd=85219c00)
[   28.249273]   [1]: isp-w02 (sd=85ba6000)
[   28.249279]   [2]: isp-w01 (sd=85454800)
[   28.249285]   [3]: isp-m0 (sd=85ba6400)
[   28.249292]   [4]: gc2053 (sd=85e0f400)
[   28.249299]   [5]: gc2053 (sd=85e0f400)
[   28.249303]   [6]: (empty)
[   28.249309]   [7]: (empty)
[   28.249313]   [8]: (empty)
[   28.249318]   [9]: (empty)
[   28.249323]   [10]: (empty)
[   28.249328]   [11]: (empty)
[   28.249333]   [12]: (empty)
[   28.249338]   [13]: (empty)
[   28.249343]   [14]: (empty)
[   28.249348]   [15]: (empty)
[   28.249353] === End Subdevice Array ===
[   28.249358] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   28.249363] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   28.249369] *** ispcore_activate_module: Fixed for our struct layouts ***
[   28.249374] *** VIC device in state 1, proceeding with activation ***
[   28.249381] *** CLOCK CONFIGURATION SECTION: clk_array=85557f00, clk_count=2 ***
[   28.249389] Clock 0 set to 100000000 Hz
[   28.249394] Clock 0 enabled
[   28.249401] Clock 1 set to 100000000 Hz
[   28.249406] Clock 1 enabled
[   28.249411] *** SUBDEVICE VALIDATION SECTION ***
[   28.249415] VIC device state set to 2 (activated)
[   28.249420] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   28.249425] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   28.249431] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   28.249435] *** SUBDEVICE INITIALIZATION LOOP ***
[   28.249441] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   28.249447] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   28.249455] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.249463] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   28.249469] *** CALLING SENSOR_WRITE_ARRAY WITH c06dee20 (should be 137 registers) ***
[   28.249479] sensor_write: reg=0xfe val=0x80, client=85403c00, adapter=i2c0, addr=0x37
[   28.249798] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.249805] sensor_write_array: reg[1] 0xfe=0x80 OK
[   28.249814] sensor_write: reg=0xfe val=0x80, client=85403c00, adapter=i2c0, addr=0x37
[   28.250135] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.250142] sensor_write_array: reg[2] 0xfe=0x80 OK
[   28.250150] sensor_write: reg=0xfe val=0x80, client=85403c00, adapter=i2c0, addr=0x37
[   28.250462] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.250469] sensor_write_array: reg[3] 0xfe=0x80 OK
[   28.250477] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.250800] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.250807] sensor_write_array: reg[4] 0xfe=0x00 OK
[   28.250815] sensor_write: reg=0xf2 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.251131] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   28.251139] sensor_write_array: reg[5] 0xf2=0x00 OK
[   28.251147] sensor_write: reg=0xf3 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.251461] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   28.251467] sensor_write_array: reg[6] 0xf3=0x00 OK
[   28.251475] sensor_write: reg=0xf4 val=0x36, client=85403c00, adapter=i2c0, addr=0x37
[   28.251789] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   28.251796] sensor_write_array: reg[7] 0xf4=0x36 OK
[   28.251804] sensor_write: reg=0xf5 val=0xc0, client=85403c00, adapter=i2c0, addr=0x37
[   28.252117] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   28.252124] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   28.252133] sensor_write: reg=0xf6 val=0x44, client=85403c00, adapter=i2c0, addr=0x37
[   28.253429] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   28.253437] sensor_write_array: reg[9] 0xf6=0x44 OK
[   28.253446] sensor_write: reg=0xf7 val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.253760] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   28.253767] sensor_write_array: reg[10] 0xf7=0x01 OK
[   28.253775] sensor_write: reg=0xf8 val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.254090] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   28.254099] sensor_write: reg=0xf9 val=0x40, client=85403c00, adapter=i2c0, addr=0x37
[   28.259183] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   28.259198] sensor_write: reg=0xfc val=0x8e, client=85403c00, adapter=i2c0, addr=0x37
[   28.259517] sensor_write: reg=0xfc val=0x8e SUCCESS
[   28.259526] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.259843] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.259852] sensor_write: reg=0x87 val=0x18, client=85403c00, adapter=i2c0, addr=0x37
[   28.260166] sensor_write: reg=0x87 val=0x18 SUCCESS
[   28.260175] sensor_write: reg=0xee val=0x30, client=85403c00, adapter=i2c0, addr=0x37
[   28.260488] sensor_write: reg=0xee val=0x30 SUCCESS
[   28.260497] sensor_write: reg=0xd0 val=0xb7, client=85403c00, adapter=i2c0, addr=0x37
[   28.260810] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   28.260818] sensor_write: reg=0x03 val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.261131] sensor_write: reg=0x03 val=0x04 SUCCESS
[   28.261139] sensor_write: reg=0x04 val=0x60, client=85403c00, adapter=i2c0, addr=0x37
[   28.261452] sensor_write: reg=0x04 val=0x60 SUCCESS
[   28.261461] sensor_write: reg=0x05 val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.261773] sensor_write: reg=0x05 val=0x04 SUCCESS
[   28.261781] sensor_write: reg=0x06 val=0x4c, client=85403c00, adapter=i2c0, addr=0x37
[   28.262095] sensor_write: reg=0x06 val=0x4c SUCCESS
[   28.262103] sensor_write: reg=0x07 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.262416] sensor_write: reg=0x07 val=0x00 SUCCESS
[   28.262424] sensor_write: reg=0x08 val=0x11, client=85403c00, adapter=i2c0, addr=0x37
[   28.262737] sensor_write: reg=0x08 val=0x11 SUCCESS
[   28.262745] sensor_write: reg=0x09 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.263058] sensor_write: reg=0x09 val=0x00 SUCCESS
[   28.263066] sensor_write: reg=0x0a val=0x02, client=85403c00, adapter=i2c0, addr=0x37
[   28.263379] sensor_write: reg=0x0a val=0x02 SUCCESS
[   28.263387] sensor_write: reg=0x0b val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.269177] sensor_write: reg=0x0b val=0x00 SUCCESS
[   28.269193] sensor_write: reg=0x0c val=0x02, client=85403c00, adapter=i2c0, addr=0x37
[   28.269511] sensor_write: reg=0x0c val=0x02 SUCCESS
[   28.269520] sensor_write: reg=0x0d val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.269838] sensor_write: reg=0x0d val=0x04 SUCCESS
[   28.269847] sensor_write: reg=0x0e val=0x40, client=85403c00, adapter=i2c0, addr=0x37
[   28.270161] sensor_write: reg=0x0e val=0x40 SUCCESS
[   28.270169] sensor_write: reg=0x12 val=0xe2, client=85403c00, adapter=i2c0, addr=0x37
[   28.270483] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   28.270491] sensor_write: reg=0x13 val=0x16, client=85403c00, adapter=i2c0, addr=0x37
[   28.270813] sensor_write: reg=0x13 val=0x16 SUCCESS
[   28.270821] sensor_write: reg=0x19 val=0x0a, client=85403c00, adapter=i2c0, addr=0x37
[   28.271136] sensor_write: reg=0x19 val=0x0a SUCCESS
[   28.271145] sensor_write: reg=0x21 val=0x1c, client=85403c00, adapter=i2c0, addr=0x37
[   28.271458] sensor_write: reg=0x21 val=0x1c SUCCESS
[   28.271467] sensor_write: reg=0x28 val=0x0a, client=85403c00, adapter=i2c0, addr=0x37
[   28.271779] sensor_write: reg=0x28 val=0x0a SUCCESS
[   28.271788] sensor_write: reg=0x29 val=0x24, client=85403c00, adapter=i2c0, addr=0x37
[   28.272101] sensor_write: reg=0x29 val=0x24 SUCCESS
[   28.272109] sensor_write: reg=0x2b val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.272422] sensor_write: reg=0x2b val=0x04 SUCCESS
[   28.272431] sensor_write: reg=0x32 val=0xf8, client=85403c00, adapter=i2c0, addr=0x37
[   28.272743] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   28.272752] sensor_write: reg=0x37 val=0x03, client=85403c00, adapter=i2c0, addr=0x37
[   28.273065] sensor_write: reg=0x37 val=0x03 SUCCESS
[   28.273073] sensor_write: reg=0x39 val=0x15, client=85403c00, adapter=i2c0, addr=0x37
[   28.273386] sensor_write: reg=0x39 val=0x15 SUCCESS
[   28.273394] sensor_write: reg=0x43 val=0x07, client=85403c00, adapter=i2c0, addr=0x37
[   28.273757] sensor_write: reg=0x43 val=0x07 SUCCESS
[   28.273767] sensor_write: reg=0x44 val=0x40, client=85403c00, adapter=i2c0, addr=0x37
[   28.274147] sensor_write: reg=0x44 val=0x40 SUCCESS
[   28.274157] sensor_write: reg=0x46 val=0x0b, client=85403c00, adapter=i2c0, addr=0x37
[   28.279177] sensor_write: reg=0x46 val=0x0b SUCCESS
[   28.279194] sensor_write: reg=0x4b val=0x20, client=85403c00, adapter=i2c0, addr=0x37
[   28.279512] sensor_write: reg=0x4b val=0x20 SUCCESS
[   28.279521] sensor_write: reg=0x4e val=0x08, client=85403c00, adapter=i2c0, addr=0x37
[   28.279838] sensor_write: reg=0x4e val=0x08 SUCCESS
[   28.279847] sensor_write: reg=0x55 val=0x20, client=85403c00, adapter=i2c0, addr=0x37
[   28.280161] sensor_write: reg=0x55 val=0x20 SUCCESS
[   28.280169] sensor_write: reg=0x66 val=0x05, client=85403c00, adapter=i2c0, addr=0x37
[   28.280483] sensor_write: reg=0x66 val=0x05 SUCCESS
[   28.280491] sensor_write: reg=0x67 val=0x05, client=85403c00, adapter=i2c0, addr=0x37
[   28.280804] sensor_write: reg=0x67 val=0x05 SUCCESS
[   28.280813] sensor_write: reg=0x77 val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.281125] sensor_write: reg=0x77 val=0x01 SUCCESS
[   28.281134] sensor_write: reg=0x78 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.281447] sensor_write: reg=0x78 val=0x00 SUCCESS
[   28.281455] sensor_write: reg=0x7c val=0x93, client=85403c00, adapter=i2c0, addr=0x37
[   28.281768] sensor_write: reg=0x7c val=0x93 SUCCESS
[   28.281775] sensor_write_array: reg[50] 0x7c=0x93 OK
[   28.281784] sensor_write: reg=0x8c val=0x12, client=85403c00, adapter=i2c0, addr=0x37
[   28.282097] sensor_write: reg=0x8c val=0x12 SUCCESS
[   28.282105] sensor_write: reg=0x8d val=0x92, client=85403c00, adapter=i2c0, addr=0x37
[   28.282418] sensor_write: reg=0x8d val=0x92 SUCCESS
[   28.282427] sensor_write: reg=0x90 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.282739] sensor_write: reg=0x90 val=0x00 SUCCESS
[   28.282748] sensor_write: reg=0x41 val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.283061] sensor_write: reg=0x41 val=0x04 SUCCESS
[   28.283069] sensor_write: reg=0x42 val=0x9d, client=85403c00, adapter=i2c0, addr=0x37
[   28.283382] sensor_write: reg=0x42 val=0x9d SUCCESS
[   28.283391] sensor_write: reg=0x9d val=0x10, client=85403c00, adapter=i2c0, addr=0x37
[   28.283761] sensor_write: reg=0x9d val=0x10 SUCCESS
[   28.283771] sensor_write: reg=0xce val=0x7c, client=85403c00, adapter=i2c0, addr=0x37
[   28.284083] sensor_write: reg=0xce val=0x7c SUCCESS
[   28.284091] sensor_write: reg=0xd2 val=0x41, client=85403c00, adapter=i2c0, addr=0x37
[   28.284406] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   28.284415] sensor_write: reg=0xd3 val=0xdc, client=85403c00, adapter=i2c0, addr=0x37
[   28.287389] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   28.287402] sensor_write: reg=0xe6 val=0x50, client=85403c00, adapter=i2c0, addr=0x37
[   28.287725] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   28.287734] sensor_write: reg=0xb6 val=0xc0, client=85403c00, adapter=i2c0, addr=0x37
[   28.288049] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   28.288057] sensor_write: reg=0xb0 val=0x70, client=85403c00, adapter=i2c0, addr=0x37
[   28.288371] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   28.288379] sensor_write: reg=0xb1 val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.288693] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   28.288701] sensor_write: reg=0xb2 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.289013] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   28.289022] sensor_write: reg=0xb3 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.290421] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   28.290437] sensor_write: reg=0xb4 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.290773] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   28.290783] sensor_write: reg=0xb8 val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.291094] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   28.291103] sensor_write: reg=0xb9 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.293827] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   28.293841] sensor_write: reg=0x26 val=0x30, client=85403c00, adapter=i2c0, addr=0x37
[   28.294157] sensor_write: reg=0x26 val=0x30 SUCCESS
[   28.294166] sensor_write: reg=0xfe val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.294483] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.294492] sensor_write: reg=0x40 val=0x23, client=85403c00, adapter=i2c0, addr=0x37
[   28.294806] sensor_write: reg=0x40 val=0x23 SUCCESS
[   28.294815] sensor_write: reg=0x55 val=0x07, client=85403c00, adapter=i2c0, addr=0x37
[   28.295127] sensor_write: reg=0x55 val=0x07 SUCCESS
[   28.295137] sensor_write: reg=0x60 val=0x40, client=85403c00, adapter=i2c0, addr=0x37
[   28.295449] sensor_write: reg=0x60 val=0x40 SUCCESS
[   28.295458] sensor_write: reg=0xfe val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.299162] sensor_write: reg=0xfe val=0x04 SUCCESS
[   28.299176] sensor_write: reg=0x14 val=0x78, client=85403c00, adapter=i2c0, addr=0x37
[   28.299493] sensor_write: reg=0x14 val=0x78 SUCCESS
[   28.299502] sensor_write: reg=0x15 val=0x78, client=85403c00, adapter=i2c0, addr=0x37
[   28.299814] sensor_write: reg=0x15 val=0x78 SUCCESS
[   28.299823] sensor_write: reg=0x16 val=0x78, client=85403c00, adapter=i2c0, addr=0x37
[   28.300140] sensor_write: reg=0x16 val=0x78 SUCCESS
[   28.300149] sensor_write: reg=0x17 val=0x78, client=85403c00, adapter=i2c0, addr=0x37
[   28.300463] sensor_write: reg=0x17 val=0x78 SUCCESS
[   28.300471] sensor_write: reg=0xfe val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.300785] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.300793] sensor_write: reg=0x92 val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.301106] sensor_write: reg=0x92 val=0x00 SUCCESS
[   28.301115] sensor_write: reg=0x94 val=0x03, client=85403c00, adapter=i2c0, addr=0x37
[   28.301427] sensor_write: reg=0x94 val=0x03 SUCCESS
[   28.301436] sensor_write: reg=0x95 val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.301749] sensor_write: reg=0x95 val=0x04 SUCCESS
[   28.301757] sensor_write: reg=0x96 val=0x38, client=85403c00, adapter=i2c0, addr=0x37
[   28.302070] sensor_write: reg=0x96 val=0x38 SUCCESS
[   28.302079] sensor_write: reg=0x97 val=0x07, client=85403c00, adapter=i2c0, addr=0x37
[   28.302391] sensor_write: reg=0x97 val=0x07 SUCCESS
[   28.302400] sensor_write: reg=0x98 val=0x80, client=85403c00, adapter=i2c0, addr=0x37
[   28.303926] sensor_write: reg=0x98 val=0x80 SUCCESS
[   28.303937] sensor_write: reg=0xfe val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.304252] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.304261] sensor_write: reg=0x01 val=0x05, client=85403c00, adapter=i2c0, addr=0x37
[   28.304577] sensor_write: reg=0x01 val=0x05 SUCCESS
[   28.304585] sensor_write: reg=0x02 val=0x89, client=85403c00, adapter=i2c0, addr=0x37
[   28.309180] sensor_write: reg=0x02 val=0x89 SUCCESS
[   28.309195] sensor_write: reg=0x04 val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.309513] sensor_write: reg=0x04 val=0x01 SUCCESS
[   28.309522] sensor_write: reg=0x07 val=0xa6, client=85403c00, adapter=i2c0, addr=0x37
[   28.309838] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   28.309847] sensor_write: reg=0x08 val=0xa9, client=85403c00, adapter=i2c0, addr=0x37
[   28.310159] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   28.310167] sensor_write: reg=0x09 val=0xa8, client=85403c00, adapter=i2c0, addr=0x37
[   28.310481] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   28.310489] sensor_write: reg=0x0a val=0xa7, client=85403c00, adapter=i2c0, addr=0x37
m[   28.310812] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   28.310821] sensor_write: reg=0x0b val=0xff, client=85403c00, adapter=i2c0, addr=0x37
[   28.311133] sensor_write: reg=0x0b val=0xff SUCCESS
[   28.311141] sensor_write: reg=0x0c val=0xff, client=85403c00, adapter=i2c0, addr=0x37
[   28.311455] sensor_write: reg=0x0c val=0xff SUCCESS
[   28.311463] sensor_write: reg=0x0f val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.311775] sensor_write: reg=0x0f val=0x00 SUCCESS
[   28.311784] sensor_write: reg=0x50 val=0x1c, client=85403c00, adapter=i2c0, addr=0x37
[   28.312097] sensor_write: reg=0x50 val=0x1c SUCCESS
[   28.312105] sensor_write: reg=0x89 val=0x03, client=85403c00, adapter=i2c0, addr=0x37
[   28.312418] sensor_write: reg=0x89 val=0x03 SUCCESS
[   28.312427] sensor_write: reg=0xfe val=0x04, client=85403c00, adapter=i2c0, addr=0x37
[   28.312739] sensor_write: reg=0xfe val=0x04 SUCCESS
[   28.312748] sensor_write: reg=0x28 val=0x86, client=85403c00, adapter=i2c0, addr=0x37
[   28.313061] sensor_write: reg=0x28 val=0x86 SUCCESS
[   28.313068] sensor_write_array: reg[100] 0x28=0x86 OK
[   28.313077] sensor_write: reg=0x29 val=0x86, client=85403c00, adapter=i2c0, addr=0x37
[   28.314015] sensor_write: reg=0x29 val=0x86 SUCCESS
[   28.314025] sensor_write: reg=0x2a val=0x86, client=85403c00, adapter=i2c0, addr=0x37
[   28.314341] sensor_write: reg=0x2a val=0x86 SUCCESS
[   28.314350] sensor_write: reg=0x2b val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.319178] sensor_write: reg=0x2b val=0x68 SUCCESS
[   28.319193] sensor_write: reg=0x2c val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.319511] sensor_write: reg=0x2c val=0x68 SUCCESS
[   28.319520] sensor_write: reg=0x2d val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.319838] sensor_write: reg=0x2d val=0x68 SUCCESS
[   28.319847] sensor_write: reg=0x2e val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.320161] sensor_write: reg=0x2e val=0x68 SUCCESS
[   28.320169] sensor_write: reg=0x2f val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.320483] sensor_write: reg=0x2f val=0x68 SUCCESS
[   28.320491] sensor_write: reg=0x30 val=0x4f, client=85403c00, adapter=i2c0, addr=0x37
[   28.320804] sensor_write: reg=0x30 val=0x4f SUCCESS
[   28.320813] sensor_write: reg=0x31 val=0x68, client=85403c00, adapter=i2c0, addr=0x37
[   28.321125] sensor_write: reg=0x31 val=0x68 SUCCESS
[   28.321134] sensor_write: reg=0x32 val=0x67, client=85403c00, adapter=i2c0, addr=0x37
[   28.321452] sensor_write: reg=0x32 val=0x67 SUCCESS
[   28.321461] sensor_write: reg=0x33 val=0x66, client=85403c00, adapter=i2c0, addr=0x37
[   28.321774] sensor_write: reg=0x33 val=0x66 SUCCESS
[   28.321783] sensor_write: reg=0x34 val=0x66, client=85403c00, adapter=i2c0, addr=0x37
[   28.322095] sensor_write: reg=0x34 val=0x66 SUCCESS
[   28.322104] sensor_write: reg=0x35 val=0x66, client=85403c00, adapter=i2c0, addr=0x37
[   28.322417] sensor_write: reg=0x35 val=0x66 SUCCESS
[   28.322425] sensor_write: reg=0x36 val=0x66, client=85403c00, adapter=i2c0, addr=0x37
[   28.322739] sensor_write: reg=0x36 val=0x66 SUCCESS
[   28.322747] sensor_write: reg=0x37 val=0x66, client=85403c00, adapter=i2c0, addr=0x37
[   28.323060] sensor_write: reg=0x37 val=0x66 SUCCESS
[   28.323068] sensor_write: reg=0x38 val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.323381] sensor_write: reg=0x38 val=0x62 SUCCESS
[   28.323389] sensor_write: reg=0x39 val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.324113] sensor_write: reg=0x39 val=0x62 SUCCESS
[   28.324123] sensor_write: reg=0x3a val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.324435] sensor_write: reg=0x3a val=0x62 SUCCESS
[   28.324444] sensor_write: reg=0x3b val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.329177] sensor_write: reg=0x3b val=0x62 SUCCESS
[   28.329192] sensor_write: reg=0x3c val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.329510] sensor_write: reg=0x3c val=0x62 SUCCESS
[   28.329519] sensor_write: reg=0x3d val=0x62, client=85403c00, adapter=i2c0, addr=0x37
	[   28.329837] sensor_write: reg=0x3d val=0x62 SUCCESS
[   28.329846] sensor_write: reg=0x3e val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.330160] sensor_write: reg=0x3e val=0x62 SUCCESS
[   28.330169] sensor_write: reg=0x3f val=0x62, client=85403c00, adapter=i2c0, addr=0x37
[   28.330480] sensor_write: reg=0x3f val=0x62 SUCCESS
[   28.330489] sensor_write: reg=0xfe val=0x01, client=85403c00, adapter=i2c0, addr=0x37
[   28.330809] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.330818] sensor_write: reg=0x9a val=0x06, client=85403c00, adapter=i2c0, addr=0x37
[   28.331132] sensor_write: reg=0x9a val=0x06 SUCCESS
[   28.331141] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.331454] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.331463] sensor_write: reg=0x7b val=0x2a, client=85403c00, adapter=i2c0, addr=0x37
[   28.331776] sensor_write: reg=0x7b val=0x2a SUCCESS
[   28.331785] sensor_write: reg=0x23 val=0x2d, client=85403c00, adapter=i2c0, addr=0x37
[   28.332097] sensor_write: reg=0x23 val=0x2d SUCCESS
[   28.332106] sensor_write: reg=0xfe val=0x03, client=85403c00, adapter=i2c0, addr=0x37
[   28.332419] sensor_write: reg=0xfe val=0x03 SUCCESS
[   28.332427] sensor_write: reg=0x01 val=0x27, client=85403c00, adapter=i2c0, addr=0x37
[   28.332740] sensor_write: reg=0x01 val=0x27 SUCCESS
[   28.332748] sensor_write: reg=0x02 val=0x56, client=85403c00, adapter=i2c0, addr=0x37
[   28.334213] sensor_write: reg=0x02 val=0x56 SUCCESS
[   28.334223] sensor_write: reg=0x03 val=0x8e, client=85403c00, adapter=i2c0, addr=0x37
[   28.334540] sensor_write: reg=0x03 val=0x8e SUCCESS
[   28.334549] sensor_write: reg=0x12 val=0x80, client=85403c00, adapter=i2c0, addr=0x37
[   28.334863] sensor_write: reg=0x12 val=0x80 SUCCESS
[   28.334871] sensor_write: reg=0x13 val=0x07, client=85403c00, adapter=i2c0, addr=0x37
[   28.335183] sensor_write: reg=0x13 val=0x07 SUCCESS
[   28.335191] sensor_write: reg=0x15 val=0x12, client=85403c00, adapter=i2c0, addr=0x37
[   28.338105] sensor_write: reg=0x15 val=0x12 SUCCESS
[   28.338373] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   28.338695] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.338704] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   28.339020] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.339027] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   28.339034] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   28.339040] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   28.339048] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   28.339054] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.339061] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.339067] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.339073] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   28.339080] *** ispcore_core_ops_init: ENTRY - sd=85ba6400, on=1 ***
[   28.339087] *** ispcore_core_ops_init: sd->dev_priv=85ba6400, sd->host_priv=85ba6400 ***
[   28.339093] *** ispcore_core_ops_init: sd->pdev=c06b4330, sd->ops=c06b4a58 ***
[   28.339100] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   28.339105] *** ispcore_core_ops_init: ISP device=846d4000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   28.339142] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.339151] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   28.339158] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   28.339163] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   28.339169] *** ispcore_core_ops_init: s0 (core_dev) = 85ba6400 from sd->host_priv ***
[   28.339177] ispcore_core_ops_init: core_dev=85ba6400, vic_dev=85ba6000, vic_state=2
[   28.339181] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   28.339189] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   28.339198] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.339205] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   28.339211] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   28.339216] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   28.339221] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   28.339227] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   28.339234] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   28.339240] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   28.339245] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.339251] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.339256] tisp_event_init: Initializing ISP event system
[   28.339264] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.339270] tisp_event_set_cb: Setting callback for event 4
[   28.339276] tisp_event_set_cb: Event 4 callback set to c068357c
[   28.339281] tisp_event_set_cb: Setting callback for event 5
[   28.339288] tisp_event_set_cb: Event 5 callback set to c0683a44
[   28.339293] tisp_event_set_cb: Setting callback for event 7
[   28.339299] tisp_event_set_cb: Event 7 callback set to c0683610
[   28.339305] tisp_event_set_cb: Setting callback for event 9
[   28.339311] tisp_event_set_cb: Event 9 callback set to c0683698
[   28.339317] tisp_event_set_cb: Setting callback for event 8
[   28.339323] tisp_event_set_cb: Event 8 callback set to c068375c
[   28.339330] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[   28.357135] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.357151] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   28.357158] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   28.357165] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.357171] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   28.357178] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   28.357185] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   28.357192] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.357199] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   28.357205] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   28.357212] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   28.357219] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   28.357225] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   28.357232] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   28.357239] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   28.357245] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   28.357252] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   28.357257] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***

[   28.357265] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   28.357271] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   28.357277] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   28.357284] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   28.357289] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   28.357295] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.357301] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   28.357309] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   28.357315] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   28.357321] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   28.357328] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   28.357335] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   28.357342] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   28.357349] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   28.357354] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.357361] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.357367] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   28.357374] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.357381] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   28.357387] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   28.357394] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   28.357400] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   28.357407] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   28.357413] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   28.357420] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   28.357425] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   28.357433] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   28.357441] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   28.357447] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   28.357453] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   28.357459] *** tisp_init: ISP control register set to enable processing pipeline ***
[   28.357465] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.357471] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   28.357478] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.357483] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   28.357489] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   28.357496] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   28.357501] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   28.357508] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.357515] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.357520] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   28.357527] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.357534] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   28.357541] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.357547] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   28.357553] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   28.357560] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   28.357566] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   28.357572] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   28.357579] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   28.357585] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   28.357591] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   28.357598] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.357605] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   28.357611] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   28.357620] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   28.357627] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   28.357634] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   28.357641] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   28.357647] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   28.357653] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   28.357659] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   28.357665] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   28.357670] *** This should eliminate green frames by enabling proper color processing ***
[   28.357677] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   28.357683] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   28.357689] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   28.357696] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   28.357703] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   28.357709] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   28.357715] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   28.357722] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.357728] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.357734] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.357739] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.357744] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.357749] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.357755] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.357761] tisp_set_csc_version: Setting CSC version 0
[   28.357767] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.357774] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.357779] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.357786] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.357793] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.357798] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.357803] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.357809] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.357816] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.357821] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.357827] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.357834] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.357839] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.357846] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.357852] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.357857] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.357865] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.357871] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.357876] tisp_init: ISP memory buffers configured
[   28.357881] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.357889] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.357897] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.357907] tiziano_ae_params_refresh: AE parameters refreshed
[   28.357913] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.357919] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.357923] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.357929] tiziano_ae_para_addr: AE parameter addresses configured
[   28.357935] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.357942] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.357949] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.357955] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.357963] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.357969] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.357976] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.357983] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5a6814 (Binary Ninja EXACT) ***
[   28.357989] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.357996] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.358003] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.358009] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.358015] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.358021] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.358028] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.358034] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.358041] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.358047] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.358053] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.358060] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.358067] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.358073] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.358079] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.358086] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.358093] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.358098] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.358104] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.358111] *** system_irq_func_set: Registered handler c0684754 at index 10 ***
[   28.376416] *** system_irq_func_set: Registered handler c068486c at index 27 ***
[   28.389165] *** system_irq_func_set: Registered handler c0684754 at index 26 ***
[   28.406000] *** system_irq_func_set: Registered handler c0684954 at index 29 ***
[   28.413967] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   28.414105] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   28.414495] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   28.414509] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   28.414530] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4010.000 ms)
[   28.416643] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   28.684939] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   28.684945] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   28.684953] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   28.684958] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   28.684964] *** tx_vic_enable_irq: completed successfully ***
[   28.684969] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   28.684975] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   28.684981] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   28.684988] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   28.684996] csi_core_ops_init: sd=85219c00, csi_dev=85219c00, enable=1
[   28.685001] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   28.685006] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   28.685013] *** vic_core_ops_init: ENTRY - sd=85ba6000, enable=1 ***
[   28.685019] *** vic_core_ops_init: vic_dev=85ba6000, current state check ***
[   28.685025] *** vic_core_ops_init: current_state=3, enable=1 ***
[   28.685030] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   28.685035] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   28.685042] *** ispcore_core_ops_init: ENTRY - sd=85ba6400, on=1 ***
[   28.685049] *** ispcore_core_ops_init: sd->dev_priv=85ba6400, sd->host_priv=85ba6400 ***
[   28.685056] *** ispcore_core_ops_init: sd->pdev=c06b4330, sd->ops=c06b4a58 ***
[   28.685062] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   28.685066] *** ispcore_core_ops_init: ISP device=846d4000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   28.685074] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.685082] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   28.685088] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   28.685093] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   28.685098] *** ispcore_core_ops_init: s0 (core_dev) = 85ba6400 from sd->host_priv ***
[   28.685106] ispcore_core_ops_init: core_dev=85ba6400, vic_dev=85ba6000, vic_state=3
[   28.685110] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   28.685119] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   28.685127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.685134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   28.685140] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   28.685146] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   28.685150] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   28.685156] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   28.685163] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   28.685169] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   28.685175] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.685180] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.685185] tisp_event_init: Initializing ISP event system
[   28.685192] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.685198] tisp_event_set_cb: Setting callback for event 4
[   28.685204] tisp_event_set_cb: Event 4 callback set to c068357c
[   28.685210] tisp_event_set_cb: Setting callback for event 5
[   28.685216] tisp_event_set_cb: Event 5 callback set to c0683a44
[   28.685222] tisp_event_set_cb: Setting callback for event 7
[   28.685228] tisp_event_set_cb: Event 7 callback set to c0683610
[   28.685234] tisp_event_set_cb: Setting callback for event 9
[   28.685240] tisp_event_set_cb: Event 9 callback set to c0683698
[   28.685245] tisp_event_set_cb: Setting callback for event 8
[   28.685252] tisp_event_set_cb: Event 8 callback set to c068375c
[   28.685258] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[   28.699166] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.699182] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
d[   28.699190] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   28.699196] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.699204] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   28.699210] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   28.699217] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   28.699224] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.699230] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   28.699237] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   28.699244] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   28.699251] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   28.699258] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   28.699264] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   28.699272] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   28.699278] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   28.699284] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   28.699290] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   28.699296] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   28.699304] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   28.699310] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   28.699317] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   28.699322] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   28.699328] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.699334] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   28.699341] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   28.699348] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   28.699354] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   28.699361] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   28.699368] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   28.699374] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   28.699381] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   28.699386] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.699393] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.699400] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   28.699407] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.699414] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   28.699420] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   28.699426] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   28.699433] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   28.699440] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   28.699446] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   28.699452] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   28.699458] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   28.699466] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   28.699473] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   28.699480] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   28.699486] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   28.699492] *** tisp_init: ISP control register set to enable processing pipeline ***
[   28.699498] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.699504] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   28.699510] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.699516] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   28.699522] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   28.699528] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   28.699540] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=846d4000 ***
[   28.706989] *** isp_irq_handle: IRQ 37 received, dev_id=846d4000 ***
[   28.706994] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   28.714716] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=846d4000 ***
[   28.722172] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   28.729889] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   28.737425] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   28.743618] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   28.751697] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0684754 ***
[   28.759954] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   28.769201] ae0_interrupt_static: Processing AE0 static interrupt
[   28.769208] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   28.769213] ae0_interrupt_static: AE0 static interrupt processed
[   28.769220] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   28.777384] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   28.822352] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4420.000 ms)
[   28.822366] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4420.000 ms)
[   28.822383] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   28.824516] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   28.824527] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   28.876233] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   28.876248] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.876256] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.876261] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   28.876268] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.876275] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   28.876282] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.876288] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   28.876295] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   28.876302] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   28.876308] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   28.876314] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   28.876320] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   28.876327] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   28.876333] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   28.876340] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.876346] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   28.876353] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   28.876362] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   28.876368] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   28.876376] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   28.876382] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   28.876388] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   28.876395] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   28.876400] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   28.876406] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
m[   28.876412] *** This should eliminate green frames by enabling proper color processing ***
[   28.876418] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   28.876424] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   28.876431] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   28.876438] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   28.876444] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   28.876450] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   28.876457] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   28.876464] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.876470] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.876475] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.876480] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.876486] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.876491] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.876496] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.876502] tisp_set_csc_version: Setting CSC version 0
[   28.876509] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.876516] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.876521] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.876528] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.876534] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.876540] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.876545] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.876551] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.876558] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.876563] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.876570] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.876576] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.876581] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.876588] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.876594] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.876600] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.876606] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.876613] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.876618] tisp_init: ISP memory buffers configured
[   28.876623] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.876630] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.876639] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.876650] tiziano_ae_params_refresh: AE parameters refreshed
[   28.876655] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.876661] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.876666] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.876672] tiziano_ae_para_addr: AE parameter addresses configured
[   28.876678] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.876685] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.876692] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.876698] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.876706] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.876712] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
	[   28.876719] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.876726] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5a6814 (Binary Ninja EXACT) ***
[   28.876732] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.876739] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.876746] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.876752] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.876758] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.876764] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.876770] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.876777] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.876784] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.876790] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.876796] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.876803] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.876810] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.876816] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.876822] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.876829] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.876835] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.876841] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.876847] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.876854] *** system_irq_func_set: Registered handler c0684754 at index 10 ***
[   28.891727] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   28.891742] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   28.893515] *** system_irq_func_set: Registered handler c068486c at index 27 ***
[   28.909157] *** system_irq_func_set: Registered handler c0684754 at index 26 ***
[   28.926964] *** system_irq_func_set: Registered handler c0684954 at index 29 ***
[   28.947157] *** system_irq_func_set: Registered handler c06848e0 at index 28 ***
[   28.957246] *** system_irq_func_set: Registered handler c06849c8 at index 30 ***
[   28.977446] *** system_irq_func_set: Registered handler c0684a1c at index 20 ***
[   28.987559] *** system_irq_func_set: Registered handler c0684a70 at index 18 ***
[   29.003195] *** system_irq_func_set: Registered handler c0684ac4 at index 31 ***
[   29.021037] *** system_irq_func_set: Registered handler c0684b18 at index 11 ***
[   29.039159] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.039182] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.039188] tisp_event_set_cb: Setting callback for event 1
[   29.039196] tisp_event_set_cb: Event 1 callback set to c0684354
[   29.039201] tisp_event_set_cb: Setting callback for event 6
[   29.039208] tisp_event_set_cb: Event 6 callback set to c06838b4
[   29.039213] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.039219] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.039226] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.039234] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.039240] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.039245] tiziano_awb_init: AWB hardware blocks enabled
[   29.039250] tiziano_gamma_init: Initializing Gamma processing
[   29.039256] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.039316] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.039321] tiziano_gib_init: Initializing GIB processing
[   29.039326] tiziano_lsc_init: Initializing LSC processing

[   29.039332] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.039338] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.039344] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.039351] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.039356] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.039413] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.039418] tiziano_ccm_init: Using linear CCM parameters
[   29.039424] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.039430] jz_isp_ccm: EV=64, CT=9984
[   29.039436] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.039442] cm_control: saturation=128
[   29.039447] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.039454] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.039459] tiziano_ccm_init: CCM initialized successfully
[   29.039464] tiziano_dmsc_init: Initializing DMSC processing
[   29.039469] tiziano_sharpen_init: Initializing Sharpening
[   29.039474] tiziano_sharpen_init: Using linear sharpening parameters
[   29.039480] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.039486] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.039492] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.039518] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.039525] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.039530] tiziano_sharpen_init: Sharpening initialized successfully
[   29.039536] tiziano_sdns_init: Initializing SDNS processing
[   29.039543] tiziano_sdns_init: Using linear SDNS parameters
[   29.039549] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.039556] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.039561] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.039594] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.039600] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.039606] tiziano_sdns_init: SDNS processing initialized successfully
[   29.039612] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.039618] tiziano_mdns_init: Using linear MDNS parameters
[   29.039628] tiziano_mdns_init: MDNS processing initialized successfully
[   29.039632] tiziano_clm_init: Initializing CLM processing
[   29.039638] tiziano_dpc_init: Initializing DPC processing
[   29.039643] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.039649] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.039656] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.039661] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.039676] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.039682] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.039688] tiziano_hldc_init: Initializing HLDC processing
[   29.039694] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.039700] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.039707] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.039714] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.039720] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.039728] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.039734] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.039741] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.039748] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.039754] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.039761] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.039768] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.039775] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.039780] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.039786] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.039791] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.039798] tisp_adr_set_params: Writing ADR parameters to registers
[   29.039830] tisp_adr_set_params: ADR parameters written to hardware
[   29.039836] tisp_event_set_cb: Setting callback for event 18
[   29.039842] tisp_event_set_cb: Event 18 callback set to c0684a70
[   29.039848] tisp_event_set_cb: Setting callback for event 2
[   29.039854] tisp_event_set_cb: Event 2 callback set to c0683550
[   29.039859] tiziano_adr_init: ADR processing initialized successfully
[   29.039865] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.039870] tiziano_bcsh_init: Initializing BCSH processing
[   29.039876] tiziano_ydns_init: Initializing YDNS processing
[   29.039880] tiziano_rdns_init: Initializing RDNS processing
[   29.039886] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   29.039898] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x570000 (Binary Ninja EXACT) ***
[   29.039906] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x571000 (Binary Ninja EXACT) ***
[   29.039912] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x572000 (Binary Ninja EXACT) ***
[   29.039919] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x573000 (Binary Ninja EXACT) ***
[   29.039926] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x574000 (Binary Ninja EXACT) ***
[   29.039932] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x574800 (Binary Ninja EXACT) ***
[   29.039939] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x575000 (Binary Ninja EXACT) ***
[   29.039946] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x575800 (Binary Ninja EXACT) ***
[   29.039953] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   29.039959] *** tisp_init: AE0 buffer allocated at 0x00570000 ***
[   29.039965] *** CRITICAL FIX: data_b2f3c initialized to 0x80570000 (prevents stack corruption) ***
[   29.039974] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x578000 (Binary Ninja EXACT) ***
[   29.039980] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x579000 (Binary Ninja EXACT) ***
[   29.039987] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x57a000 (Binary Ninja EXACT) ***
[   29.039994] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x57b000 (Binary Ninja EXACT) ***
[   29.040000] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x57c000 (Binary Ninja EXACT) ***
[   29.040007] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x57c800 (Binary Ninja EXACT) ***
[   29.040014] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x57d000 (Binary Ninja EXACT) ***
[   29.040021] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x57d800 (Binary Ninja EXACT) ***
[   29.040028] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   29.040034] *** tisp_init: AE1 buffer allocated at 0x00578000 ***
[   29.040038] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   29.040045] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.040052] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.040057] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   29.040064] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.040069] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   29.040076] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.040084] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.040094] tiziano_ae_params_refresh: AE parameters refreshed
[   29.040100] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.040106] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.040111] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.040116] tiziano_ae_para_addr: AE parameter addresses configured
[   29.040123] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.040130] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.040136] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.040143] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.040150] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.040157] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.040164] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.040170] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5a6814 (Binary Ninja EXACT) ***
[   29.040177] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.040184] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.040190] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.040197] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.040203] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.040209] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.040216] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.040222] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.040228] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.040235] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.040242] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.040248] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.040254] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.040261] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.040268] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.040274] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.040280] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.040286] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.040292] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.040299] *** system_irq_func_set: Registered handler c0684754 at index 10 ***
[   29.058115] *** system_irq_func_set: Registered handler c068486c at index 27 ***
[   29.078305] *** system_irq_func_set: Registered handler c0684754 at index 26 ***
[   29.085970] *** system_irq_func_set: Registered handler c0684954 at index 29 ***
[   29.103764] *** system_irq_func_set: Registered handler c06848e0 at index 28 ***
[   29.118800] *** system_irq_func_set: Registered handler c06849c8 at index 30 ***
[   29.133164] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   29.133180] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   29.135214] *** system_irq_func_set: Registered handler c0684a1c at index 20 ***
[   29.149166] *** system_irq_func_set: Registered handler c0684a70 at index 18 ***
[   29.166984] *** system_irq_func_set: Registered handler c0684ac4 at index 31 ***
[   29.187172] *** system_irq_func_set: Registered handler c0684b18 at index 11 ***
[   29.194838] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.194856] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.194862] tisp_event_set_cb: Setting callback for event 1
[   29.194868] tisp_event_set_cb: Event 1 callback set to c0684354
[   29.194874] tisp_event_set_cb: Setting callback for event 6
[   29.194880] tisp_event_set_cb: Event 6 callback set to c06838b4
[   29.194886] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.194892] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.194899] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.194906] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.194913] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.194918] tiziano_awb_init: AWB hardware blocks enabled
[   29.194924] tiziano_gamma_init: Initializing Gamma processing
[   29.194929] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.194988] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.194994] tiziano_gib_init: Initializing GIB processing
[   29.194998] tiziano_lsc_init: Initializing LSC processing
[   29.195004] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.195010] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.195017] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.195024] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.195029] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.195086] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.195091] tiziano_ccm_init: Using linear CCM parameters
[   29.195096] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.195103] jz_isp_ccm: EV=64, CT=9984
[   29.195110] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.195115] cm_control: saturation=128
[   29.195120] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.195126] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.195132] tiziano_ccm_init: CCM initialized successfully
[   29.195137] tiziano_dmsc_init: Initializing DMSC processing
[   29.195142] tiziano_sharpen_init: Initializing Sharpening
[   29.195148] tiziano_sharpen_init: Using linear sharpening parameters
[   29.195153] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.195160] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.195165] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.195192] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.195198] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.195204] tiziano_sharpen_init: Sharpening initialized successfully
[   29.195209] tiziano_sdns_init: Initializing SDNS processing
[   29.195217] tiziano_sdns_init: Using linear SDNS parameters
[   29.195222] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.195229] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.195235] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.195268] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.195274] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.195280] tiziano_sdns_init: SDNS processing initialized successfully
[   29.195286] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.195291] tiziano_mdns_init: Using linear MDNS parameters
[   29.195302] tiziano_mdns_init: MDNS processing initialized successfully
[   29.195306] tiziano_clm_init: Initializing CLM processing
[   29.195312] tiziano_dpc_init: Initializing DPC processing
[   29.195317] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.195323] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.195330] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.195335] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.195350] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.195356] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.195362] tiziano_hldc_init: Initializing HLDC processing
[   29.195368] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.195374] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.195381] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.195388] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.195394] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.195402] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.195408] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.195415] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.195422] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.195428] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.195435] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.195442] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.195449] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.195454] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.195460] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.195465] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.195472] tisp_adr_set_params: Writing ADR parameters to registers
[   29.195504] tisp_adr_set_params: ADR parameters written to hardware
[   29.195510] tisp_event_set_cb: Setting callback for event 18
[   29.195516] tisp_event_set_cb: Event 18 callback set to c0684a70
[   29.195522] tisp_event_set_cb: Setting callback for event 2
[   29.195528] tisp_event_set_cb: Event 2 callback set to c0683550
[   29.195534] tiziano_adr_init: ADR processing initialized successfully
[   29.195540] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.195545] tiziano_bcsh_init: Initializing BCSH processing
[   29.195550] tiziano_ydns_init: Initializing YDNS processing
[   29.195555] tiziano_rdns_init: Initializing RDNS processing
[   29.195560] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.197268] tisp_event_init: Initializing ISP event system
[   29.197283] tisp_event_init: SAFE event system initialized with 20 nodes
[   29.197290] tisp_event_set_cb: Setting callback for event 4
[   29.197297] tisp_event_set_cb: Event 4 callback set to c068357c
[   29.197302] tisp_event_set_cb: Setting callback for event 5
[   29.197309] tisp_event_set_cb: Event 5 callback set to c0683a44
[   29.197314] tisp_event_set_cb: Setting callback for event 7
[   29.197321] tisp_event_set_cb: Event 7 callback set to c0683610
[   29.197326] tisp_event_set_cb: Setting callback for event 9
[   29.197332] tisp_event_set_cb: Event 9 callback set to c0683698
[   29.197338] tisp_event_set_cb: Setting callback for event 8
[   29.197344] tisp_event_set_cb: Event 8 callback set to c068375c
[   29.197350] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   29.197356] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.197362] tisp_param_operate_init: Initializing parameter operations
[   29.197369] tisp_netlink_init: Initializing netlink communication
[   29.197374] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   29.197405] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   29.197417] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   29.197429] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   29.197435] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   29.197441] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.197446] tisp_code_create_tuning_node: Device already created, skipping
[   29.197452] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   29.197458] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   29.197465] *** ispcore_core_ops_init: Second tisp_init completed ***
[   29.197470] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   29.197480] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   29.197487] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.197492] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.197498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.197504] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.197508] ispcore_core_ops_init: Complete, result=0<6>[   29.197514] *** tx_isp_video_s_stream: Core init SUCCESS ***
d[   29.197520] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.197528] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.197535] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.197541] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.197546] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.197552] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.197559] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.197565] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.197571] csi_video_s_stream: sd=85219c00, enable=1
[   29.197577] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197585] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197592] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197598] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.197604] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.197610] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.197618] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.197624] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.197628] *** vic_core_s_stream: STREAM ON ***
[   29.197634] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.197640] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.197646] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197659] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197665] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.197670] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.219604] STREAMING: CPM clocks configured for VIC access
[   29.219618] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.219624] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.219632] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.219637] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.219644] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.219650] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.219656] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.219662] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.219670] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.219677] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.219684] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.219690] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.219695] *** VIC unlock: Commands written, checking VIC status register ***
[   29.219702] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.219708] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.219714] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.219719] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
m[   29.219725] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.219730] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.219806] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.219815] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.219822] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.219829] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.219836] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.219842] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.219850] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.219856] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.219862] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.219868] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.219874] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.219880] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.219886] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.219892] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.219898] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.219904] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.219910] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.219916] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.219922] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.219929] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.219934] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.219942] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.219952] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.219958] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.219964] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.219971] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.219977] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.219983] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.219988] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.219994] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.220000] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.220005] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.220011] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.228246] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228260] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4830.000 ms)
[   29.228270] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.228279] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4830.000 ms)
[   29.228293] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228308] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4830.000 ms)
[   29.228318] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4830.000 ms)
[   29.228334] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231210] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231223] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.231232] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.231242] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.231250] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.231260] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231269] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.231278] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.231287] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.231296] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.231305] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.231314] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231324] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.231332] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.231342] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231350] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231360] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231369] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231378] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   29.231387] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.231396] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231405] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231414] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231423] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.231432] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.231442] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.231451] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.231460] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.231472] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231482] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231491] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231500] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231509] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231518] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231527] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.231536] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231546] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231554] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231564] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231572] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231582] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231591] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231600] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231609] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231618] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231627] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231636] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231646] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231655] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231664] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231673] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231682] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231692] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231701] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231710] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231719] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231728] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231737] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231746] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231756] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231782] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231792] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231810] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231819] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231846] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231856] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231865] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231874] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231892] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231901] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231910] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
	[   29.231920] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231929] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231938] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231948] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231956] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231966] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231975] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231984] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231993] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232002] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232011] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232020] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232030] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232039] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232048] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232057] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232066] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232075] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232084] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232094] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232103] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232112] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232122] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232130] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232140] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232149] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232158] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.232168] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.232177] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.232186] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.232195] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.232204] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232213] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.232222] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232232] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232240] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232250] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232259] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232268] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232277] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   29.232286] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232296] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232305] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232314] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232323] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232332] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232342] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232350] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232360] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232369] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232378] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.238275] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   29.251457] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   29.268608] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   29.275558] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.289298] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.298022] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.315319] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.329144] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.356015] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.361537] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4900.000 ms)
[   29.361550] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.361560] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4900.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.039700] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.039707] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.039714] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.039720] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.039728] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.039734] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.039741] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.039748] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.039754] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.039761] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.039768] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.039775] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.039780] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.039786] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.039791] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.039798] tisp_adr_set_params: Writing ADR parameters to registers
[   29.039830] tisp_adr_set_params: ADR parameters written to hardware
[   29.039836] tisp_event_set_cb: Setting callback for event 18
[   29.039842] tisp_event_set_cb: Event 18 callback set to c0684a70
[   29.039848] tisp_event_set_cb: Setting callback for event 2
[   29.039854] tisp_event_set_cb: Event 2 callback set to c0683550
[   29.039859] tiziano_adr_init: ADR processing initialized successfully
[   29.039865] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.039870] tiziano_bcsh_init: Initializing BCSH processing
[   29.039876] tiziano_ydns_init: Initializing YDNS processing
[   29.039880] tiziano_rdns_init: Initializing RDNS processing
[   29.039886] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   29.039898] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x570000 (Binary Ninja EXACT) ***
[   29.039906] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x571000 (Binary Ninja EXACT) ***
[   29.039912] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x572000 (Binary Ninja EXACT) ***
[   29.039919] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x573000 (Binary Ninja EXACT) ***
[   29.039926] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x574000 (Binary Ninja EXACT) ***
[   29.039932] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x574800 (Binary Ninja EXACT) ***
[   29.039939] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x575000 (Binary Ninja EXACT) ***
[   29.039946] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x575800 (Binary Ninja EXACT) ***
[   29.039953] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   29.039959] *** tisp_init: AE0 buffer allocated at 0x00570000 ***
[   29.039965] *** CRITICAL FIX: data_b2f3c initialized to 0x80570000 (prevents stack corruption) ***
[   29.039974] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x578000 (Binary Ninja EXACT) ***
[   29.039980] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x579000 (Binary Ninja EXACT) ***
[   29.039987] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x57a000 (Binary Ninja EXACT) ***
[   29.039994] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x57b000 (Binary Ninja EXACT) ***
[   29.040000] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x57c000 (Binary Ninja EXACT) ***
[   29.040007] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x57c800 (Binary Ninja EXACT) ***
[   29.040014] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x57d000 (Binary Ninja EXACT) ***
[   29.040021] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x57d800 (Binary Ninja EXACT) ***
[   29.040028] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   29.040034] *** tisp_init: AE1 buffer allocated at 0x00578000 ***
[   29.040038] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   29.040045] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.040052] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.040057] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   29.040064] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.040069] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   29.040076] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.040084] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.040094] tiziano_ae_params_refresh: AE parameters refreshed
[   29.040100] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.040106] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.040111] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.040116] tiziano_ae_para_addr: AE parameter addresses configured
[   29.040123] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.040130] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.040136] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.040143] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.040150] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.040157] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.040164] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.040170] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5a6814 (Binary Ninja EXACT) ***
[   29.040177] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.040184] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.040190] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.040197] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.040203] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.040209] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.040216] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.040222] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.040228] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.040235] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.040242] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.040248] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.040254] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.040261] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.040268] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.040274] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.040280] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.040286] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.040292] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.040299] *** system_irq_func_set: Registered handler c0684754 at index 10 ***
[   29.058115] *** system_irq_func_set: Registered handler c068486c at index 27 ***
[   29.078305] *** system_irq_func_set: Registered handler c0684754 at index 26 ***
[   29.085970] *** system_irq_func_set: Registered handler c0684954 at index 29 ***
[   29.103764] *** system_irq_func_set: Registered handler c06848e0 at index 28 ***
[   29.118800] *** system_irq_func_set: Registered handler c06849c8 at index 30 ***
[   29.133164] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   29.133180] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   29.135214] *** system_irq_func_set: Registered handler c0684a1c at index 20 ***
[   29.149166] *** system_irq_func_set: Registered handler c0684a70 at index 18 ***
[   29.166984] *** system_irq_func_set: Registered handler c0684ac4 at index 31 ***
[   29.187172] *** system_irq_func_set: Registered handler c0684b18 at index 11 ***
[   29.194838] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.194856] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.194862] tisp_event_set_cb: Setting callback for event 1
[   29.194868] tisp_event_set_cb: Event 1 callback set to c0684354
[   29.194874] tisp_event_set_cb: Setting callback for event 6
[   29.194880] tisp_event_set_cb: Event 6 callback set to c06838b4
[   29.194886] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.194892] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.194899] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.194906] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.194913] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.194918] tiziano_awb_init: AWB hardware blocks enabled
[   29.194924] tiziano_gamma_init: Initializing Gamma processing
[   29.194929] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.194988] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.194994] tiziano_gib_init: Initializing GIB processing
[   29.194998] tiziano_lsc_init: Initializing LSC processing
[   29.195004] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.195010] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.195017] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.195024] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.195029] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.195086] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.195091] tiziano_ccm_init: Using linear CCM parameters
[   29.195096] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.195103] jz_isp_ccm: EV=64, CT=9984
[   29.195110] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.195115] cm_control: saturation=128
[   29.195120] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.195126] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.195132] tiziano_ccm_init: CCM initialized successfully
[   29.195137] tiziano_dmsc_init: Initializing DMSC processing
[   29.195142] tiziano_sharpen_init: Initializing Sharpening
[   29.195148] tiziano_sharpen_init: Using linear sharpening parameters
[   29.195153] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.195160] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.195165] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.195192] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.195198] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.195204] tiziano_sharpen_init: Sharpening initialized successfully
[   29.195209] tiziano_sdns_init: Initializing SDNS processing
[   29.195217] tiziano_sdns_init: Using linear SDNS parameters
[   29.195222] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.195229] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.195235] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.195268] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.195274] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.195280] tiziano_sdns_init: SDNS processing initialized successfully
[   29.195286] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.195291] tiziano_mdns_init: Using linear MDNS parameters
[   29.195302] tiziano_mdns_init: MDNS processing initialized successfully
[   29.195306] tiziano_clm_init: Initializing CLM processing
[   29.195312] tiziano_dpc_init: Initializing DPC processing
[   29.195317] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.195323] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.195330] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.195335] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.195350] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.195356] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.195362] tiziano_hldc_init: Initializing HLDC processing
[   29.195368] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.195374] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.195381] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.195388] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.195394] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.195402] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.195408] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.195415] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.195422] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.195428] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.195435] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.195442] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.195449] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.195454] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.195460] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.195465] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.195472] tisp_adr_set_params: Writing ADR parameters to registers
[   29.195504] tisp_adr_set_params: ADR parameters written to hardware
[   29.195510] tisp_event_set_cb: Setting callback for event 18
[   29.195516] tisp_event_set_cb: Event 18 callback set to c0684a70
[   29.195522] tisp_event_set_cb: Setting callback for event 2
[   29.195528] tisp_event_set_cb: Event 2 callback set to c0683550
[   29.195534] tiziano_adr_init: ADR processing initialized successfully
[   29.195540] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.195545] tiziano_bcsh_init: Initializing BCSH processing
[   29.195550] tiziano_ydns_init: Initializing YDNS processing
[   29.195555] tiziano_rdns_init: Initializing RDNS processing
[   29.195560] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.197268] tisp_event_init: Initializing ISP event system
[   29.197283] tisp_event_init: SAFE event system initialized with 20 nodes

[   29.197290] tisp_event_set_cb: Setting callback for event 4
[   29.197297] tisp_event_set_cb: Event 4 callback set to c068357c
[   29.197302] tisp_event_set_cb: Setting callback for event 5
[   29.197309] tisp_event_set_cb: Event 5 callback set to c0683a44
[   29.197314] tisp_event_set_cb: Setting callback for event 7
[   29.197321] tisp_event_set_cb: Event 7 callback set to c0683610
[   29.197326] tisp_event_set_cb: Setting callback for event 9
[   29.197332] tisp_event_set_cb: Event 9 callback set to c0683698
[   29.197338] tisp_event_set_cb: Setting callback for event 8
[   29.197344] tisp_event_set_cb: Event 8 callback set to c068375c
[   29.197350] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   29.197356] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.197362] tisp_param_operate_init: Initializing parameter operations
[   29.197369] tisp_netlink_init: Initializing netlink communication
[   29.197374] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   29.197405] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   29.197417] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   29.197429] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   29.197435] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   29.197441] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.197446] tisp_code_create_tuning_node: Device already created, skipping
[   29.197452] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   29.197458] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   29.197465] *** ispcore_core_ops_init: Second tisp_init completed ***
[   29.197470] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   29.197480] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   29.197487] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.197492] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.197498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.197504] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.197508] ispcore_core_ops_init: Complete, result=0<6>[   29.197514] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   29.197520] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.197528] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.197535] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.197541] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.197546] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.197552] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.197559] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.197565] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.197571] csi_video_s_stream: sd=85219c00, enable=1
[   29.197577] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197585] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197592] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197598] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.197604] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.197610] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.197618] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.197624] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.197628] *** vic_core_s_stream: STREAM ON ***
[   29.197634] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.197640] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.197646] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197659] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197665] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.197670] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.219604] STREAMING: CPM clocks configured for VIC access
[   29.219618] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.219624] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.219632] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.219637] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.219644] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.219650] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.219656] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.219662] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.219670] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.219677] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.219684] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.219690] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.219695] *** VIC unlock: Commands written, checking VIC status register ***
[   29.219702] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.219708] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.219714] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.219719] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.219725] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.219730] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.219806] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.219815] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.219822] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.219829] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.219836] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.219842] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.219850] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.219856] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.219862] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.219868] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.219874] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.219880] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.219886] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.219892] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.219898] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.219904] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.219910] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.219916] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.219922] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.219929] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.219934] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.219942] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.219952] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.219958] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.219964] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.219971] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.219977] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.219983] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.219988] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.219994] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.220000] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.220005] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.220011] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.228246] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228260] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4830.000 ms)
[   29.228270] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.228279] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4830.000 ms)
[   29.228293] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228308] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4830.000 ms)
[   29.228318] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4830.000 ms)
[   29.228334] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231210] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231223] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.231232] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.231242] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.231250] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.231260] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231269] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.231278] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.231287] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.231296] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.231305] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.231314] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231324] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.231332] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.231342] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231350] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231360] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231369] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231378] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   29.231387] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.231396] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231405] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231414] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231423] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.231432] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.231442] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.231451] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.231460] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.231472] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231482] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231491] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231500] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231509] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231518] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231527] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.231536] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231546] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231554] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231564] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231572] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231582] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231591] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231600] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231609] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231618] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231627] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231636] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231646] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231655] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231664] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231673] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231682] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231692] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231701] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231710] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231719] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231728] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231737] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231746] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231756] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231782] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231792] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231810] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231819] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231846] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231856] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231865] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231874] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231892] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231901] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231910] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231920] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231929] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231938] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231948] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231956] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231966] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231975] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231984] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231993] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232002] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232011] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232020] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232030] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232039] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
d[   29.232048] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232057] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232066] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232075] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232084] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232094] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232103] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232112] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232122] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232130] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232140] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232149] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232158] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.232168] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.232177] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.232186] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.232195] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.232204] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232213] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.232222] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232232] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232240] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232250] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232259] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232268] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232277] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232286] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232296] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232305] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232314] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232323] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232332] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232342] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232350] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232360] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232369] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232378] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.238275] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   29.251457] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   29.268608] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   29.275558] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.289298] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.298022] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.315319] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.329144] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.356015] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.361537] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4900.000 ms)
[   29.361550] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.361560] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4900.000 ms)
[   29.379540] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.385019] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.419180] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.429139] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.444229] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.459157] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.479281] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.499141] *** VIC IRQ: Register writes completed ***
[   29.514786] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.531996] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.538202] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.566228] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.595297] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.595307] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.595315] *** VIC FRAME DONE: Frame completion signaled ***
[   29.595321] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   29.595327] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.595334] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.595340] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595348] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595354] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.595360] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.595366] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.595373] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   29.595379] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   29.595385] ispvic_frame_channel_s_stream[2465]: streamon
[   29.595392] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.595397] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.595403] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.595409] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.595416] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.595422] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.595429] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.595435] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.595440] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.595445] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.595451] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.595458] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.595465] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.595473] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.595480] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.595487] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.595495] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.595501] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.595506] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.595512] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.595519] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
m[   29.595525] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.595530] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595537] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595542] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.595551] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   29.595560] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.595566] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.595571] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.595577] tx_vic_enable_irq: VIC interrupts already enabled
[   29.595582] *** tx_vic_enable_irq: completed successfully ***
[   29.595587] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.595593] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.595600] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.595607] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.595614] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.595621] vin_s_stream: VIN state = 3, enable = 1
[   29.595626] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.595635] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.595641] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.595647] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.595653] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.595659] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.595665] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.595673] gc2053: s_stream called with enable=1
[   29.595680] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.595686] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.595692] gc2053: About to write streaming registers for interface 1
[   29.595699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.595708] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.596029] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.596036] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.596045] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.597881] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.597893] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.597901] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.597908] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.597914] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.597920] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.597927] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.597934] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.597940] gc2053: s_stream called with enable=1
[   29.597947] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.597953] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.597959] gc2053: About to write streaming registers for interface 1
[   29.597965] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.597975] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.598437] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.598447] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.598457] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.598775] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.598782] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.598789] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.598795] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.598801] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.598807] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.598814] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.598853] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   29.598861] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.598867] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.598874] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.598881] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.598887] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.598893] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.598900] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.598907] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.598913] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.598920] csi_video_s_stream: sd=85219c00, enable=1
[   29.598925] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598934] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.598941] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.598946] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.598953] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.598959] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.598965] *** vic_core_s_stream: STREAM ON ***
[   29.598970] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.598977] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.598983] vin_s_stream: VIN state = 4, enable = 1
[   29.598989] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598996] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.599003] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.599008] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.599014] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.599020] gc2053: s_stream called with enable=1
[   29.599027] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.599033] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.599039] gc2053: About to write streaming registers for interface 1
[   29.599045] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.599054] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600019] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600031] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600042] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.600356] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.600363] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.600369] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.600376] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.600382] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.600389] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.600396] gc2053: s_stream called with enable=1
[   29.600403] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.600409] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.600415] gc2053: About to write streaming registers for interface 1
[   29.600421] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.600429] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600748] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600755] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600764] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.601076] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.601083] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.601089] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.601095] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.601101] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.601107] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.158162] ISP M0 device open called from pid 2299
[   30.158197] *** REFERENCE DRIVER IMPLEMENTATION ***
[   30.158206] ISP M0 tuning buffer allocated: 80598000 (size=0x500c, aligned)
[   30.158212] tisp_par_ioctl global variable set: 80598000
[   30.158264] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   30.158272] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   30.158278] isp_core_tuning_init: Initializing tuning data structure
[   30.158296] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   30.158303] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   30.158308] *** SAFE: mode_flag properly initialized using struct member access ***
[   30.158314] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   30.158320] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   30.158326] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   30.158333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.158340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.158346] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.158352] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.158357] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.158381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158388] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   30.158394] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   30.158402] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158408] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   30.158414] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   30.158794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158807] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.158814] Set control: cmd=0x980901 value=128
[   30.158875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158883] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.158890] Set control: cmd=0x98091b value=128
[   30.158945] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158953] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.158959] Set control: cmd=0x980902 value=128
[   30.158966] tisp_bcsh_saturation: saturation=128
[   30.158971] tiziano_bcsh_update: Updating BCSH parameters
[   30.158978]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.158984] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.159040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159048] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.159054] Set control: cmd=0x980900 value=128
[   30.159446] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159457] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.159464] Set control: cmd=0x980901 value=128
[   30.160332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160344] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.160352] Set control: cmd=0x98091b value=128
[   30.160553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160563] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.160570] Set control: cmd=0x980902 value=128
[   30.160576] tisp_bcsh_saturation: saturation=128
[   30.160582] tiziano_bcsh_update: Updating BCSH parameters
[   30.160589]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.160594] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.162758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.162771] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.162778] Set control: cmd=0x980900 value=128
[   30.163008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163168] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163174] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163298] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   30.163304] Set control: cmd=0x980914 value=0
[   30.163413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163422] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.163428] Set control: cmd=0x980915 value=0
[   30.163536] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163544] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163550] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163753] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.163994] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.164006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.164014] csi_video_s_stream: sd=85219c00, enable=0
[   30.164020] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164029] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164035] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164041] csi_video_s_stream: Stream OFF - CSI state set to 3
[   30.164049] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=0 ***
[   30.164055] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.164082] *** vic_core_s_stream: STREAM OFF ***
[   30.164089] vic_core_s_stream: Stream OFF - state 4 -> 3
[   30.164096] *** vin_s_stream: SAFE implementation - sd=85454800, enable=0 ***
[   30.164103] vin_s_stream: VIN state = 4, enable = 0
[   30.164108] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164115] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164122] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164127] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.164133] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.164141] gc2053: s_stream called with enable=0
[   30.164148] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.164154] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.164160] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.164169] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.164488] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.164495] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.164504] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.166666] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.166679] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.166686] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.166693] gc2053: Sensor hardware streaming stopped
[   30.166700] gc2053: s_stream called with enable=0
[   30.166707] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.166713] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.166719] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.166728] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167067] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.167074] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.167083] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.167520] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.167527] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.167532] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.167538] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.171030] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.171042] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.171049] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.171056] gc2053: Sensor hardware streaming stopped
[   30.171072] ISP IOCTL: cmd=0x800456d1 arg=0x7fdb5e40
[   30.171079] tx_isp_video_link_destroy: Destroying links for config 0
[   30.171087] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.171096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.171103] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.171110] Set control: cmd=0x8000164 value=1
[   30.171118] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   30.171124] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.171130] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.171135] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.171142] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.171148] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.171154] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.171160] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.171167] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.171174] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.171180] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.171187] csi_video_s_stream: sd=85219c00, enable=1
[   30.171193] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171201] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171207] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171213] csi_video_s_stream: Stream ON - CSI state set to 4
[   30.171220] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   30.171226] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.171232] *** vic_core_s_stream: STREAM ON ***
[   30.171236] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.171242] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.171248] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171256] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171262] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171268] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.171274] *** STREAMING: Configuring CPM registers for VIC access ***
root@ing-wyze-cam3-a000 ~# [INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.197465] *** ispcore_core_ops_init: Second tisp_init completed ***
[   29.197470] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   29.197480] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   29.197487] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.197492] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.197498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.197504] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.197508] ispcore_core_ops_init: Complete, result=0<6>[   29.197514] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   29.197520] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.197528] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.197535] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.197541] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.197546] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.197552] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.197559] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.197565] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.197571] csi_video_s_stream: sd=85219c00, enable=1
[   29.197577] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197585] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197592] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197598] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.197604] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.197610] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.197618] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.197624] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.197628] *** vic_core_s_stream: STREAM ON ***
[   29.197634] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.197640] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.197646] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197659] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197665] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.197670] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.219604] STREAMING: CPM clocks configured for VIC access
[   29.219618] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.219624] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.219632] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.219637] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.219644] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.219650] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.219656] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.219662] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.219670] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.219677] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.219684] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.219690] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.219695] *** VIC unlock: Commands written, checking VIC status register ***

[   29.219702] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.219708] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.219714] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.219719] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.219725] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.219730] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.219806] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.219815] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.219822] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.219829] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.219836] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.219842] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.219850] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.219856] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.219862] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.219868] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.219874] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.219880] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.219886] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.219892] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.219898] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.219904] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.219910] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.219916] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.219922] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.219929] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.219934] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.219942] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.219952] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.219958] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.219964] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.219971] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.219977] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.219983] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.219988] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.219994] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.220000] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.220005] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.220011] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.228246] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228260] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4830.000 ms)
[   29.228270] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.228279] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4830.000 ms)
[   29.228293] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228308] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4830.000 ms)
[   29.228318] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4830.000 ms)
[   29.228334] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231210] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231223] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.231232] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.231242] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.231250] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.231260] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231269] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.231278] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.231287] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.231296] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.231305] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.231314] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231324] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.231332] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.231342] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231350] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231360] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231369] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231378] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   29.231387] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.231396] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231405] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231414] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231423] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.231432] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.231442] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.231451] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.231460] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.231472] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231482] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231491] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231500] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231509] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231518] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231527] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.231536] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231546] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231554] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231564] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231572] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231582] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231591] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231600] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231609] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231618] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231627] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231636] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231646] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231655] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231664] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231673] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231682] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231692] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231701] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231710] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231719] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231728] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231737] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231746] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231756] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231782] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231792] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231810] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231819] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231846] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231856] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231865] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231874] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231892] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231901] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231910] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231920] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231929] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231938] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231948] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231956] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231966] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231975] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231984] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231993] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232002] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232011] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232020] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232030] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232039] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232048] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232057] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232066] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232075] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232084] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232094] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232103] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232112] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232122] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232130] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232140] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232149] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232158] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.232168] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.232177] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.232186] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.232195] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.232204] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232213] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.232222] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232232] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232240] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232250] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232259] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232268] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232277] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232286] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232296] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232305] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232314] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232323] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232332] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232342] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232350] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232360] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232369] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232378] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.238275] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   29.251457] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   29.268608] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   29.275558] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.289298] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.298022] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.315319] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.329144] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.356015] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.361537] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4900.000 ms)
[   29.361550] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.361560] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4900.000 ms)
[   29.379540] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.385019] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.419180] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.429139] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.444229] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.459157] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.479281] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.499141] *** VIC IRQ: Register writes completed ***
[   29.514786] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.531996] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.538202] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.566228] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.595297] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.595307] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.595315] *** VIC FRAME DONE: Frame completion signaled ***
[   29.595321] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   29.595327] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.595334] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.595340] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595348] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595354] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.595360] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.595366] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.595373] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   29.595379] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   29.595385] ispvic_frame_channel_s_stream[2465]: streamon
[   29.595392] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.595397] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.595403] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.595409] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.595416] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.595422] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.595429] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.595435] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.595440] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.595445] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.595451] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.595458] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.595465] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.595473] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.595480] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.595487] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.595495] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.595501] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.595506] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.595512] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.595519] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.595525] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.595530] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595537] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595542] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.595551] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   29.595560] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.595566] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.595571] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.595577] tx_vic_enable_irq: VIC interrupts already enabled
[   29.595582] *** tx_vic_enable_irq: completed successfully ***
[   29.595587] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.595593] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.595600] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.595607] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.595614] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.595621] vin_s_stream: VIN state = 3, enable = 1
[   29.595626] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.595635] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.595641] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.595647] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.595653] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.595659] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.595665] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.595673] gc2053: s_stream called with enable=1
[   29.595680] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.595686] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.595692] gc2053: About to write streaming registers for interface 1
[   29.595699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.595708] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.596029] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.596036] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.596045] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.597881] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.597893] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.597901] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.597908] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.597914] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.597920] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.597927] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.597934] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.597940] gc2053: s_stream called with enable=1
[   29.597947] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.597953] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.597959] gc2053: About to write streaming registers for interface 1
[   29.597965] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.597975] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.598437] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.598447] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.598457] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.598775] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.598782] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.598789] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.598795] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.598801] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.598807] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.598814] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.598853] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   29.598861] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.598867] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.598874] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.598881] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.598887] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.598893] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.598900] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.598907] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.598913] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.598920] csi_video_s_stream: sd=85219c00, enable=1
[   29.598925] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598934] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.598941] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.598946] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.598953] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.598959] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.598965] *** vic_core_s_stream: STREAM ON ***
[   29.598970] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.598977] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.598983] vin_s_stream: VIN state = 4, enable = 1
[   29.598989] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598996] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.599003] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.599008] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.599014] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.599020] gc2053: s_stream called with enable=1
[   29.599027] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.599033] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.599039] gc2053: About to write streaming registers for interface 1
[   29.599045] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.599054] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600019] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600031] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600042] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.600356] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.600363] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.600369] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.600376] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.600382] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.600389] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.600396] gc2053: s_stream called with enable=1
[   29.600403] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.600409] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.600415] gc2053: About to write streaming registers for interface 1
[   29.600421] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.600429] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600748] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600755] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600764] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.601076] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.601083] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.601089] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.601095] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.601101] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.601107] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.158162] ISP M0 device open called from pid 2299
[   30.158197] *** REFERENCE DRIVER IMPLEMENTATION ***
[   30.158206] ISP M0 tuning buffer allocated: 80598000 (size=0x500c, aligned)
[   30.158212] tisp_par_ioctl global variable set: 80598000
[   30.158264] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   30.158272] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   30.158278] isp_core_tuning_init: Initializing tuning data structure
[   30.158296] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   30.158303] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   30.158308] *** SAFE: mode_flag properly initialized using struct member access ***
[   30.158314] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   30.158320] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   30.158326] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   30.158333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.158340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.158346] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.158352] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.158357] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.158381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158388] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   30.158394] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   30.158402] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158408] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   30.158414] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   30.158794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158807] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.158814] Set control: cmd=0x980901 value=128
[   30.158875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158883] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.158890] Set control: cmd=0x98091b value=128
[   30.158945] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158953] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.158959] Set control: cmd=0x980902 value=128
[   30.158966] tisp_bcsh_saturation: saturation=128
[   30.158971] tiziano_bcsh_update: Updating BCSH parameters
[   30.158978]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.158984] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.159040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159048] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.159054] Set control: cmd=0x980900 value=128
[   30.159446] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159457] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.159464] Set control: cmd=0x980901 value=128
[   30.160332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160344] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.160352] Set control: cmd=0x98091b value=128
[   30.160553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160563] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.160570] Set control: cmd=0x980902 value=128
[   30.160576] tisp_bcsh_saturation: saturation=128
[   30.160582] tiziano_bcsh_update: Updating BCSH parameters
[   30.160589]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.160594] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.162758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.162771] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.162778] Set control: cmd=0x980900 value=128
[   30.163008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163168] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163174] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163298] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   30.163304] Set control: cmd=0x980914 value=0
[   30.163413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163422] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.163428] Set control: cmd=0x980915 value=0
[   30.163536] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163544] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163550] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163753] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.163994] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.164006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.164014] csi_video_s_stream: sd=85219c00, enable=0
[   30.164020] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164029] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164035] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164041] csi_video_s_stream: Stream OFF - CSI state set to 3
[   30.164049] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=0 ***
[   30.164055] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.164082] *** vic_core_s_stream: STREAM OFF ***
[   30.164089] vic_core_s_stream: Stream OFF - state 4 -> 3
[   30.164096] *** vin_s_stream: SAFE implementation - sd=85454800, enable=0 ***
[   30.164103] vin_s_stream: VIN state = 4, enable = 0
[   30.164108] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164115] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164122] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164127] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.164133] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.164141] gc2053: s_stream called with enable=0
[   30.164148] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.164154] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.164160] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.164169] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.164488] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.164495] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.164504] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.166666] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.166679] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.166686] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.166693] gc2053: Sensor hardware streaming stopped
[   30.166700] gc2053: s_stream called with enable=0
[   30.166707] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.166713] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.166719] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.166728] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167067] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.167074] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.167083] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.167520] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.167527] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.167532] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.167538] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.171030] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.171042] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.171049] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.171056] gc2053: Sensor hardware streaming stopped
[   30.171072] ISP IOCTL: cmd=0x800456d1 arg=0x7fdb5e40
[   30.171079] tx_isp_video_link_destroy: Destroying links for config 0
[   30.171087] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.171096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.171103] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.171110] Set control: cmd=0x8000164 value=1
[   30.171118] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   30.171124] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.171130] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.171135] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.171142] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.171148] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.171154] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.171160] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.171167] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.171174] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.171180] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.171187] csi_video_s_stream: sd=85219c00, enable=1
[   30.171193] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171201] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171207] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171213] csi_video_s_stream: Stream ON - CSI state set to 4
[   30.171220] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   30.171226] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.171232] *** vic_core_s_stream: STREAM ON ***
[   30.171236] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.171242] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.171248] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171256] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171262] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171268] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.171274] *** STREAMING: Configuring CPM registers for VIC access ***
[   30.199167] STREAMING: CPM clocks configured for VIC access
[   30.199180] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   30.199187] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   30.199194] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   30.199200] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   30.199206] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   30.199212] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   30.199218] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   30.199224] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   30.199232] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   30.199239] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   30.199246] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   30.199252] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   30.199258] *** VIC unlock: Commands written, checking VIC status register ***
[   30.199264] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   30.199270] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   30.199276] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   30.199281] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   30.199287] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   30.199292] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   30.199367] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.199375] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   30.199382] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   30.199389] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   30.199395] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   30.199402] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   30.199409] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   30.199414] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   30.199420] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   30.199426] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   30.199432] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   30.199438] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   30.199444] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   30.199450] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   30.199456] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   30.199462] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   30.199468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   30.199474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.199480] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   30.199486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   30.199494] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   30.199503] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   30.199509] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   30.199515] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   30.199522] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   30.199528] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   30.199534] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   30.199540] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   30.199545] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   30.199551] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   30.199556] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   30.199562] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.217814] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   30.238036] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   30.242914] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   30.259154] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.265239] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.278844] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.296142] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.316329] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.322992] *** VIC IRQ: About to read reg 0x1e8 ***
[   30.338465] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   30.343974] *** VIC IRQ: About to read reg 0x1e0 ***
[   30.359160] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   30.364072] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   30.369018] *** VIC IRQ: Read v1_10 = 0x0 ***
[   30.384258] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   30.400290] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   30.417002] *** VIC IRQ: Register writes completed ***
[   30.422336] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.439158] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   30.449146] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.465792] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.485972] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   30.485983] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   30.485990] *** VIC FRAME DONE: Frame completion signaled ***
[   30.485997] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   30.486003] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   30.486010] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.486016] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486024] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486030] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.486036] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.486042] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.486048] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   30.486054] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   30.486061] ispvic_frame_channel_s_stream[2465]: streamon
[   30.486068] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.486074] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.486080] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.486085] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.486092] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.486097] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.486104] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.486110] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.486116] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.486121] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.486126] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.486133] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.486140] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.486148] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.486156] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.486163] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.486170] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.486176] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.486182] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.486188] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.486194] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.486200] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.486206] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486212] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486218] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.486227] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   30.486236] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   30.486241] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.486247] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.486252] tx_vic_enable_irq: VIC interrupts already enabled
[   30.486258] *** tx_vic_enable_irq: completed successfully ***
[   30.486264] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.486270] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   30.486277] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   30.486284] vin_s_stream: VIN state = 3, enable = 1
[   30.486290] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.486298] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.486304] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.486310] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.486316] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   30.486324] gc2053: s_stream called with enable=1
[   30.486331] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.486337] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.486344] gc2053: About to write streaming registers for interface 1
[   30.486350] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.486360] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.486680] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.486687] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.486696] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487017] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487024] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487031] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487038] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487044] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487050] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487056] gc2053: s_stream called with enable=1
[   30.487063] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.487068] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.487074] gc2053: About to write streaming registers for interface 1
[   30.487080] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.487089] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.487401] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.487408] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.487416] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487728] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487734] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487740] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487747] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487752] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487758] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.488005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   30.488012] Set control: cmd=0x980918 value=2
[   30.488150] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488159] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488165] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488300] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488306] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488424] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488432] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488438] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488545] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488553] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488559] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488710] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488716] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488834] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488842] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488848] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488962] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488971] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488976] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489100] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489106] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489394] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489526] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489534] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489540] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.848045] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   30.848056] codec_codec_ctl: set sample rate...
[   30.848186] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.197492] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.197498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.197504] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.197508] ispcore_core_ops_init: Complete, result=0<6>[   29.197514] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   29.197520] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.197528] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.197535] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.197541] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.197546] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.197552] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.197559] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.197565] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.197571] csi_video_s_stream: sd=85219c00, enable=1
[   29.197577] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197585] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197592] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197598] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.197604] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.197610] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.197618] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.197624] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.197628] *** vic_core_s_stream: STREAM ON ***
[   29.197634] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.197640] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.197646] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197659] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197665] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.197670] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.219604] STREAMING: CPM clocks configured for VIC access
[   29.219618] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.219624] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.219632] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.219637] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.219644] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.219650] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.219656] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.219662] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.219670] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.219677] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.219684] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.219690] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.219695] *** VIC unlock: Commands written, checking VIC status register ***
[   29.219702] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.219708] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.219714] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.219719] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.219725] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.219730] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.219806] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.219815] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.219822] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.219829] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.219836] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.219842] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.219850] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.219856] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.219862] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.219868] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.219874] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.219880] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.219886] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.219892] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.219898] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.219904] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
d[   29.219910] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.219916] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.219922] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.219929] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.219934] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.219942] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.219952] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.219958] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.219964] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.219971] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.219977] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.219983] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.219988] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.219994] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.220000] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.220005] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.220011] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.228246] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228260] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4830.000 ms)
[   29.228270] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.228279] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4830.000 ms)
[   29.228293] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228308] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4830.000 ms)
[   29.228318] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4830.000 ms)
[   29.228334] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231210] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231223] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.231232] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.231242] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.231250] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.231260] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231269] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.231278] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.231287] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.231296] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.231305] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.231314] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231324] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.231332] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.231342] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
m[   29.231350] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231360] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231369] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231378] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   29.231387] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.231396] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231405] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231414] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231423] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.231432] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.231442] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.231451] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.231460] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.231472] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231482] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231491] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231500] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231509] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231518] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231527] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.231536] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231546] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231554] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231564] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231572] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231582] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231591] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231600] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231609] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231618] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231627] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231636] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231646] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231655] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231664] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231673] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231682] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231692] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231701] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231710] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231719] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231728] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231737] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231746] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231756] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231782] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231792] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231810] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231819] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231846] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231856] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231865] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231874] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231892] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231901] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231910] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231920] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231929] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231938] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231948] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231956] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231966] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231975] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231984] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231993] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232002] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232011] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232020] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232030] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232039] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232048] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232057] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232066] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232075] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232084] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232094] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232103] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232112] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232122] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232130] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232140] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232149] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232158] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.232168] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.232177] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.232186] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.232195] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.232204] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232213] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.232222] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232232] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232240] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232250] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232259] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232268] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232277] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232286] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232296] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232305] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232314] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232323] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232332] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232342] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232350] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232360] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232369] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232378] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.238275] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   29.251457] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   29.268608] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   29.275558] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.289298] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.298022] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.315319] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.329144] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.356015] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.361537] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4900.000 ms)
[   29.361550] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.361560] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4900.000 ms)
[   29.379540] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.385019] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.419180] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.429139] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.444229] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.459157] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.479281] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.499141] *** VIC IRQ: Register writes completed ***
[   29.514786] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.531996] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.538202] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.566228] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.595297] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.595307] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.595315] *** VIC FRAME DONE: Frame completion signaled ***
[   29.595321] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   29.595327] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.595334] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.595340] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595348] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595354] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.595360] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.595366] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.595373] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   29.595379] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   29.595385] ispvic_frame_channel_s_stream[2465]: streamon
[   29.595392] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.595397] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.595403] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.595409] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.595416] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.595422] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.595429] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.595435] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.595440] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.595445] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.595451] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.595458] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.595465] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.595473] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.595480] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.595487] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.595495] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.595501] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.595506] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.595512] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.595519] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.595525] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.595530] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595537] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595542] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.595551] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   29.595560] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.595566] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.595571] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.595577] tx_vic_enable_irq: VIC interrupts already enabled
[   29.595582] *** tx_vic_enable_irq: completed successfully ***
[   29.595587] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.595593] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.595600] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.595607] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.595614] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.595621] vin_s_stream: VIN state = 3, enable = 1
[   29.595626] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.595635] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.595641] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.595647] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.595653] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.595659] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.595665] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.595673] gc2053: s_stream called with enable=1
[   29.595680] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.595686] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.595692] gc2053: About to write streaming registers for interface 1
[   29.595699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.595708] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.596029] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.596036] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.596045] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.597881] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.597893] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.597901] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.597908] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.597914] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.597920] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.597927] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.597934] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.597940] gc2053: s_stream called with enable=1
[   29.597947] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.597953] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.597959] gc2053: About to write streaming registers for interface 1
[   29.597965] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.597975] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.598437] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.598447] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.598457] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.598775] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.598782] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.598789] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.598795] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.598801] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.598807] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.598814] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.598853] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   29.598861] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.598867] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.598874] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.598881] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.598887] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.598893] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
	[   29.598900] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.598907] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.598913] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.598920] csi_video_s_stream: sd=85219c00, enable=1
[   29.598925] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598934] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.598941] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.598946] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.598953] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.598959] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.598965] *** vic_core_s_stream: STREAM ON ***
[   29.598970] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.598977] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.598983] vin_s_stream: VIN state = 4, enable = 1
[   29.598989] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598996] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.599003] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.599008] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.599014] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.599020] gc2053: s_stream called with enable=1
[   29.599027] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.599033] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.599039] gc2053: About to write streaming registers for interface 1
[   29.599045] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.599054] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600019] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600031] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600042] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.600356] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.600363] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.600369] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.600376] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.600382] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.600389] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.600396] gc2053: s_stream called with enable=1
[   29.600403] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.600409] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.600415] gc2053: About to write streaming registers for interface 1
[   29.600421] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.600429] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600748] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600755] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600764] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.601076] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.601083] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.601089] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.601095] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.601101] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.601107] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.158162] ISP M0 device open called from pid 2299
[   30.158197] *** REFERENCE DRIVER IMPLEMENTATION ***
[   30.158206] ISP M0 tuning buffer allocated: 80598000 (size=0x500c, aligned)
[   30.158212] tisp_par_ioctl global variable set: 80598000
[   30.158264] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   30.158272] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   30.158278] isp_core_tuning_init: Initializing tuning data structure
[   30.158296] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   30.158303] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)

[   30.158308] *** SAFE: mode_flag properly initialized using struct member access ***
[   30.158314] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   30.158320] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   30.158326] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   30.158333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.158340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.158346] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.158352] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.158357] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.158381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158388] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   30.158394] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   30.158402] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158408] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   30.158414] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   30.158794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158807] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.158814] Set control: cmd=0x980901 value=128
[   30.158875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158883] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.158890] Set control: cmd=0x98091b value=128
[   30.158945] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158953] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.158959] Set control: cmd=0x980902 value=128
[   30.158966] tisp_bcsh_saturation: saturation=128
[   30.158971] tiziano_bcsh_update: Updating BCSH parameters
[   30.158978]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.158984] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.159040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159048] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.159054] Set control: cmd=0x980900 value=128
[   30.159446] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159457] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.159464] Set control: cmd=0x980901 value=128
[   30.160332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160344] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.160352] Set control: cmd=0x98091b value=128
[   30.160553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160563] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.160570] Set control: cmd=0x980902 value=128
[   30.160576] tisp_bcsh_saturation: saturation=128
[   30.160582] tiziano_bcsh_update: Updating BCSH parameters
[   30.160589]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.160594] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.162758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.162771] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.162778] Set control: cmd=0x980900 value=128
[   30.163008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163168] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163174] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
warn: shm_init,53shm init already
[   30.163289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163298] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   30.163304] Set control: cmd=0x980914 value=0
[   30.163413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163422] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.163428] Set control: cmd=0x980915 value=0
[   30.163536] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163544] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163550] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163753] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.163994] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.164006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.164014] csi_video_s_stream: sd=85219c00, enable=0
[   30.164020] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164029] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164035] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164041] csi_video_s_stream: Stream OFF - CSI state set to 3
[   30.164049] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=0 ***
[   30.164055] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.164082] *** vic_core_s_stream: STREAM OFF ***
[   30.164089] vic_core_s_stream: Stream OFF - state 4 -> 3
[   30.164096] *** vin_s_stream: SAFE implementation - sd=85454800, enable=0 ***
[   30.164103] vin_s_stream: VIN state = 4, enable = 0
[   30.164108] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164115] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164122] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164127] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.164133] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.164141] gc2053: s_stream called with enable=0
[   30.164148] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.164154] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.164160] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.164169] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.164488] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.164495] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.164504] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.166666] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.166679] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.166686] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.166693] gc2053: Sensor hardware streaming stopped
[   30.166700] gc2053: s_stream called with enable=0
[   30.166707] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.166713] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.166719] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.166728] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167067] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.167074] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.167083] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.167520] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.167527] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.167532] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.167538] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.171030] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.171042] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.171049] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.171056] gc2053: Sensor hardware streaming stopped
[   30.171072] ISP IOCTL: cmd=0x800456d1 arg=0x7fdb5e40
[   30.171079] tx_isp_video_link_destroy: Destroying links for config 0
[   30.171087] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.171096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.171103] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.171110] Set control: cmd=0x8000164 value=1
[   30.171118] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   30.171124] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.171130] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.171135] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.171142] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.171148] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.171154] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.171160] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.171167] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.171174] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.171180] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.171187] csi_video_s_stream: sd=85219c00, enable=1
[   30.171193] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171201] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171207] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171213] csi_video_s_stream: Stream ON - CSI state set to 4
[   30.171220] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   30.171226] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.171232] *** vic_core_s_stream: STREAM ON ***
[   30.171236] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.171242] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.171248] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171256] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171262] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171268] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.171274] *** STREAMING: Configuring CPM registers for VIC access ***
[   30.199167] STREAMING: CPM clocks configured for VIC access
[   30.199180] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   30.199187] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   30.199194] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   30.199200] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   30.199206] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   30.199212] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   30.199218] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   30.199224] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   30.199232] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   30.199239] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   30.199246] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   30.199252] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   30.199258] *** VIC unlock: Commands written, checking VIC status register ***
[   30.199264] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   30.199270] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   30.199276] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   30.199281] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   30.199287] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   30.199292] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   30.199367] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.199375] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   30.199382] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   30.199389] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   30.199395] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   30.199402] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   30.199409] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   30.199414] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   30.199420] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   30.199426] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   30.199432] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   30.199438] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   30.199444] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   30.199450] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   30.199456] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   30.199462] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   30.199468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   30.199474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.199480] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   30.199486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   30.199494] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   30.199503] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   30.199509] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   30.199515] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   30.199522] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   30.199528] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   30.199534] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   30.199540] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   30.199545] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   30.199551] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   30.199556] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   30.199562] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.217814] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   30.238036] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   30.242914] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   30.259154] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.265239] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.278844] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.296142] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.316329] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.322992] *** VIC IRQ: About to read reg 0x1e8 ***
[   30.338465] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   30.343974] *** VIC IRQ: About to read reg 0x1e0 ***
[   30.359160] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   30.364072] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   30.369018] *** VIC IRQ: Read v1_10 = 0x0 ***
[   30.384258] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   30.400290] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   30.417002] *** VIC IRQ: Register writes completed ***
[   30.422336] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.439158] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   30.449146] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.465792] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.485972] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   30.485983] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   30.485990] *** VIC FRAME DONE: Frame completion signaled ***
[   30.485997] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   30.486003] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   30.486010] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.486016] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486024] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486030] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.486036] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.486042] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.486048] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   30.486054] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   30.486061] ispvic_frame_channel_s_stream[2465]: streamon
[   30.486068] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.486074] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.486080] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.486085] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.486092] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.486097] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.486104] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.486110] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.486116] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.486121] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.486126] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.486133] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.486140] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.486148] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.486156] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.486163] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.486170] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.486176] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.486182] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.486188] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.486194] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.486200] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.486206] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486212] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486218] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.486227] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   30.486236] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   30.486241] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.486247] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.486252] tx_vic_enable_irq: VIC interrupts already enabled
[   30.486258] *** tx_vic_enable_irq: completed successfully ***
[   30.486264] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.486270] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   30.486277] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   30.486284] vin_s_stream: VIN state = 3, enable = 1
[   30.486290] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.486298] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.486304] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.486310] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.486316] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   30.486324] gc2053: s_stream called with enable=1
[   30.486331] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.486337] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.486344] gc2053: About to write streaming registers for interface 1
[   30.486350] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.486360] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.486680] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.486687] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.486696] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487017] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487024] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487031] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487038] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487044] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487050] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487056] gc2053: s_stream called with enable=1
[   30.487063] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.487068] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.487074] gc2053: About to write streaming registers for interface 1
[   30.487080] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.487089] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.487401] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.487408] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.487416] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487728] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487734] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487740] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487747] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487752] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487758] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.488005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   30.488012] Set control: cmd=0x980918 value=2
[   30.488150] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488159] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488165] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488300] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488306] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488424] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488432] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488438] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488545] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488553] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488559] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488710] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488716] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488834] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488842] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488848] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488962] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488971] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488976] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489100] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489106] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489394] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489526] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489534] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489540] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.848045] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   30.848056] codec_codec_ctl: set sample rate...
[   30.848186] codec_codec_ctl: set device...
[   31.167813] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.167825] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.167831] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.167837] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.167843] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.197498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.197504] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.197508] ispcore_core_ops_init: Complete, result=0<6>[   29.197514] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   29.197520] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.197528] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.197535] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.197541] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.197546] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.197552] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.197559] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.197565] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.197571] csi_video_s_stream: sd=85219c00, enable=1
[   29.197577] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197585] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197592] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197598] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.197604] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.197610] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.197618] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.197624] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.197628] *** vic_core_s_stream: STREAM ON ***
[   29.197634] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.197640] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.197646] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.197653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.197659] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.197665] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.197670] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.219604] STREAMING: CPM clocks configured for VIC access
[   29.219618] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.219624] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.219632] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.219637] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.219644] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.219650] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.219656] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.219662] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.219670] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.219677] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.219684] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.219690] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.219695] *** VIC unlock: Commands written, checking VIC status register ***
[   29.219702] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.219708] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.219714] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.219719] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.219725] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.219730] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.219806] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.219815] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.219822] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.219829] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.219836] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.219842] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.219850] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.219856] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.219862] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.219868] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.219874] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.219880] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.219886] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.219892] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.219898] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.219904] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.219910] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.219916] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.219922] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.219929] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.219934] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.219942] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.219952] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.219958] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.219964] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.219971] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.219977] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.219983] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.219988] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.219994] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.220000] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.220005] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.220011] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.228246] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228260] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4830.000 ms)
[   29.228270] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.228279] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4830.000 ms)
[   29.228293] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.228308] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4830.000 ms)
[   29.228318] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4830.000 ms)
[   29.228334] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231210] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231223] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.231232] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.231242] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.231250] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.231260] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231269] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.231278] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.231287] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.231296] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.231305] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.231314] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231324] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.231332] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.231342] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231350] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231360] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231369] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231378] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
d[   29.231387] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.231396] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231405] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231414] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.231423] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.231432] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.231442] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.231451] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.231460] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.231472] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231482] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231491] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231500] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231509] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231518] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231527] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.231536] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231546] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231554] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231564] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231572] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231582] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231591] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231600] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231609] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231618] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231627] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231636] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231646] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231655] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231664] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231673] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231682] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231692] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231701] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231710] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231719] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231728] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231737] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231746] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231756] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.231782] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231792] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.231801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.231810] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.231819] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.231828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.231837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231846] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.231856] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.231865] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.231874] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.231883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.231892] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.231901] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.231910] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.231920] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231929] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.231938] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.231948] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.231956] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.231966] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.231975] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.231984] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.231993] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232002] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232011] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232020] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232030] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232039] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232048] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232057] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232066] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232075] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232084] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232094] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232103] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232112] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232122] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232130] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232140] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232149] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232158] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.232168] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.232177] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.232186] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.232195] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.232204] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.232213] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.232222] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232232] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.232240] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232250] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.232259] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.232268] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.232277] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.232286] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.232296] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232305] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.232314] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.232323] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.232332] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.232342] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.232350] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.232360] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.232369] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.232378] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.238275] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   29.251457] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   29.268608] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   29.275558] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.289298] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.298022] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.315319] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.329144] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.356015] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.361537] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4900.000 ms)
[   29.361550] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.361560] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4900.000 ms)
[   29.379540] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.385019] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.419180] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.429139] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.444229] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.459157] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.479281] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.499141] *** VIC IRQ: Register writes completed ***
[   29.514786] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.531996] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
m[   29.538202] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.566228] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.595297] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.595307] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.595315] *** VIC FRAME DONE: Frame completion signaled ***
[   29.595321] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   29.595327] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.595334] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.595340] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595348] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595354] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.595360] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.595366] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.595373] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   29.595379] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   29.595385] ispvic_frame_channel_s_stream[2465]: streamon
[   29.595392] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.595397] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.595403] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.595409] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.595416] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.595422] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.595429] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.595435] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.595440] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.595445] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.595451] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.595458] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.595465] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.595473] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.595480] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.595487] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.595495] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.595501] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.595506] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.595512] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.595519] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.595525] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.595530] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.595537] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   29.595542] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.595551] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   29.595560] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.595566] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.595571] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.595577] tx_vic_enable_irq: VIC interrupts already enabled
[   29.595582] *** tx_vic_enable_irq: completed successfully ***
[   29.595587] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.595593] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.595600] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.595607] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.595614] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.595621] vin_s_stream: VIN state = 3, enable = 1
[   29.595626] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.595635] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.595641] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.595647] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.595653] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.595659] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.595665] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.595673] gc2053: s_stream called with enable=1
[   29.595680] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.595686] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.595692] gc2053: About to write streaming registers for interface 1
[   29.595699] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.595708] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.596029] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.596036] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.596045] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.597881] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.597893] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.597901] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.597908] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.597914] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.597920] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.597927] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.597934] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.597940] gc2053: s_stream called with enable=1
[   29.597947] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.597953] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.597959] gc2053: About to write streaming registers for interface 1
[   29.597965] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.597975] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.598437] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.598447] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.598457] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.598775] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.598782] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.598789] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.598795] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.598801] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.598807] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.598814] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.598853] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   29.598861] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.598867] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.598874] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.598881] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.598887] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.598893] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.598900] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.598907] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.598913] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.598920] csi_video_s_stream: sd=85219c00, enable=1
[   29.598925] *** tx_isp_get_sensor: Searching subdev array for sensors ***
set jpeg streamMngCtx suceess
[   29.598934] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.598941] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.598946] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.598953] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   29.598959] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.598965] *** vic_core_s_stream: STREAM ON ***
[   29.598970] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.598977] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   29.598983] vin_s_stream: VIN state = 4, enable = 1
[   29.598989] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.598996] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   29.599003] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   29.599008] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.599014] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.599020] gc2053: s_stream called with enable=1
[   29.599027] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.599033] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.599039] gc2053: About to write streaming registers for interface 1
[   29.599045] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.599054] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600019] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600031] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600042] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.600356] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.600363] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.600369] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.600376] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.600382] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.600389] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.600396] gc2053: s_stream called with enable=1
[   29.600403] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.600409] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.600415] gc2053: About to write streaming registers for interface 1
[   29.600421] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.600429] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   29.600748] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.600755] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.600764] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   29.601076] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.601083] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.601089] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.601095] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.601101] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.601107] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.158162] ISP M0 device open called from pid 2299
[   30.158197] *** REFERENCE DRIVER IMPLEMENTATION ***
[   30.158206] ISP M0 tuning buffer allocated: 80598000 (size=0x500c, aligned)
[   30.158212] tisp_par_ioctl global variable set: 80598000
[   30.158264] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   30.158272] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   30.158278] isp_core_tuning_init: Initializing tuning data structure
[   30.158296] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   30.158303] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   30.158308] *** SAFE: mode_flag properly initialized using struct member access ***
[   30.158314] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   30.158320] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   30.158326] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   30.158333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.158340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.158346] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.158352] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.158357] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.158381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158388] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   30.158394] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   30.158402] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.158408] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   30.158414] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   30.158794] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158807] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.158814] Set control: cmd=0x980901 value=128
[   30.158875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158883] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.158890] Set control: cmd=0x98091b value=128
[   30.158945] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.158953] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.158959] Set control: cmd=0x980902 value=128
[   30.158966] tisp_bcsh_saturation: saturation=128
[   30.158971] tiziano_bcsh_update: Updating BCSH parameters
[   30.158978]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.158984] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.159040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159048] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.159054] Set control: cmd=0x980900 value=128
[   30.159446] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.159457] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.159464] Set control: cmd=0x980901 value=128
[   30.160332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160344] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.160352] Set control: cmd=0x98091b value=128
[   30.160553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160563] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.160570] Set control: cmd=0x980902 value=128
[   30.160576] tisp_bcsh_saturation: saturation=128
[   30.160582] tiziano_bcsh_update: Updating BCSH parameters
[   30.160589]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.160594] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.162758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.162771] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.162778] Set control: cmd=0x980900 value=128
[   30.163008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163168] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163174] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163298] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
	[   30.163304] Set control: cmd=0x980914 value=0
[   30.163413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163422] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.163428] Set control: cmd=0x980915 value=0
[   30.163536] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163544] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163550] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163753] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.163994] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.164006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.164014] csi_video_s_stream: sd=85219c00, enable=0
[   30.164020] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164029] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164035] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164041] csi_video_s_stream: Stream OFF - CSI state set to 3
[   30.164049] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=0 ***
[   30.164055] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.164082] *** vic_core_s_stream: STREAM OFF ***
[   30.164089] vic_core_s_stream: Stream OFF - state 4 -> 3
[   30.164096] *** vin_s_stream: SAFE implementation - sd=85454800, enable=0 ***
[   30.164103] vin_s_stream: VIN state = 4, enable = 0
[   30.164108] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164115] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164122] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164127] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.164133] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.164141] gc2053: s_stream called with enable=0
[   30.164148] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.164154] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.164160] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.164169] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.164488] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.164495] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.164504] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.166666] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.166679] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.166686] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.166693] gc2053: Sensor hardware streaming stopped
[   30.166700] gc2053: s_stream called with enable=0
[   30.166707] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.166713] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.166719] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.166728] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167067] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.167074] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.167083] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.167520] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.167527] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.167532] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.167538] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.171030] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.171042] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.171049] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.171056] gc2053: Sensor hardware streaming stopped
[   30.171072] ISP IOCTL: cmd=0x800456d1 arg=0x7fdb5e40
[   30.171079] tx_isp_video_link_destroy: Destroying links for config 0
[   30.171087] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.171096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.171103] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.171110] Set control: cmd=0x8000164 value=1
[   30.171118] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   30.171124] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.171130] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.171135] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.171142] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.171148] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.171154] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.171160] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.171167] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.171174] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.171180] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.171187] csi_video_s_stream: sd=85219c00, enable=1
[   30.171193] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171201] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171207] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171213] csi_video_s_stream: Stream ON - CSI state set to 4
[   30.171220] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   30.171226] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.171232] *** vic_core_s_stream: STREAM ON ***
[   30.171236] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.171242] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.171248] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171256] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171262] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171268] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.171274] *** STREAMING: Configuring CPM registers for VIC access ***
[   30.199167] STREAMING: CPM clocks configured for VIC access
[   30.199180] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   30.199187] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   30.199194] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   30.199200] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   30.199206] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   30.199212] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   30.199218] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   30.199224] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   30.199232] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   30.199239] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   30.199246] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   30.199252] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   30.199258] *** VIC unlock: Commands written, checking VIC status register ***
[   30.199264] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   30.199270] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   30.199276] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   30.199281] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   30.199287] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   30.199292] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   30.199367] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.199375] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   30.199382] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   30.199389] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   30.199395] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   30.199402] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   30.199409] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   30.199414] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   30.199420] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   30.199426] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   30.199432] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   30.199438] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   30.199444] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   30.199450] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   30.199456] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   30.199462] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   30.199468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   30.199474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.199480] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   30.199486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   30.199494] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   30.199503] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   30.199509] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   30.199515] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   30.199522] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   30.199528] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   30.199534] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   30.199540] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   30.199545] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   30.199551] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***

[   30.199556] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   30.199562] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.217814] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   30.238036] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   30.242914] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   30.259154] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.265239] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.278844] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.296142] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.316329] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.322992] *** VIC IRQ: About to read reg 0x1e8 ***
[   30.338465] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   30.343974] *** VIC IRQ: About to read reg 0x1e0 ***
[   30.359160] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   30.364072] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   30.369018] *** VIC IRQ: Read v1_10 = 0x0 ***
[   30.384258] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   30.400290] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   30.417002] *** VIC IRQ: Register writes completed ***
[   30.422336] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.439158] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   30.449146] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.465792] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.485972] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   30.485983] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   30.485990] *** VIC FRAME DONE: Frame completion signaled ***
[   30.485997] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   30.486003] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   30.486010] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.486016] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486024] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486030] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.486036] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.486042] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.486048] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   30.486054] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   30.486061] ispvic_frame_channel_s_stream[2465]: streamon
[   30.486068] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.486074] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.486080] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.486085] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.486092] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.486097] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.486104] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.486110] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.486116] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.486121] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.486126] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.486133] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.486140] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.486148] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.486156] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.486163] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.486170] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.486176] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.486182] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.486188] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.486194] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.486200] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.486206] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486212] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486218] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.486227] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   30.486236] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   30.486241] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.486247] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.486252] tx_vic_enable_irq: VIC interrupts already enabled
[   30.486258] *** tx_vic_enable_irq: completed successfully ***
[   30.486264] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.486270] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   30.486277] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   30.486284] vin_s_stream: VIN state = 3, enable = 1
[   30.486290] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.486298] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.486304] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.486310] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.486316] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   30.486324] gc2053: s_stream called with enable=1
[   30.486331] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.486337] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.486344] gc2053: About to write streaming registers for interface 1
[   30.486350] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.486360] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.486680] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.486687] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.486696] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487017] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487024] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487031] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487038] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487044] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487050] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487056] gc2053: s_stream called with enable=1
[   30.487063] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.487068] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.487074] gc2053: About to write streaming registers for interface 1
[   30.487080] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.487089] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.487401] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.487408] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.487416] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487728] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487734] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487740] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487747] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487752] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487758] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.488005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   30.488012] Set control: cmd=0x980918 value=2
[   30.488150] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488159] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488165] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488300] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488306] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488424] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488432] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488438] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488545] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488553] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488559] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488710] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488716] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488834] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488842] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488848] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488962] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488971] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488976] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489100] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489106] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489394] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489526] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489534] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489540] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.848045] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   30.848056] codec_codec_ctl: set sample rate...
[   30.848186] codec_codec_ctl: set device...
[   31.167813] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.167825] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.167831] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.167837] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.167843] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.299157] codec_set_device: set device: MIC...
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.160332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160344] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.160352] Set control: cmd=0x98091b value=128
[   30.160553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.160563] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.160570] Set control: cmd=0x980902 value=128
[   30.160576] tisp_bcsh_saturation: saturation=128
[   30.160582] tiziano_bcsh_update: Updating BCSH parameters
[   30.160589]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.160594] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.162758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.162771] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.162778] Set control: cmd=0x980900 value=128
[   30.163008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163168] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163174] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163298] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   30.163304] Set control: cmd=0x980914 value=0
[   30.163413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.163422] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.163428] Set control: cmd=0x980915 value=0
[   30.163536] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.163544] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.163550] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.163753] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.163994] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.164006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.164014] csi_video_s_stream: sd=85219c00, enable=0
[   30.164020] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164029] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164035] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164041] csi_video_s_stream: Stream OFF - CSI state set to 3
[   30.164049] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=0 ***
[   30.164055] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.164082] *** vic_core_s_stream: STREAM OFF ***
[   30.164089] vic_core_s_stream: Stream OFF - state 4 -> 3
[   30.164096] *** vin_s_stream: SAFE implementation - sd=85454800, enable=0 ***
[   30.164103] vin_s_stream: VIN state = 4, enable = 0
[   30.164108] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.164115] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.164122] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.164127] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.164133] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.164141] gc2053: s_stream called with enable=0
[   30.164148] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.164154] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.164160] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.164169] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.164488] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.164495] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.164504] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.166666] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.166679] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.166686] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.166693] gc2053: Sensor hardware streaming stopped
[   30.166700] gc2053: s_stream called with enable=0
[   30.166707] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.166713] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.166719] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.166728] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167067] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.167074] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.167083] sensor_write: reg=0x3e val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.167512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.167520] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.167527] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.167532] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.167538] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.171030] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.171042] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.171049] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.171056] gc2053: Sensor hardware streaming stopped
[   30.171072] ISP IOCTL: cmd=0x800456d1 arg=0x7fdb5e40
[   30.171079] tx_isp_video_link_destroy: Destroying links for config 0
[   30.171087] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.171096] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.171103] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.171110] Set control: cmd=0x8000164 value=1
[   30.171118] ISP IOCTL: cmd=0x800456d0 arg=0x7fdb5e40
[   30.171124] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.171130] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.171135] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.171142] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.171148] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.171154] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.171160] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.171167] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.171174] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.171180] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   30.171187] csi_video_s_stream: sd=85219c00, enable=1
[   30.171193] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171201] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171207] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171213] csi_video_s_stream: Stream ON - CSI state set to 4
[   30.171220] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba6000, enable=1 ***
[   30.171226] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.171232] *** vic_core_s_stream: STREAM ON ***
[   30.171236] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.171242] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.171248] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.171256] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.171262] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.171268] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.171274] *** STREAMING: Configuring CPM registers for VIC access ***
[   30.199167] STREAMING: CPM clocks configured for VIC access
[   30.199180] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   30.199187] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   30.199194] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   30.199200] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   30.199206] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
d[   30.199212] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   30.199218] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   30.199224] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   30.199232] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   30.199239] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   30.199246] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   30.199252] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   30.199258] *** VIC unlock: Commands written, checking VIC status register ***
[   30.199264] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   30.199270] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   30.199276] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   30.199281] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   30.199287] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   30.199292] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   30.199367] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.199375] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   30.199382] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   30.199389] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   30.199395] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   30.199402] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   30.199409] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   30.199414] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   30.199420] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   30.199426] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   30.199432] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   30.199438] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   30.199444] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   30.199450] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   30.199456] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   30.199462] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   30.199468] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   30.199474] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.199480] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   30.199486] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   30.199494] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   30.199503] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
m[   30.199509] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   30.199515] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   30.199522] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   30.199528] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   30.199534] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   30.199540] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   30.199545] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   30.199551] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   30.199556] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   30.199562] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.217814] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=846d4000 ***
[   30.238036] *** VIC IRQ: Got vic_dev=85ba6000 ***
[   30.242914] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba6000 ***
[   30.259154] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.265239] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.278844] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.296142] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.316329] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.322992] *** VIC IRQ: About to read reg 0x1e8 ***
[   30.338465] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   30.343974] *** VIC IRQ: About to read reg 0x1e0 ***
[   30.359160] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   30.364072] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   30.369018] *** VIC IRQ: Read v1_10 = 0x0 ***
[   30.384258] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   30.400290] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   30.417002] *** VIC IRQ: Register writes completed ***
[   30.422336] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.439158] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   30.449146] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.465792] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.485972] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   30.485983] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   30.485990] *** VIC FRAME DONE: Frame completion signaled ***
[   30.485997] *** VIC TEST 2: Manual frame done function returned -1066709892 ***
[   30.486003] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   30.486010] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.486016] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486024] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486030] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.486036] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.486042] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.486048] ispvic_frame_channel_s_stream: arg1=85ba6000, arg2=1
[   30.486054] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba6000
[   30.486061] ispvic_frame_channel_s_stream[2465]: streamon
[   30.486068] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.486074] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.486080] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.486085] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.486092] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.486097] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.486104] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.486110] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.486116] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.486121] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.486126] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.486133] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.486140] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.486148] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.486156] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.486163] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.486170] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.486176] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.486182] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.486188] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.486194] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.486200] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.486206] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.486212] ispvic_frame_channel_qbuf: arg1=85ba6000, arg2=  (null)
[   30.486218] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.486227] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   30.486236] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   30.486241] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.486247] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.486252] tx_vic_enable_irq: VIC interrupts already enabled
[   30.486258] *** tx_vic_enable_irq: completed successfully ***
[   30.486264] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.486270] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   30.486277] *** vin_s_stream: SAFE implementation - sd=85454800, enable=1 ***
[   30.486284] vin_s_stream: VIN state = 3, enable = 1
[   30.486290] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.486298] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   30.486304] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   30.486310] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.486316] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   30.486324] gc2053: s_stream called with enable=1
[   30.486331] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.486337] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.486344] gc2053: About to write streaming registers for interface 1
[   30.486350] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.486360] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.486680] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.486687] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.486696] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487017] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487024] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487031] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487038] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487044] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487050] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487056] gc2053: s_stream called with enable=1
[   30.487063] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.487068] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.487074] gc2053: About to write streaming registers for interface 1
[   30.487080] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.487089] sensor_write: reg=0xfe val=0x00, client=85403c00, adapter=i2c0, addr=0x37
[   30.487401] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.487408] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.487416] sensor_write: reg=0x3e val=0x91, client=85403c00, adapter=i2c0, addr=0x37
[   30.487728] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.487734] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.487740] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.487747] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.487752] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.487758] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.487994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.488005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   30.488012] Set control: cmd=0x980918 value=2
[   30.488150] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488159] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488165] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488300] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488306] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488424] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488432] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488438] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488545] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488553] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488559] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488710] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488716] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488834] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488842] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488848] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.488962] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.488971] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.488976] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489100] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489106] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489394] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.489526] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.489534] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.489540] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.848045] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   30.848056] codec_codec_ctl: set sample rate...
[   30.848186] codec_codec_ctl: set device...
[   31.167813] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.167825] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.167831] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.167837] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.167843] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.299157] codec_set_device: set device: MIC...
[   31.742552] *** FRAME CHANNEL OPEN: minor=54 ***
[   31.742563] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   31.742570] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   31.742576] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.742582] *** SAFE: Frame channel device stored in file->private_data ***
[   31.742588] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.742596] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   31.742614] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.742622] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.742630] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   31.743228] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.743238] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.743244] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   31.743252] Channel 0: Request 4 buffers, type=1 memory=2
[   31.743258] Channel 0: USERPTR mode - client will provide buffers
[   31.743264] Channel 0: USERPTR mode - 4 user buffers expected
[   31.743274] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 811c0580 ***
[   31.743280] *** Channel 0: VIC active_buffer_count set to 4 ***
[   31.743286] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.743292] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   31.743317] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.743324] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.743330] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.743336] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.743344] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.743352] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.743358] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.743365] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.743372] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.743378] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.743385] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.743392] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.743398] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.743406] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.743414] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.743422] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   31.743429] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811c0580, vbm_buffer_count=1 ***
[   31.743436] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.743442] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.743450] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.743460] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.743466] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.743472] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.743478] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.743486] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.743493] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   31.743500] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
	[   31.743507] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   31.743513] *** Channel 0: QBUF - Queue buffer index=1 ***
[   31.743519] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.743526] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   31.743532] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.743538] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.743544] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   31.743552] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   31.743560] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   31.743567] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811c0580, vbm_buffer_count=2 ***
[   31.743574] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   31.743580] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   31.743587] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.743595] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.743602] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.743608] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.743614] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.743620] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   31.743628] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   31.743635] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.743642] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   31.743648] *** Channel 0: QBUF - Queue buffer index=2 ***
[   31.743654] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   31.743660] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   31.743667] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.743672] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.743679] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   31.743687] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   31.743695] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   31.743702] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811c0580, vbm_buffer_count=3 ***
[   31.743708] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   31.743716] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   31.743722] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.743730] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.743736] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.743742] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.743748] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.743756] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   31.743763] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   31.743770] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.743777] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   31.743783] *** Channel 0: QBUF - Queue buffer index=3 ***
[   31.743789] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   31.743796] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   31.743802] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.743808] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.743814] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   31.743822] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   31.743830] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   31.743837] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811c0580, vbm_buffer_count=4 ***
[   31.743844] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   31.743850] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   31.743856] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.743946] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.743956] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.743962] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.743968] Channel 0: STREAMON - Enqueuing buffers in driver
[   31.743974] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.745767] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.745780] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.745786] *** Channel 0: Frame completion wait ***
[   31.745792] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.745798] *** Channel 0: Frame wait returned 10 ***
[   31.745804] *** Channel 0: Frame was ready, consuming it ***
[   31.745907] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.745916] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.745922] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.745928] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.745938] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   31.745945] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   31.745951] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.746164] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.746175] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.746182] *** Channel 0: Frame completion wait ***
[   31.746188] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.807997] *** FRAME CHANNEL OPEN: minor=53 ***
[   31.808009] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   31.808015] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   31.808022] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.808028] *** SAFE: Frame channel device stored in file->private_data ***
[   31.808034] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.808042] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   31.808059] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.808066] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.808075] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   31.808919] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.808930] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.808936] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   31.808943] Channel 1: Request 2 buffers, type=1 memory=2
[   31.808950] Channel 1: USERPTR mode - client will provide buffers
[   31.808956] Channel 1: USERPTR mode - 2 user buffers expected
[   31.808965] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 811c0100 ***
[   31.808972] *** Channel 1: VIC active_buffer_count set to 2 ***
[   31.808978] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.808984] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   31.808998] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.809005] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.809012] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.809018] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.809025] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.809032] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.809039] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.809046] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.809052] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.809058] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.809066] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.809073] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.809081] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.809089] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   31.809096] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811c0100, vbm_buffer_count=1 ***
[   31.809103] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.809110] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.809188] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.809204] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.809212] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.809218] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.809224] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.809231] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.809238] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.809245] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.809252] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.809258] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.809264] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.809271] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.809278] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.809286] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.809294] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.809301] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811c0100, vbm_buffer_count=2 ***
[   31.809308] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.809315] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.809321] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.809414] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.809424] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.809431] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.809437] Channel 1: STREAMON - Enqueuing buffers in driver
[   31.809443] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.819206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.819220] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.819226] *** Channel 1: Frame completion wait ***
[   31.819232] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.819238] *** Channel 1: Frame wait returned 10 ***
[   31.819244] *** Channel 1: Frame was ready, consuming it ***
[   31.819304] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.819312] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.819318] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.819324] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.819334] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85e0f400 (name=gc2053) ***
[   31.819341] *** tx_isp_get_sensor: Found real sensor: 85e0f400 ***
[   31.819348] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.819361] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.819368] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.819374] *** Channel 1: Frame completion wait ***

[   31.819379] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.839168] *** Channel 0: Frame wait returned 0 ***
[   31.839180] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.839202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.839210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.839217] *** Channel 0: Frame completion wait ***
[   31.839222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.839228] *** Channel 0: Frame wait returned 10 ***
[   31.839234] *** Channel 0: Frame was ready, consuming it ***
[   31.839242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.839248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.839254] *** Channel 0: Frame completion wait ***
[   31.839260] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.919153] *** Channel 1: Frame wait returned 0 ***
[   31.919165] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.919188] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.919196] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.919202] *** Channel 1: Frame completion wait ***
[   31.919208] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.919214] *** Channel 1: Frame wait returned 10 ***
[   31.919220] *** Channel 1: Frame was ready, consuming it ***
[   31.919227] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.919234] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.919240] *** Channel 1: Frame completion wait ***
[   31.919245] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.939154] *** Channel 0: DQBUF wait returned 0 ***
[   32.719166] *** Channel 1: Frame wait timeout/error, generating frame ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8156   jz-intc  jz-timerost
 14:         52   jz-intc  ipu
 15:      70995   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       8297   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         18   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
