static void F_1 ( T_1 * V_1 )\r\n{\r\nT_2 V_2 = ( ( ( F_2 ( V_1 ) ) & 0x80 ) >> 7 ) |\r\n( F_2 ( V_1 ) & 0x02 ) ;\r\nif ( V_3 [ V_2 ] != F_3 ( V_1 ) )\r\nF_4 ( V_3 [ V_2 ] = F_3 ( V_1 ) , F_2 ( V_1 ) ) ;\r\nF_4 ( V_1 -> V_4 | V_5 , V_1 -> V_6 -> V_7 . V_8 ) ;\r\n}\r\nstatic T_2 F_5 ( T_3 * V_6 , int V_9 , int V_10 )\r\n{\r\nint V_11 = V_12 ? V_12 : 50 ;\r\nT_2 V_13 , V_14 ;\r\nif ( V_11 <= 33 ) {\r\nV_13 = 9 - F_6 ( V_9 * V_11 / 1000 + 1 , 2 , 9 ) ;\r\nV_14 = 15 - F_6 ( V_10 * V_11 / 1000 + 1 , 0 , 15 ) ;\r\n} else {\r\nV_13 = 8 - F_6 ( V_9 * V_11 / 1000 + 1 , 1 , 8 ) ;\r\nV_14 = 18 - F_6 ( V_10 * V_11 / 1000 + 1 , 3 , 18 ) ;\r\n}\r\nreturn ( V_14 << 4 ) | 0x08 | V_13 ;\r\n}\r\nstatic T_2 F_7 ( int V_9 , int V_10 )\r\n{\r\nint V_11 = V_12 ? V_12 : 50 ;\r\nT_2 V_13 , V_14 ;\r\nV_13 = 17 - F_6 ( V_9 * V_11 / 1000 + 1 , 2 , 17 ) ;\r\nV_14 = 15 - F_6 ( V_10 * V_11 / 1000 + 1 , 2 , 15 ) ;\r\nreturn ( V_14 << 4 ) | V_13 ;\r\n}\r\nstatic int F_8 ( T_1 * V_1 ,\r\nint * V_9 , int * V_10 )\r\n{\r\nstruct V_15 * V_16 ;\r\nchar * V_17 = ( char * ) & V_1 -> V_18 [ V_19 ] ;\r\nchar V_20 [ V_21 ] ;\r\nif ( * V_17 == 0 )\r\nreturn 0 ;\r\nstrncpy ( V_20 , V_17 , V_21 ) ;\r\nF_9 ( V_20 , V_21 , 1 ) ;\r\nfor ( V_16 = V_22 ; V_16 -> V_23 != - 1 ; V_16 ++ ) {\r\nif ( ! strncmp ( V_16 -> V_20 , V_20 + V_16 -> V_23 , 4 ) ) {\r\nF_10 ( V_24 L_1 , V_1 -> V_25 ) ;\r\n* V_9 = V_16 -> V_26 ;\r\n* V_10 = V_16 -> V_27 ;\r\nreturn 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( T_1 * V_1 , T_2 V_28 )\r\n{\r\nunsigned long V_29 = ( unsigned long ) F_12 ( V_1 ) ;\r\nV_29 &= 0xff00 ;\r\nV_29 |= V_28 ;\r\nF_13 ( V_1 , ( void * ) V_29 ) ;\r\nF_10 ( V_24 L_2 , V_1 -> V_25 , V_28 ) ;\r\n}\r\nstatic void F_14 ( T_3 * V_6 , T_1 * V_1 )\r\n{\r\nT_4 * V_18 = V_1 -> V_18 ;\r\nint V_9 = 175 ;\r\nint V_10 = 415 ;\r\nif ( ! F_8 ( V_1 , & V_9 , & V_10 ) &&\r\n( V_18 [ V_30 ] & 0xff ) && ( V_18 [ V_31 ] & 2 ) &&\r\nV_18 [ V_32 ] >= 240 ) {\r\nF_10 ( V_33 L_3 , V_1 -> V_25 ,\r\nV_18 [ V_30 ] & 0xff ) ;\r\nV_9 = 110 ;\r\nV_10 = V_1 -> V_18 [ V_32 ] - 120 ;\r\n}\r\nF_11 ( V_1 , F_5 ( V_1 -> V_6 ,\r\nV_9 , V_10 ) ) ;\r\n}\r\nstatic void F_15 ( T_3 * V_6 , T_1 * V_1 )\r\n{\r\nconst T_2 V_34 = V_1 -> V_35 - V_36 ;\r\nstruct V_37 * V_38 = F_16 ( V_36 + V_34 ) ;\r\nunsigned int V_39 ;\r\nint V_9 = 175 ;\r\nint V_10 = 415 ;\r\nT_2 V_40 = ( V_6 -> V_41 & 0xff00 ) >> 8 ;\r\nif ( V_1 -> V_18 && ! F_8 ( V_1 , & V_9 , & V_10 ) ) {\r\nV_39 = F_17 ( V_1 , V_34 ) ;\r\nswitch ( V_34 ) {\r\ncase 0 : break;\r\ncase 3 :\r\nif ( V_39 >= 110 ) {\r\nV_9 = 86 ;\r\nV_10 = V_39 - 102 ;\r\n} else\r\nF_10 ( V_42 L_4 , V_1 -> V_25 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( V_39 >= 69 ) {\r\nV_9 = 70 ;\r\nV_10 = V_39 - 61 ;\r\n} else\r\nF_10 ( V_42 L_4 , V_1 -> V_25 ) ;\r\nbreak;\r\ndefault:\r\nif ( V_39 >= 180 ) {\r\nV_9 = 110 ;\r\nV_10 = V_39 - 120 ;\r\n} else {\r\nV_9 = V_38 -> V_26 ;\r\nV_10 = V_39 - V_9 ;\r\n}\r\n}\r\nF_10 ( V_33 L_3 , V_1 -> V_25 , V_34 ) ;\r\n}\r\nif ( ! V_6 -> V_43 && V_1 -> V_44 != V_45 ) {\r\nF_4 ( 0x5f , V_46 ) ;\r\nF_10 ( V_42 L_5\r\nL_6 ,\r\nV_1 -> V_25 , V_6 -> V_25 ) ;\r\n}\r\nF_11 ( V_1 , F_7 ( V_9 , V_10 ) ) ;\r\n}\r\nstatic int T_5 F_18 ( int V_47 )\r\n{\r\nunsigned long V_48 ;\r\nT_2 V_49 , V_50 ;\r\nF_19 ( V_48 ) ;\r\nV_49 = F_20 ( V_47 ) ;\r\nF_21 ( V_51 , V_47 ) ;\r\nV_50 = F_20 ( V_47 ) ;\r\nF_4 ( V_49 , V_47 ) ;\r\nF_22 ( V_48 ) ;\r\nif ( V_49 == V_51 ) {\r\nF_10 ( V_52 L_7 ) ;\r\nF_10 ( V_52 L_8 ) ;\r\nF_10 ( V_52 L_9 ) ;\r\nreturn 1 ;\r\n}\r\nreturn ( V_50 != V_51 ) ;\r\n}\r\nstatic void T_5 F_23 ( T_1 * V_1 )\r\n{\r\nT_3 * V_6 = V_1 -> V_6 ;\r\nT_2 V_40 = ( V_6 -> V_41 & 0xff00 ) >> 8 ;\r\nT_2 V_53 = F_24 ( V_6 ) ;\r\nF_13 ( V_1 , ( void * ) V_54 ) ;\r\n}\r\nstatic void T_5 F_25 ( T_1 * V_1 )\r\n{\r\nT_3 * V_6 = V_1 -> V_6 ;\r\nT_4 V_55 , V_56 ;\r\nT_2 V_40 = ( V_6 -> V_41 & 0xff00 ) >> 8 ;\r\nT_2 V_53 = F_24 ( V_6 ) ;\r\nif ( V_6 -> V_57 & V_58 ) {\r\nV_55 = V_59 ;\r\nV_56 = V_60 ;\r\n} else\r\nV_56 = V_55 = V_6 -> V_43 ? V_60 : V_59 ;\r\nF_13 ( V_1 , ( void * ) ( ( V_1 -> V_61 & 1 ) ? V_56 : V_55 ) ) ;\r\n}\r\nstatic int T_5 F_26 ( int V_40 )\r\n{\r\nint V_62 ;\r\nT_2 V_53 , V_63 , V_64 ;\r\nstruct V_65 V_66 = V_67 ;\r\nV_53 = F_27 ( V_68 ) ;\r\nif ( ! ( ( V_53 & V_69 ) >> 1 == ( V_40 == 0xb0 ) ) )\r\nreturn - V_70 ;\r\nV_63 = ! ( V_53 & V_71 ) ;\r\nif ( V_63 )\r\nV_66 . V_57 |= V_72 ;\r\nswitch ( V_53 & 0xf0 ) {\r\ncase V_73 :\r\nif ( F_18 ( V_40 ) )\r\nreturn - V_70 ;\r\nif ( V_53 & V_74 ) {\r\nF_10 ( V_42 L_10 ) ;\r\nreturn - V_70 ;\r\n}\r\nF_10 ( V_75 L_11 , V_40 ) ;\r\nF_10 ( V_24 L_12 ,\r\nV_53 , V_76 ) ;\r\nV_66 . V_77 = & V_78 ;\r\nV_66 . V_57 |= V_58 ;\r\nbreak;\r\ncase V_79 :\r\ncase V_80 :\r\nif ( F_18 ( V_40 ) || F_18 ( V_40 + 0x02 ) )\r\nreturn - V_70 ;\r\nV_64 = F_27 ( V_46 ) ;\r\nF_10 ( V_75 L_13 , V_40 ) ;\r\nF_10 ( V_24 L_14 ,\r\nV_53 , V_64 , V_76 ) ;\r\nF_4 ( V_81 , V_46 ) ;\r\nV_66 . V_77 = & V_82 ;\r\nif ( V_64 & V_83 )\r\nV_66 . V_57 |= V_58 ;\r\nF_10 ( V_33 L_15 ,\r\n( V_64 & V_83 ) ? L_16 : L_17 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_70 ;\r\n}\r\nV_62 = F_28 ( & V_66 , ( V_40 << 8 ) | V_53 ) ;\r\nif ( V_66 . V_57 & V_58 )\r\nreturn ( V_62 == 0 ) ? 1 : V_62 ;\r\nreturn V_62 ;\r\n}\r\nstatic int T_5 F_29 ( void )\r\n{\r\nint V_84 , V_85 = - V_70 ;\r\nif ( V_86 == 0 )\r\nreturn - V_70 ;\r\nV_84 = F_26 ( 0x30 ) ;\r\nif ( V_84 )\r\nV_85 = F_26 ( 0xb0 ) ;\r\nif ( V_84 < 0 && V_85 < 0 )\r\nreturn - V_70 ;\r\nreturn 0 ;\r\n}
