<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='75' type='55'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1319' u='r' c='_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1556' u='r' c='_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2418' u='r' c='_ZNK12_GLOBAL__N_110ARMOperand19addVPTPredNOperandsERN4llvm6MCInstEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9489' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='857' u='r' c='_ZNK12_GLOBAL__N_115ARMDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='6329' u='r' c='_ZL26FixedRegForVSTRVLDR_SYSREGj'/>
