#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c993ee4790 .scope module, "alu" "alu" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_a";
    .port_info 1 /INPUT 32 "input_b";
    .port_info 2 /INPUT 3 "input_aluctr";
    .port_info 3 /OUTPUT 32 "out_result";
    .port_info 4 /OUTPUT 1 "out_zero";
    .port_info 5 /OUTPUT 1 "out_overflow";
P_000002c993ee1cc0 .param/l "n" 0 2 14, +C4<00000000000000000000000000100000>;
o000002c993efeb88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002c993ee3810 .functor XOR 32, o000002c993efeb88, L_000002c993f572a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c993ee4300 .functor XOR 1, L_000002c993f56800, v000002c993ef9c50_0, C4<0>, C4<0>;
L_000002c993ee3f80 .functor XOR 1, v000002c993ef99d0_0, v000002c993efadd0_0, C4<0>, C4<0>;
L_000002c993ee3c00 .functor AND 1, v000002c993ef99d0_0, L_000002c993ee4530, C4<1>, C4<1>;
o000002c993efe8b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002c993ee4220 .functor OR 32, o000002c993efe8b8, o000002c993efeb88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c993ef9cf0_0 .net "Add_carry", 0 0, v000002c993ef9c50_0;  1 drivers
v000002c993ef9e30_0 .net "Add_overflow", 0 0, v000002c993ef99d0_0;  1 drivers
v000002c993ef9ed0_0 .net "Add_result", 31 0, v000002c993ef9b10_0;  1 drivers
v000002c993edc110_0 .net "Add_sign", 0 0, v000002c993efadd0_0;  1 drivers
v000002c993f561c0_0 .net "Add_zero", 0 0, v000002c993ef9a70_0;  1 drivers
v000002c993f569e0_0 .net "G", 31 0, v000002c993ef9610_0;  1 drivers
v000002c993f55ea0_0 .net "H", 31 0, L_000002c993ee3810;  1 drivers
v000002c993f56620_0 .net "I", 0 0, L_000002c993ee4300;  1 drivers
v000002c993f55d60_0 .net "J", 0 0, L_000002c993ee3f80;  1 drivers
v000002c993f564e0_0 .net "Less", 0 0, v000002c993efad30_0;  1 drivers
v000002c993f56ee0_0 .net "OPctr", 1 0, L_000002c993f57020;  1 drivers
v000002c993f55f40_0 .net "Ovctr", 0 0, L_000002c993ee4530;  1 drivers
v000002c993f568a0_0 .net "SIGctr", 0 0, L_000002c993f56760;  1 drivers
v000002c993f56b20_0 .net "Subctr", 0 0, L_000002c993f56800;  1 drivers
v000002c993f55e00_0 .net *"_ivl_0", 31 0, L_000002c993f572a0;  1 drivers
L_000002c9943a0118 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002c993f57480_0 .net/2u *"_ivl_16", 2 0, L_000002c9943a0118;  1 drivers
v000002c993f55cc0_0 .net *"_ivl_18", 0 0, L_000002c993f56da0;  1 drivers
L_000002c9943a0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c993f563a0_0 .net/2u *"_ivl_20", 0 0, L_000002c9943a0160;  1 drivers
v000002c993f55fe0_0 .net "input_a", 31 0, o000002c993efe8b8;  0 drivers
o000002c993efdfb8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002c993f56bc0_0 .net "input_aluctr", 2 0, o000002c993efdfb8;  0 drivers
v000002c993f56080_0 .net "input_b", 31 0, o000002c993efeb88;  0 drivers
v000002c993f55a40_0 .net "out_overflow", 0 0, L_000002c993ee3c00;  1 drivers
v000002c993f56a80_0 .net "out_result", 31 0, v000002c993ef97f0_0;  1 drivers
v000002c993f566c0_0 .net "out_zero", 0 0, L_000002c993f56f80;  1 drivers
LS_000002c993f572a0_0_0 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_4 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_8 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_12 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_16 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_20 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_24 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_0_28 .concat [ 1 1 1 1], L_000002c993f56800, L_000002c993f56800, L_000002c993f56800, L_000002c993f56800;
LS_000002c993f572a0_1_0 .concat [ 4 4 4 4], LS_000002c993f572a0_0_0, LS_000002c993f572a0_0_4, LS_000002c993f572a0_0_8, LS_000002c993f572a0_0_12;
LS_000002c993f572a0_1_4 .concat [ 4 4 4 4], LS_000002c993f572a0_0_16, LS_000002c993f572a0_0_20, LS_000002c993f572a0_0_24, LS_000002c993f572a0_0_28;
L_000002c993f572a0 .concat [ 16 16 0 0], LS_000002c993f572a0_1_0, LS_000002c993f572a0_1_4;
L_000002c993f56da0 .cmp/eq 3, o000002c993efdfb8, L_000002c9943a0118;
L_000002c993f56f80 .functor MUXZ 1, v000002c993ef9a70_0, L_000002c9943a0160, L_000002c993f56da0, C4<>;
S_000002c993ee4920 .scope module, "d0" "alu_dispatcher" 2 89, 3 1 0, S_000002c993ee4790;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
L_000002c993ee39d0 .functor NOT 1, L_000002c993f57340, C4<0>, C4<0>, C4<0>;
L_000002c993ee4530 .functor AND 1, L_000002c993ee39d0, L_000002c993f577a0, C4<1>, C4<1>;
L_000002c993ee3960 .functor AND 1, L_000002c993f56940, L_000002c993f56c60, C4<1>, C4<1>;
L_000002c993ee3b90 .functor NOT 1, L_000002c993f56d00, C4<0>, C4<0>, C4<0>;
L_000002c993ee4370 .functor AND 1, L_000002c993ee3b90, L_000002c993f56120, C4<1>, C4<1>;
L_000002c993ee3880 .functor NOT 1, L_000002c993f56e40, C4<0>, C4<0>, C4<0>;
L_000002c993ee38f0 .functor AND 1, L_000002c993ee4370, L_000002c993ee3880, C4<1>, C4<1>;
v000002c993efa0b0_0 .net "ALUctr", 2 0, o000002c993efdfb8;  alias, 0 drivers
v000002c993efa150_0 .net "OPctr", 1 0, L_000002c993f57020;  alias, 1 drivers
v000002c993ef9750_0 .net "OVctr", 0 0, L_000002c993ee4530;  alias, 1 drivers
v000002c993efa330_0 .net "SIGctr", 0 0, L_000002c993f56760;  alias, 1 drivers
v000002c993ef9f70_0 .net "SUBctr", 0 0, L_000002c993f56800;  alias, 1 drivers
v000002c993efa8d0_0 .net *"_ivl_15", 0 0, L_000002c993f56940;  1 drivers
v000002c993ef9070_0 .net *"_ivl_17", 0 0, L_000002c993f56c60;  1 drivers
v000002c993efae70_0 .net *"_ivl_18", 0 0, L_000002c993ee3960;  1 drivers
v000002c993ef9570_0 .net *"_ivl_24", 0 0, L_000002c993f56d00;  1 drivers
v000002c993efaa10_0 .net *"_ivl_25", 0 0, L_000002c993ee3b90;  1 drivers
v000002c993efa1f0_0 .net *"_ivl_28", 0 0, L_000002c993f56120;  1 drivers
v000002c993efa510_0 .net *"_ivl_29", 0 0, L_000002c993ee4370;  1 drivers
v000002c993efabf0_0 .net *"_ivl_3", 0 0, L_000002c993f57340;  1 drivers
v000002c993efa010_0 .net *"_ivl_32", 0 0, L_000002c993f56e40;  1 drivers
v000002c993efab50_0 .net *"_ivl_33", 0 0, L_000002c993ee3880;  1 drivers
v000002c993ef9110_0 .net *"_ivl_35", 0 0, L_000002c993ee38f0;  1 drivers
v000002c993ef8fd0_0 .net *"_ivl_4", 0 0, L_000002c993ee39d0;  1 drivers
v000002c993ef96b0_0 .net *"_ivl_7", 0 0, L_000002c993f577a0;  1 drivers
L_000002c993f56800 .part o000002c993efdfb8, 2, 1;
L_000002c993f57340 .part o000002c993efdfb8, 1, 1;
L_000002c993f577a0 .part o000002c993efdfb8, 0, 1;
L_000002c993f56760 .part o000002c993efdfb8, 0, 1;
L_000002c993f56940 .part o000002c993efdfb8, 2, 1;
L_000002c993f56c60 .part o000002c993efdfb8, 1, 1;
L_000002c993f57020 .concat8 [ 1 1 0 0], L_000002c993ee38f0, L_000002c993ee3960;
L_000002c993f56d00 .part o000002c993efdfb8, 2, 1;
L_000002c993f56120 .part o000002c993efdfb8, 1, 1;
L_000002c993f56e40 .part o000002c993efdfb8, 0, 1;
S_000002c993eebb80 .scope module, "multiplexer1" "mux3to1" 2 45, 4 1 0, S_000002c993ee4790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "U";
    .port_info 1 /INPUT 32 "V";
    .port_info 2 /INPUT 32 "W";
    .port_info 3 /INPUT 2 "Sel";
    .port_info 4 /OUTPUT 32 "F";
P_000002c993ee1800 .param/l "k" 0 4 2, +C4<00000000000000000000000000100000>;
v000002c993ef97f0_0 .var "F", 31 0;
v000002c993ef91b0_0 .net "Sel", 1 0, L_000002c993f57020;  alias, 1 drivers
v000002c993efac90_0 .net "U", 31 0, v000002c993ef9b10_0;  alias, 1 drivers
v000002c993efa290_0 .net "V", 31 0, L_000002c993ee4220;  1 drivers
v000002c993efa3d0_0 .net "W", 31 0, v000002c993ef9610_0;  alias, 1 drivers
E_000002c993ee1600 .event anyedge, v000002c993efa150_0, v000002c993efa3d0_0, v000002c993efa290_0, v000002c993efac90_0;
S_000002c993eebd10 .scope module, "multiplexer2" "mux2to1" 2 56, 5 1 0, S_000002c993ee4790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "V";
    .port_info 1 /INPUT 32 "W";
    .port_info 2 /INPUT 1 "Selm";
    .port_info 3 /OUTPUT 32 "F";
P_000002c993ee1280 .param/l "k" 0 5 2, +C4<00000000000000000000000000100000>;
v000002c993ef9610_0 .var "F", 31 0;
v000002c993efa5b0_0 .net "Selm", 0 0, v000002c993efad30_0;  alias, 1 drivers
L_000002c9943a0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c993ef9890_0 .net "V", 31 0, L_000002c9943a0088;  1 drivers
L_000002c9943a00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c993efa650_0 .net "W", 31 0, L_000002c9943a00d0;  1 drivers
E_000002c993ee12c0 .event anyedge, v000002c993efa5b0_0, v000002c993efa650_0, v000002c993ef9890_0;
S_000002c993eef710 .scope module, "multiplexer3" "mux2to1" 2 66, 5 1 0, S_000002c993ee4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "V";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 1 "Selm";
    .port_info 3 /OUTPUT 1 "F";
P_000002c993ee1900 .param/l "k" 0 5 2, +C4<00000000000000000000000000000001>;
v000002c993efad30_0 .var "F", 0 0;
v000002c993ef9930_0 .net "Selm", 0 0, L_000002c993f56760;  alias, 1 drivers
v000002c993ef9250_0 .net "V", 0 0, L_000002c993ee4300;  alias, 1 drivers
v000002c993efa6f0_0 .net "W", 0 0, L_000002c993ee3f80;  alias, 1 drivers
E_000002c993ee1940 .event anyedge, v000002c993efa330_0, v000002c993efa6f0_0, v000002c993ef9250_0;
S_000002c993eef8a0 .scope module, "n_adder" "adderk" 2 76, 6 1 0, S_000002c993ee4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "carryin";
    .port_info 1 /INPUT 32 "X";
    .port_info 2 /INPUT 32 "Y";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "carryout";
    .port_info 5 /OUTPUT 1 "AddZero";
    .port_info 6 /OUTPUT 1 "AddOverflow";
    .port_info 7 /OUTPUT 1 "AddSign";
P_000002c993ee1980 .param/l "k" 0 6 6, +C4<00000000000000000000000000100000>;
v000002c993ef99d0_0 .var "AddOverflow", 0 0;
v000002c993efadd0_0 .var "AddSign", 0 0;
v000002c993ef9a70_0 .var "AddZero", 0 0;
v000002c993ef9b10_0 .var "S", 31 0;
v000002c993ef9d90_0 .net "X", 31 0, o000002c993efe8b8;  alias, 0 drivers
v000002c993ef92f0_0 .net "Y", 31 0, L_000002c993ee3810;  alias, 1 drivers
v000002c993ef9390_0 .net "carryin", 0 0, L_000002c993f56800;  alias, 1 drivers
v000002c993ef9c50_0 .var "carryout", 0 0;
E_000002c993ee1300 .event anyedge, v000002c993ef9f70_0, v000002c993ef92f0_0, v000002c993ef9d90_0;
    .scope S_000002c993eebb80;
T_0 ;
    %wait E_000002c993ee1600;
    %load/vec4 v000002c993ef91b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000002c993efac90_0;
    %assign/vec4 v000002c993ef97f0_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000002c993efa290_0;
    %assign/vec4 v000002c993ef97f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002c993efa3d0_0;
    %assign/vec4 v000002c993ef97f0_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c993eebd10;
T_1 ;
    %wait E_000002c993ee12c0;
    %load/vec4 v000002c993efa5b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002c993ef9890_0;
    %assign/vec4 v000002c993ef9610_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c993efa650_0;
    %assign/vec4 v000002c993ef9610_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c993eef710;
T_2 ;
    %wait E_000002c993ee1940;
    %load/vec4 v000002c993ef9930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000002c993ef9250_0;
    %assign/vec4 v000002c993efad30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c993efa6f0_0;
    %assign/vec4 v000002c993efad30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002c993eef8a0;
T_3 ;
    %wait E_000002c993ee1300;
    %load/vec4 v000002c993ef9d90_0;
    %pad/u 33;
    %load/vec4 v000002c993ef92f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v000002c993ef9390_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000002c993ef9b10_0, 0, 32;
    %store/vec4 v000002c993ef9c50_0, 0, 1;
    %load/vec4 v000002c993ef9b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002c993ef9a70_0, 0, 1;
    %load/vec4 v000002c993ef9d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002c993ef92f0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002c993ef9b10_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000002c993ef9d90_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002c993ef92f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000002c993ef9b10_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v000002c993ef99d0_0, 0, 1;
    %load/vec4 v000002c993ef9b10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002c993efadd0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "alu.v";
    "././alu_dispatcher.v";
    "././mux3to1.v";
    "././mux2to1.v";
    "././adderk.v";
