{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695387904740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695387904741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 10:05:04 2023 " "Processing started: Fri Sep 22 10:05:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695387904741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387904741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pblsd -c pblsd " "Command: quartus_map --read_settings_files=on --write_settings_files=off pblsd -c pblsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387904741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695387905406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695387905406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface0_modificada.v(68) " "Verilog HDL information at interface0_modificada.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "interface0_modificada.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/interface0_modificada.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695387921026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface0_modificada.v 1 1 " "Found 1 design units, including 1 entities, in source file interface0_modificada.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface0_modificada " "Found entity 1: interface0_modificada" {  } { { "interface0_modificada.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/interface0_modificada.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainv3.v 1 1 " "Found 1 design units, including 1 entities, in source file mainv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainV3 " "Found entity 1: mainV3" {  } { { "mainV3.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/mainV3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_gen " "Found entity 1: baudrate_gen" {  } { { "baudrate_gen.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/baudrate_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receiver2b.v(20) " "Verilog HDL information at receiver2b.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "receiver2b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/receiver2b.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695387921038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receiver2b.v(4) " "Verilog HDL Declaration information at receiver2b.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receiver2b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/receiver2b.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695387921038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver2b.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver2b " "Found entity 1: receiver2b" {  } { { "receiver2b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/receiver2b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmitter3b.v(23) " "Verilog HDL information at transmitter3b.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "transmitter3b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/transmitter3b.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695387921041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START transmitter3b.v(3) " "Verilog HDL Declaration information at transmitter3b.v(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "transmitter3b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/transmitter3b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695387921041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmitter3b.v(4) " "Verilog HDL Declaration information at transmitter3b.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmitter3b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/transmitter3b.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695387921041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter3b.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter3b " "Found entity 1: transmitter3b" {  } { { "transmitter3b.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/transmitter3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decodificador.v(71) " "Verilog HDL information at decodificador.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "decodificador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/decodificador.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695387921044 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "decodificador decodificador.v(20) " "Verilog Module Declaration warning at decodificador.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"decodificador\"" {  } { { "decodificador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/decodificador.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/decodificador.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "command COMMAND escalonador.v(35) " "Verilog HDL Declaration information at escalonador.v(35): object \"command\" differs only in case from object \"COMMAND\" in the same scope" {  } { { "escalonador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695387921050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 escalonador " "Found entity 1: escalonador" {  } { { "escalonador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(57) " "Verilog HDL information at dht.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695387921054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht.v 1 1 " "Found 1 design units, including 1 entities, in source file dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradormicrossegundo.v 1 1 " "Found 1 design units, including 1 entities, in source file geradormicrossegundo.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorMicrossegundo " "Found entity 1: geradorMicrossegundo" {  } { { "geradorMicrossegundo.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/geradorMicrossegundo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 triState " "Found entity 1: triState" {  } { { "triState.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/triState.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695387921060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_endereco decodificador.v(51) " "Verilog HDL Implicit Net warning at decodificador.v(51): created implicit net for \"reg_endereco\"" {  } { { "decodificador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/decodificador.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainV3 " "Elaborating entity \"mainV3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695387921139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_gen baudrate_gen:baudrate_gen_0 " "Elaborating entity \"baudrate_gen\" for hierarchy \"baudrate_gen:baudrate_gen_0\"" {  } { { "mainV3.v" "baudrate_gen_0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/mainV3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver2b receiver2b:receiver2b_0 " "Elaborating entity \"receiver2b\" for hierarchy \"receiver2b:receiver2b_0\"" {  } { { "mainV3.v" "receiver2b_0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/mainV3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "escalonador escalonador:escalonador_0 " "Elaborating entity \"escalonador\" for hierarchy \"escalonador:escalonador_0\"" {  } { { "mainV3.v" "escalonador_0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/mainV3.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921202 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "escalonador.v(215) " "Verilog HDL Case Statement information at escalonador.v(215): all case item expressions in this case statement are onehot" {  } { { "escalonador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 215 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695387921216 "|mainV3|escalonador:escalonador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface0_modificada escalonador:escalonador_0\|interface0_modificada:interface_1 " "Elaborating entity \"interface0_modificada\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\"" {  } { { "escalonador.v" "interface_1" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Rst interface0_modificada.v(33) " "Verilog HDL or VHDL warning at interface0_modificada.v(33): object \"r_Rst\" assigned a value but never read" {  } { { "interface0_modificada.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/interface0_modificada.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695387921503 "|interface0_modificada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0 " "Elaborating entity \"dht\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\"" {  } { { "interface0_modificada.v" "dht_0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/interface0_modificada.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(73) " "Verilog HDL assignment warning at dht.v(73): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(82) " "Verilog HDL assignment warning at dht.v(82): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(91) " "Verilog HDL assignment warning at dht.v(91): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(100) " "Verilog HDL assignment warning at dht.v(100): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(113) " "Verilog HDL assignment warning at dht.v(113): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(128) " "Verilog HDL assignment warning at dht.v(128): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(145) " "Verilog HDL assignment warning at dht.v(145): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921510 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(153) " "Verilog HDL assignment warning at dht.v(153): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921511 "|interface0_modificada|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(158) " "Verilog HDL assignment warning at dht.v(158): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921511 "|interface0_modificada|dht:dht_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triState escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|triState:tris0 " "Elaborating entity \"triState\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|triState:tris0\"" {  } { { "dht.v" "tris0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/dht.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificador_0 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificador_0\"" {  } { { "mainV3.v" "decodificador_0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/mainV3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_endereco decodificador.v(51) " "Verilog HDL or VHDL warning at decodificador.v(51): object \"reg_endereco\" assigned a value but never read" {  } { { "decodificador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/decodificador.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695387921619 "|decodificador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 decodificador.v(51) " "Verilog HDL assignment warning at decodificador.v(51): truncated value with size 8 to match size of target (1)" {  } { { "decodificador.v" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/decodificador.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695387921620 "|decodificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter3b transmitter3b:transmitter3b_0 " "Elaborating entity \"transmitter3b\" for hierarchy \"transmitter3b:transmitter3b_0\"" {  } { { "mainV3.v" "transmitter3b_0" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/mainV3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695387921621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_2 interface0 " "Node instance \"interface_2\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_2" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_3 interface0 " "Node instance \"interface_3\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_3" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 104 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_4 interface0 " "Node instance \"interface_4\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_4" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 114 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_5 interface0 " "Node instance \"interface_5\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_5" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 124 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_6 interface0 " "Node instance \"interface_6\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_6" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_7 interface0 " "Node instance \"interface_7\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_7" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 144 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interface_8 interface0 " "Node instance \"interface_8\" instantiates undefined entity \"interface0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "escalonador.v" "interface_8" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/escalonador.v" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695387921642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/output_files/pblsd.map.smsg " "Generated suppressed messages file C:/Users/anton/OneDrive/Documentos/GitHub/Problema_1_Monitoramento_Umidade_e_Temperatura/arquivos_fpga/output_files/pblsd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921696 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695387921777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 22 10:05:21 2023 " "Processing ended: Fri Sep 22 10:05:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695387921777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695387921777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695387921777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387921777 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695387922462 ""}
