{
  "DESIGN_NAME": "tt_um_ram8_macro",
  "VERILOG_FILES": ["src/project.v", "src/alu.v", "src/bus_mux.v", "src/control.v", "src/core.v", "src/cpu_access.v", "src/datapath.v", "src/debugger_apb.v", "src/debugger_microcode.v", "src/full_adder.v", "src/i2c_slave.v", "src/i2c_to_apb.v", "src/microcode.v", "src/pc.v", "src/ram.v", "src/register.v", "src/register4.v", "src/status_reg.v", "src/streams1_to_apb.v", "src/streams4_to_apb.v"],
  "EXTRA_VERILOG_MODELS": ["src/RAM8.v"],

  "FP_PDN_CHECK_NODES": false,
  "FP_PDN_CFG": "pdn_cfg.tcl",
  "FP_PDN_HORIZONTAL_HALO": 0,
  "FP_PDN_VERTICAL_HALO": 0,
  "FP_MACRO_VERTICAL_HALO": 0,
  "FP_MACRO_HORIZONTAL_HALO": 2,
  "MAGIC_LEF_WRITE_USE_GDS": true,

  "GRT_ALLOW_CONGESTION": true,

  "PL_WIRE_LENGTH_COEF": 0.05,

  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 161.00, 111.52],
  "FP_DEF_TEMPLATE": "dir::tt/def/tt_block_1x1_pg.def",

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "//": "period is in ns, so 20ns == 50mHz",
  "CLOCK_PERIOD": 20,
  "CLOCK_PORT": "clk",

  "STA_MACRO_PRIORITIZE_NL": false,

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
