{
  "design": {
    "design_info": {
      "boundary_crc": "0x1C2EC839C8256EBC",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "Pipeline_wrapper_0": ""
    },
    "ports": {
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sw_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "FPGA_out_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "394.794"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "258.220"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "34"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "85"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          }
        }
      },
      "Pipeline_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:Pipeline_wrapper:1.0",
        "xci_name": "design_1_Pipeline_wrapper_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pipeline_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sw": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "FPGA_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Pipeline_wrapper_0/clk"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "clk_wiz_0/reset"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "Pipeline_wrapper_0/rst"
        ]
      },
      "sw_0_1": {
        "ports": [
          "sw_0",
          "Pipeline_wrapper_0/sw"
        ]
      },
      "Pipeline_wrapper_0_FPGA_out": {
        "ports": [
          "Pipeline_wrapper_0/FPGA_out",
          "FPGA_out_0"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}