$date
	Tue Dec 18 00:31:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_halt $end
$var wire 1 " t_fault $end
$var wire 14 # t_control [0:13] $end
$var wire 1 $ t_break $end
$var reg 1 % t_clk $end
$var reg 4 & t_opcode [3:0] $end
$var reg 16 ' t_psw [15:0] $end
$var reg 1 ( t_reset $end
$var integer 32 ) cew_Error_Count [31:0] $end
$var integer 32 * cew_Test_Count [31:0] $end
$scope module cut $end
$var wire 1 % clk $end
$var wire 4 + opcode [3:0] $end
$var wire 16 , psw [15:0] $end
$var wire 1 ( reset $end
$var reg 1 $ break $end
$var reg 14 - control [0:13] $end
$var reg 1 " fault $end
$var reg 1 ! halt $end
$var reg 5 . nextState [4:0] $end
$var reg 5 / state [4:0] $end
$scope task clearControl $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$scope task clockTick $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
b0 *
b0 )
0(
bx '
bx &
x%
x$
bx #
x"
x!
$end
#1
b0 #
b0 -
b1110 0
0$
0"
0!
b0 /
1(
#2
b1 .
b1000000000000 #
b1000000000000 -
0(
#3
b0 #
b0 -
b1110 0
0%
b1 &
b1 +
#4
b1000000000000 #
b1000000000000 -
#6
b0 #
b0 -
b1110 0
b1 /
1%
#7
b10 .
b100 #
b100 -
#12
0%
#18
b0 #
b0 -
b1110 0
b10 /
1%
#19
b11 .
b110000000000 #
b110000000000 -
#24
0%
#30
b0 #
b0 -
b1110 0
b11 /
1%
#31
1!
1$
#36
0%
#42
1%
#48
0%
#51
b1 *
#52
