
QuickParkSTM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08005eb0  08005eb0  00006eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f64  08005f64  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f64  08005f64  00006f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f6c  08005f6c  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f6c  08005f6c  00006f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f70  08005f70  00006f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08005f74  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007064  2**0
                  CONTENTS
 10 .bss          000005e8  20000064  20000064  00007064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000064c  2000064c  00007064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001742c  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fcb  00000000  00000000  0001e4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001448  00000000  00000000  00021490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001004  00000000  00000000  000228d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f541  00000000  00000000  000238dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a6ff  00000000  00000000  00042e1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be17f  00000000  00000000  0005d51c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011b69b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b20  00000000  00000000  0011b6e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00121200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e98 	.word	0x08005e98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08005e98 	.word	0x08005e98

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <display_init>:
#define SERVO_UP 1500
#define SERVO_DOWN 500

extern TIM_HandleTypeDef htim1; // Riferimento alla nostra interfaccia TIM1

void display_init(void){
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); //Inizializza il PWM per il servomotore di ingresso
 8000284:	2100      	movs	r1, #0
 8000286:	4811      	ldr	r0, [pc, #68]	@ (80002cc <display_init+0x4c>)
 8000288:	f003 fda8 	bl	8003ddc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); //Inizializza il PWM per il servomotore di uscita
 800028c:	2104      	movs	r1, #4
 800028e:	480f      	ldr	r0, [pc, #60]	@ (80002cc <display_init+0x4c>)
 8000290:	f003 fda4 	bl	8003ddc <HAL_TIM_PWM_Start>
	lcd_init(); // Inizializza il display
 8000294:	f000 f8ff 	bl	8000496 <lcd_init>
	Servo_Entrance_Close();
 8000298:	f000 f81e 	bl	80002d8 <Servo_Entrance_Close>
	Servo_Exit_Close();
 800029c:	f000 f82a 	bl	80002f4 <Servo_Exit_Close>
	lcd_put_cur(0, 0);
 80002a0:	2100      	movs	r1, #0
 80002a2:	2000      	movs	r0, #0
 80002a4:	f000 f8d8 	bl	8000458 <lcd_put_cur>
	lcd_send_string("QuickParkSTM");
 80002a8:	4809      	ldr	r0, [pc, #36]	@ (80002d0 <display_init+0x50>)
 80002aa:	f000 f931 	bl	8000510 <lcd_send_string>
	lcd_put_cur(1, 0);
 80002ae:	2100      	movs	r1, #0
 80002b0:	2001      	movs	r0, #1
 80002b2:	f000 f8d1 	bl	8000458 <lcd_put_cur>
	lcd_send_string("WELCOME!");
 80002b6:	4807      	ldr	r0, [pc, #28]	@ (80002d4 <display_init+0x54>)
 80002b8:	f000 f92a 	bl	8000510 <lcd_send_string>
	HAL_Delay(3000);
 80002bc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80002c0:	f001 f898 	bl	80013f4 <HAL_Delay>
	Display_Write();
 80002c4:	f000 f840 	bl	8000348 <Display_Write>
}
 80002c8:	bf00      	nop
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	20000138 	.word	0x20000138
 80002d0:	08005eb0 	.word	0x08005eb0
 80002d4:	08005ec0 	.word	0x08005ec0

080002d8 <Servo_Entrance_Close>:

    // Imposta il valore del compare register
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_length);
}*/

void Servo_Entrance_Close(void){
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
	// Imposta la posizione iniziale a 0 gradi (impulso di 500)
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, SERVO_DOWN);
 80002dc:	4b04      	ldr	r3, [pc, #16]	@ (80002f0 <Servo_Entrance_Close+0x18>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80002e4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80002e6:	bf00      	nop
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	20000138 	.word	0x20000138

080002f4 <Servo_Exit_Close>:

void Servo_Exit_Close(void){ //DA MODIFICARE TIM_CHANNEL
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	// Imposta la posizione iniziale a 0 gradi (impulso di 500)
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, SERVO_DOWN);
 80002f8:	4b04      	ldr	r3, [pc, #16]	@ (800030c <Servo_Exit_Close+0x18>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000300:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000302:	bf00      	nop
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	20000138 	.word	0x20000138

08000310 <Servo_Entrance_Open>:

void Servo_Entrance_Open(void){
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	// Imposta la posizione desiderata a 90 gradi (impulso di 1500)
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, SERVO_UP);
 8000314:	4b04      	ldr	r3, [pc, #16]	@ (8000328 <Servo_Entrance_Open+0x18>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800031c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800031e:	bf00      	nop
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	20000138 	.word	0x20000138

0800032c <Servo_Exit_Open>:

void Servo_Exit_Open(void){ //DA MODIFICARE TIM_CHANNEL
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	// Imposta la posizione desiderata a 90 gradi (impulso di 1500)
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, SERVO_UP);
 8000330:	4b04      	ldr	r3, [pc, #16]	@ (8000344 <Servo_Exit_Open+0x18>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000338:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800033a:	bf00      	nop
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	20000138 	.word	0x20000138

08000348 <Display_Write>:

void Display_Write(void){
 8000348:	b580      	push	{r7, lr}
 800034a:	b088      	sub	sp, #32
 800034c:	af00      	add	r7, sp, #0
	/*lcd_put_cur(0, 0); // Posiziona il cursore alla riga 0, colonna 0
	lcd_send_string("QuickParkSTM");*/
	if(sensors_get_free_slots() > 0){
 800034e:	f000 fc0f 	bl	8000b70 <sensors_get_free_slots>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	dd10      	ble.n	800037a <Display_Write+0x32>
		lcd_put_cur(1, 0); // Posiziona il cursore alla riga 1, colonna 0
 8000358:	2100      	movs	r1, #0
 800035a:	2001      	movs	r0, #1
 800035c:	f000 f87c 	bl	8000458 <lcd_put_cur>
		char buffer[32];
		snprintf(buffer, sizeof(buffer), "Slot Left: %d", sensors_get_free_slots());
 8000360:	f000 fc06 	bl	8000b70 <sensors_get_free_slots>
 8000364:	4603      	mov	r3, r0
 8000366:	4638      	mov	r0, r7
 8000368:	4a09      	ldr	r2, [pc, #36]	@ (8000390 <Display_Write+0x48>)
 800036a:	2120      	movs	r1, #32
 800036c:	f005 f8e0 	bl	8005530 <sniprintf>
		lcd_send_string(buffer);
 8000370:	463b      	mov	r3, r7
 8000372:	4618      	mov	r0, r3
 8000374:	f000 f8cc 	bl	8000510 <lcd_send_string>
	else{
		lcd_put_cur(1, 0); // Posiziona il cursore alla riga 1, colonna 0
		lcd_send_string("Parking Full :(");
	}

}
 8000378:	e006      	b.n	8000388 <Display_Write+0x40>
		lcd_put_cur(1, 0); // Posiziona il cursore alla riga 1, colonna 0
 800037a:	2100      	movs	r1, #0
 800037c:	2001      	movs	r0, #1
 800037e:	f000 f86b 	bl	8000458 <lcd_put_cur>
		lcd_send_string("Parking Full :(");
 8000382:	4804      	ldr	r0, [pc, #16]	@ (8000394 <Display_Write+0x4c>)
 8000384:	f000 f8c4 	bl	8000510 <lcd_send_string>
}
 8000388:	bf00      	nop
 800038a:	3720      	adds	r7, #32
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	08005ecc 	.word	0x08005ecc
 8000394:	08005edc 	.word	0x08005edc

08000398 <lcd_send_cmd>:
#define SLAVE_ADDRESS_LCD 0x27 << 1 // Usa 0x27 per indirizzo 0x4E, o 0x3F per 0x7E

extern I2C_HandleTypeDef hi2c1;  // Riferimento alla nostra interfaccia I2C1

void lcd_send_cmd (char cmd)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b086      	sub	sp, #24
 800039c:	af02      	add	r7, sp, #8
 800039e:	4603      	mov	r3, r0
 80003a0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	f023 030f 	bic.w	r3, r3, #15
 80003a8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	011b      	lsls	r3, r3, #4
 80003ae:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80003b0:	7bfb      	ldrb	r3, [r7, #15]
 80003b2:	f043 030c 	orr.w	r3, r3, #12
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80003ba:	7bfb      	ldrb	r3, [r7, #15]
 80003bc:	f043 0308 	orr.w	r3, r3, #8
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80003c4:	7bbb      	ldrb	r3, [r7, #14]
 80003c6:	f043 030c 	orr.w	r3, r3, #12
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80003ce:	7bbb      	ldrb	r3, [r7, #14]
 80003d0:	f043 0308 	orr.w	r3, r3, #8
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80003d8:	f107 0208 	add.w	r2, r7, #8
 80003dc:	2364      	movs	r3, #100	@ 0x64
 80003de:	9300      	str	r3, [sp, #0]
 80003e0:	2304      	movs	r3, #4
 80003e2:	214e      	movs	r1, #78	@ 0x4e
 80003e4:	4803      	ldr	r0, [pc, #12]	@ (80003f4 <lcd_send_cmd+0x5c>)
 80003e6:	f001 fb99 	bl	8001b1c <HAL_I2C_Master_Transmit>
}
 80003ea:	bf00      	nop
 80003ec:	3710      	adds	r7, #16
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	20000080 	.word	0x20000080

080003f8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b086      	sub	sp, #24
 80003fc:	af02      	add	r7, sp, #8
 80003fe:	4603      	mov	r3, r0
 8000400:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000402:	79fb      	ldrb	r3, [r7, #7]
 8000404:	f023 030f 	bic.w	r3, r3, #15
 8000408:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	011b      	lsls	r3, r3, #4
 800040e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000410:	7bfb      	ldrb	r3, [r7, #15]
 8000412:	f043 030d 	orr.w	r3, r3, #13
 8000416:	b2db      	uxtb	r3, r3
 8000418:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 800041a:	7bfb      	ldrb	r3, [r7, #15]
 800041c:	f043 0309 	orr.w	r3, r3, #9
 8000420:	b2db      	uxtb	r3, r3
 8000422:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000424:	7bbb      	ldrb	r3, [r7, #14]
 8000426:	f043 030d 	orr.w	r3, r3, #13
 800042a:	b2db      	uxtb	r3, r3
 800042c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 800042e:	7bbb      	ldrb	r3, [r7, #14]
 8000430:	f043 0309 	orr.w	r3, r3, #9
 8000434:	b2db      	uxtb	r3, r3
 8000436:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000438:	f107 0208 	add.w	r2, r7, #8
 800043c:	2364      	movs	r3, #100	@ 0x64
 800043e:	9300      	str	r3, [sp, #0]
 8000440:	2304      	movs	r3, #4
 8000442:	214e      	movs	r1, #78	@ 0x4e
 8000444:	4803      	ldr	r0, [pc, #12]	@ (8000454 <lcd_send_data+0x5c>)
 8000446:	f001 fb69 	bl	8001b1c <HAL_I2C_Master_Transmit>
}
 800044a:	bf00      	nop
 800044c:	3710      	adds	r7, #16
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	20000080 	.word	0x20000080

08000458 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
 8000460:	6039      	str	r1, [r7, #0]
    switch (row)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d003      	beq.n	8000470 <lcd_put_cur+0x18>
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	2b01      	cmp	r3, #1
 800046c:	d005      	beq.n	800047a <lcd_put_cur+0x22>
 800046e:	e009      	b.n	8000484 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000476:	603b      	str	r3, [r7, #0]
            break;
 8000478:	e004      	b.n	8000484 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000480:	603b      	str	r3, [r7, #0]
            break;
 8000482:	bf00      	nop
    }
    lcd_send_cmd (col);
 8000484:	683b      	ldr	r3, [r7, #0]
 8000486:	b2db      	uxtb	r3, r3
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff ff85 	bl	8000398 <lcd_send_cmd>
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <lcd_init>:


void lcd_init (void)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	af00      	add	r7, sp, #0
	// Inizializzazione in modalità 4-bit
	HAL_Delay(50);
 800049a:	2032      	movs	r0, #50	@ 0x32
 800049c:	f000 ffaa 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80004a0:	2030      	movs	r0, #48	@ 0x30
 80004a2:	f7ff ff79 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(5);
 80004a6:	2005      	movs	r0, #5
 80004a8:	f000 ffa4 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80004ac:	2030      	movs	r0, #48	@ 0x30
 80004ae:	f7ff ff73 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(1);
 80004b2:	2001      	movs	r0, #1
 80004b4:	f000 ff9e 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80004b8:	2030      	movs	r0, #48	@ 0x30
 80004ba:	f7ff ff6d 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(10);
 80004be:	200a      	movs	r0, #10
 80004c0:	f000 ff98 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x20);  // Modalità 4 bit
 80004c4:	2020      	movs	r0, #32
 80004c6:	f7ff ff67 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(10);
 80004ca:	200a      	movs	r0, #10
 80004cc:	f000 ff92 	bl	80013f4 <HAL_Delay>

  // Inizializzazione display
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80004d0:	2028      	movs	r0, #40	@ 0x28
 80004d2:	f7ff ff61 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(1);
 80004d6:	2001      	movs	r0, #1
 80004d8:	f000 ff8c 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80004dc:	2008      	movs	r0, #8
 80004de:	f7ff ff5b 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(1);
 80004e2:	2001      	movs	r0, #1
 80004e4:	f000 ff86 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80004e8:	2001      	movs	r0, #1
 80004ea:	f7ff ff55 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(1);
 80004ee:	2001      	movs	r0, #1
 80004f0:	f000 ff80 	bl	80013f4 <HAL_Delay>
	HAL_Delay(1);
 80004f4:	2001      	movs	r0, #1
 80004f6:	f000 ff7d 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80004fa:	2006      	movs	r0, #6
 80004fc:	f7ff ff4c 	bl	8000398 <lcd_send_cmd>
	HAL_Delay(1);
 8000500:	2001      	movs	r0, #1
 8000502:	f000 ff77 	bl	80013f4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C=0, B=0
 8000506:	200c      	movs	r0, #12
 8000508:	f7ff ff46 	bl	8000398 <lcd_send_cmd>
}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}

08000510 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000518:	e006      	b.n	8000528 <lcd_send_string+0x18>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	1c5a      	adds	r2, r3, #1
 800051e:	607a      	str	r2, [r7, #4]
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	4618      	mov	r0, r3
 8000524:	f7ff ff68 	bl	80003f8 <lcd_send_data>
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d1f4      	bne.n	800051a <lcd_send_string+0xa>
}
 8000530:	bf00      	nop
 8000532:	bf00      	nop
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b082      	sub	sp, #8
 800053e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  int close_entry = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	607b      	str	r3, [r7, #4]
  int close_exit = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000548:	f000 feee 	bl	8001328 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054c:	f000 f836 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000550:	f000 fa06 	bl	8000960 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000554:	f000 f898 	bl	8000688 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000558:	f000 f8d6 	bl	8000708 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800055c:	f000 f9de 	bl	800091c <MX_USB_PCD_Init>
  MX_TIM1_Init();
 8000560:	f000 f910 	bl	8000784 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000564:	f000 f9aa 	bl	80008bc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  sensors_init();
 8000568:	f000 faec 	bl	8000b44 <sensors_init>
  display_init();
 800056c:	f7ff fe88 	bl	8000280 <display_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //sensors_update();
	  //display_update();
	  wifi_bot_handle();
 8000570:	f000 fe7e 	bl	8001270 <wifi_bot_handle>
	  close_entry = updateCloseEntry();
 8000574:	f000 fb08 	bl	8000b88 <updateCloseEntry>
 8000578:	6078      	str	r0, [r7, #4]
	  if(close_entry == 1){
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2b01      	cmp	r3, #1
 800057e:	d10a      	bne.n	8000596 <main+0x5c>
		  setCloseEntry(0);
 8000580:	2000      	movs	r0, #0
 8000582:	f000 fb19 	bl	8000bb8 <setCloseEntry>
		  Servo_Entrance_Open();
 8000586:	f7ff fec3 	bl	8000310 <Servo_Entrance_Open>
		  HAL_Delay(2000);
 800058a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800058e:	f000 ff31 	bl	80013f4 <HAL_Delay>
		  Servo_Entrance_Close();
 8000592:	f7ff fea1 	bl	80002d8 <Servo_Entrance_Close>
	  }
	  close_exit = updateCloseExit();
 8000596:	f000 fb03 	bl	8000ba0 <updateCloseExit>
 800059a:	6038      	str	r0, [r7, #0]
	  if(close_exit == 1){
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d1e6      	bne.n	8000570 <main+0x36>
		  setCloseExit(0);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f000 fb18 	bl	8000bd8 <setCloseExit>
		  Servo_Exit_Open();
 80005a8:	f7ff fec0 	bl	800032c <Servo_Exit_Open>
		  HAL_Delay(2000);
 80005ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80005b0:	f000 ff20 	bl	80013f4 <HAL_Delay>
		  Servo_Exit_Close();
 80005b4:	f7ff fe9e 	bl	80002f4 <Servo_Exit_Close>
	  wifi_bot_handle();
 80005b8:	e7da      	b.n	8000570 <main+0x36>
	...

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b09e      	sub	sp, #120	@ 0x78
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80005c6:	2228      	movs	r2, #40	@ 0x28
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f004 ffe6 	bl	800559c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005e0:	463b      	mov	r3, r7
 80005e2:	223c      	movs	r2, #60	@ 0x3c
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f004 ffd8 	bl	800559c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80005ec:	2303      	movs	r3, #3
 80005ee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80005f0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005f6:	2300      	movs	r3, #0
 80005f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fa:	2301      	movs	r3, #1
 80005fc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005fe:	2310      	movs	r3, #16
 8000600:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000602:	2302      	movs	r3, #2
 8000604:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000606:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800060a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800060c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000610:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000612:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000616:	4618      	mov	r0, r3
 8000618:	f001 ff10 	bl	800243c <HAL_RCC_OscConfig>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000622:	f000 fa89 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000626:	230f      	movs	r3, #15
 8000628:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062a:	2302      	movs	r3, #2
 800062c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062e:	2300      	movs	r3, #0
 8000630:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000636:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000638:	2300      	movs	r3, #0
 800063a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800063c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000640:	2101      	movs	r1, #1
 8000642:	4618      	mov	r0, r3
 8000644:	f002 ff08 	bl	8003458 <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800064e:	f000 fa73 	bl	8000b38 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 8000652:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <SystemClock_Config+0xc8>)
 8000654:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 800065e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000662:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000664:	2300      	movs	r3, #0
 8000666:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000668:	463b      	mov	r3, r7
 800066a:	4618      	mov	r0, r3
 800066c:	f003 f906 	bl	800387c <HAL_RCCEx_PeriphCLKConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000676:	f000 fa5f 	bl	8000b38 <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3778      	adds	r7, #120	@ 0x78
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	00021024 	.word	0x00021024

08000688 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800068c:	4b1b      	ldr	r3, [pc, #108]	@ (80006fc <MX_I2C1_Init+0x74>)
 800068e:	4a1c      	ldr	r2, [pc, #112]	@ (8000700 <MX_I2C1_Init+0x78>)
 8000690:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000692:	4b1a      	ldr	r3, [pc, #104]	@ (80006fc <MX_I2C1_Init+0x74>)
 8000694:	4a1b      	ldr	r2, [pc, #108]	@ (8000704 <MX_I2C1_Init+0x7c>)
 8000696:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000698:	4b18      	ldr	r3, [pc, #96]	@ (80006fc <MX_I2C1_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800069e:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006a4:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006aa:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006b0:	4b12      	ldr	r3, [pc, #72]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006b6:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006bc:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006be:	2200      	movs	r2, #0
 80006c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006c2:	480e      	ldr	r0, [pc, #56]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006c4:	f001 f98e 	bl	80019e4 <HAL_I2C_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ce:	f000 fa33 	bl	8000b38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006d2:	2100      	movs	r1, #0
 80006d4:	4809      	ldr	r0, [pc, #36]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006d6:	f001 fd53 	bl	8002180 <HAL_I2CEx_ConfigAnalogFilter>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006e0:	f000 fa2a 	bl	8000b38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006e4:	2100      	movs	r1, #0
 80006e6:	4805      	ldr	r0, [pc, #20]	@ (80006fc <MX_I2C1_Init+0x74>)
 80006e8:	f001 fd95 	bl	8002216 <HAL_I2CEx_ConfigDigitalFilter>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006f2:	f000 fa21 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000080 	.word	0x20000080
 8000700:	40005400 	.word	0x40005400
 8000704:	00201d2b 	.word	0x00201d2b

08000708 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800070c:	4b1b      	ldr	r3, [pc, #108]	@ (800077c <MX_SPI1_Init+0x74>)
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <MX_SPI1_Init+0x78>)
 8000710:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000712:	4b1a      	ldr	r3, [pc, #104]	@ (800077c <MX_SPI1_Init+0x74>)
 8000714:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000718:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800071a:	4b18      	ldr	r3, [pc, #96]	@ (800077c <MX_SPI1_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000720:	4b16      	ldr	r3, [pc, #88]	@ (800077c <MX_SPI1_Init+0x74>)
 8000722:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000726:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000728:	4b14      	ldr	r3, [pc, #80]	@ (800077c <MX_SPI1_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800072e:	4b13      	ldr	r3, [pc, #76]	@ (800077c <MX_SPI1_Init+0x74>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000734:	4b11      	ldr	r3, [pc, #68]	@ (800077c <MX_SPI1_Init+0x74>)
 8000736:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800073a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800073c:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <MX_SPI1_Init+0x74>)
 800073e:	2208      	movs	r2, #8
 8000740:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000742:	4b0e      	ldr	r3, [pc, #56]	@ (800077c <MX_SPI1_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000748:	4b0c      	ldr	r3, [pc, #48]	@ (800077c <MX_SPI1_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800074e:	4b0b      	ldr	r3, [pc, #44]	@ (800077c <MX_SPI1_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000754:	4b09      	ldr	r3, [pc, #36]	@ (800077c <MX_SPI1_Init+0x74>)
 8000756:	2207      	movs	r2, #7
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800075a:	4b08      	ldr	r3, [pc, #32]	@ (800077c <MX_SPI1_Init+0x74>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000760:	4b06      	ldr	r3, [pc, #24]	@ (800077c <MX_SPI1_Init+0x74>)
 8000762:	2208      	movs	r2, #8
 8000764:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000766:	4805      	ldr	r0, [pc, #20]	@ (800077c <MX_SPI1_Init+0x74>)
 8000768:	f003 fa36 	bl	8003bd8 <HAL_SPI_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000772:	f000 f9e1 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	200000d4 	.word	0x200000d4
 8000780:	40013000 	.word	0x40013000

08000784 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b096      	sub	sp, #88	@ 0x58
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800078a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000796:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]
 80007a6:	615a      	str	r2, [r3, #20]
 80007a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	222c      	movs	r2, #44	@ 0x2c
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f004 fef3 	bl	800559c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007b6:	4b3f      	ldr	r3, [pc, #252]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007b8:	4a3f      	ldr	r2, [pc, #252]	@ (80008b8 <MX_TIM1_Init+0x134>)
 80007ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 80007bc:	4b3d      	ldr	r3, [pc, #244]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007be:	222f      	movs	r2, #47	@ 0x2f
 80007c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c2:	4b3c      	ldr	r3, [pc, #240]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80007c8:	4b3a      	ldr	r3, [pc, #232]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007ca:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80007ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d0:	4b38      	ldr	r3, [pc, #224]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007d6:	4b37      	ldr	r3, [pc, #220]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007dc:	4b35      	ldr	r3, [pc, #212]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007e2:	4834      	ldr	r0, [pc, #208]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80007e4:	f003 faa3 	bl	8003d2e <HAL_TIM_PWM_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80007ee:	f000 f9a3 	bl	8000b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007f2:	2300      	movs	r3, #0
 80007f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80007f6:	2300      	movs	r3, #0
 80007f8:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007fe:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000802:	4619      	mov	r1, r3
 8000804:	482b      	ldr	r0, [pc, #172]	@ (80008b4 <MX_TIM1_Init+0x130>)
 8000806:	f004 f895 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000810:	f000 f992 	bl	8000b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000814:	2360      	movs	r3, #96	@ 0x60
 8000816:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800081c:	2300      	movs	r3, #0
 800081e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000820:	2300      	movs	r3, #0
 8000822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000824:	2300      	movs	r3, #0
 8000826:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000828:	2300      	movs	r3, #0
 800082a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800082c:	2300      	movs	r3, #0
 800082e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000830:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000834:	2200      	movs	r2, #0
 8000836:	4619      	mov	r1, r3
 8000838:	481e      	ldr	r0, [pc, #120]	@ (80008b4 <MX_TIM1_Init+0x130>)
 800083a:	f003 fbcf 	bl	8003fdc <HAL_TIM_PWM_ConfigChannel>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000844:	f000 f978 	bl	8000b38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000848:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800084c:	2204      	movs	r2, #4
 800084e:	4619      	mov	r1, r3
 8000850:	4818      	ldr	r0, [pc, #96]	@ (80008b4 <MX_TIM1_Init+0x130>)
 8000852:	f003 fbc3 	bl	8003fdc <HAL_TIM_PWM_ConfigChannel>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 800085c:	f000 f96c 	bl	8000b38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000864:	2300      	movs	r3, #0
 8000866:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000868:	2300      	movs	r3, #0
 800086a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000874:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000878:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800087e:	2300      	movs	r3, #0
 8000880:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000882:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000886:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800088c:	2300      	movs	r3, #0
 800088e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	4619      	mov	r1, r3
 8000894:	4807      	ldr	r0, [pc, #28]	@ (80008b4 <MX_TIM1_Init+0x130>)
 8000896:	f004 f8cd 	bl	8004a34 <HAL_TIMEx_ConfigBreakDeadTime>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 80008a0:	f000 f94a 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008a4:	4803      	ldr	r0, [pc, #12]	@ (80008b4 <MX_TIM1_Init+0x130>)
 80008a6:	f000 fb89 	bl	8000fbc <HAL_TIM_MspPostInit>

}
 80008aa:	bf00      	nop
 80008ac:	3758      	adds	r7, #88	@ 0x58
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	20000138 	.word	0x20000138
 80008b8:	40012c00 	.word	0x40012c00

080008bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008c0:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008c2:	4a15      	ldr	r2, [pc, #84]	@ (8000918 <MX_USART3_UART_Init+0x5c>)
 80008c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80008c6:	4b13      	ldr	r3, [pc, #76]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008c8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80008cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008ce:	4b11      	ldr	r3, [pc, #68]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008da:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008e2:	220c      	movs	r2, #12
 80008e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008fe:	4805      	ldr	r0, [pc, #20]	@ (8000914 <MX_USART3_UART_Init+0x58>)
 8000900:	f004 f916 	bl	8004b30 <HAL_UART_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800090a:	f000 f915 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000184 	.word	0x20000184
 8000918:	40004800 	.word	0x40004800

0800091c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000920:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 8000922:	4a0e      	ldr	r2, [pc, #56]	@ (800095c <MX_USB_PCD_Init+0x40>)
 8000924:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000926:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 8000928:	2208      	movs	r2, #8
 800092a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800092c:	4b0a      	ldr	r3, [pc, #40]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 800092e:	2202      	movs	r2, #2
 8000930:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 8000934:	2202      	movs	r2, #2
 8000936:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 800093a:	2200      	movs	r2, #0
 800093c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 8000940:	2200      	movs	r2, #0
 8000942:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000944:	4804      	ldr	r0, [pc, #16]	@ (8000958 <MX_USB_PCD_Init+0x3c>)
 8000946:	f001 fcb2 	bl	80022ae <HAL_PCD_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000950:	f000 f8f2 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	2000020c 	.word	0x2000020c
 800095c:	40005c00 	.word	0x40005c00

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08c      	sub	sp, #48	@ 0x30
 8000964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000976:	4b6c      	ldr	r3, [pc, #432]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 8000978:	695b      	ldr	r3, [r3, #20]
 800097a:	4a6b      	ldr	r2, [pc, #428]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 800097c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000980:	6153      	str	r3, [r2, #20]
 8000982:	4b69      	ldr	r3, [pc, #420]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 8000984:	695b      	ldr	r3, [r3, #20]
 8000986:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800098a:	61bb      	str	r3, [r7, #24]
 800098c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	4b66      	ldr	r3, [pc, #408]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 8000990:	695b      	ldr	r3, [r3, #20]
 8000992:	4a65      	ldr	r2, [pc, #404]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 8000994:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000998:	6153      	str	r3, [r2, #20]
 800099a:	4b63      	ldr	r3, [pc, #396]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009a6:	4b60      	ldr	r3, [pc, #384]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009a8:	695b      	ldr	r3, [r3, #20]
 80009aa:	4a5f      	ldr	r2, [pc, #380]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009b0:	6153      	str	r3, [r2, #20]
 80009b2:	4b5d      	ldr	r3, [pc, #372]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009b4:	695b      	ldr	r3, [r3, #20]
 80009b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	4b5a      	ldr	r3, [pc, #360]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	4a59      	ldr	r2, [pc, #356]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009c8:	6153      	str	r3, [r2, #20]
 80009ca:	4b57      	ldr	r3, [pc, #348]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d6:	4b54      	ldr	r3, [pc, #336]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009d8:	695b      	ldr	r3, [r3, #20]
 80009da:	4a53      	ldr	r2, [pc, #332]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009e0:	6153      	str	r3, [r2, #20]
 80009e2:	4b51      	ldr	r3, [pc, #324]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009e4:	695b      	ldr	r3, [r3, #20]
 80009e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ee:	4b4e      	ldr	r3, [pc, #312]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009f0:	695b      	ldr	r3, [r3, #20]
 80009f2:	4a4d      	ldr	r2, [pc, #308]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80009f8:	6153      	str	r3, [r2, #20]
 80009fa:	4b4b      	ldr	r3, [pc, #300]	@ (8000b28 <MX_GPIO_Init+0x1c8>)
 80009fc:	695b      	ldr	r3, [r3, #20]
 80009fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000a06:	2200      	movs	r2, #0
 8000a08:	f64f 7108 	movw	r1, #65288	@ 0xff08
 8000a0c:	4847      	ldr	r0, [pc, #284]	@ (8000b2c <MX_GPIO_Init+0x1cc>)
 8000a0e:	f000 ffb9 	bl	8001984 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2103      	movs	r1, #3
 8000a16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a1a:	f000 ffb3 	bl	8001984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Red_light_Pin|Green_light_Pin|Red_lightD2_Pin|Green_lightD3_Pin
 8000a1e:	2200      	movs	r2, #0
 8000a20:	213f      	movs	r1, #63	@ 0x3f
 8000a22:	4843      	ldr	r0, [pc, #268]	@ (8000b30 <MX_GPIO_Init+0x1d0>)
 8000a24:	f000 ffae 	bl	8001984 <HAL_GPIO_WritePin>
                          |Red_lightD4_Pin|Green_lightD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000a28:	f64f 7308 	movw	r3, #65288	@ 0xff08
 8000a2c:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a36:	2300      	movs	r3, #0
 8000a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a3a:	f107 031c 	add.w	r3, r7, #28
 8000a3e:	4619      	mov	r1, r3
 8000a40:	483a      	ldr	r0, [pc, #232]	@ (8000b2c <MX_GPIO_Init+0x1cc>)
 8000a42:	f000 fe0d 	bl	8001660 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT4_Pin */
  GPIO_InitStruct.Pin = MEMS_INT4_Pin;
 8000a46:	2320      	movs	r3, #32
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a4a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT4_GPIO_Port, &GPIO_InitStruct);
 8000a54:	f107 031c 	add.w	r3, r7, #28
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4834      	ldr	r0, [pc, #208]	@ (8000b2c <MX_GPIO_Init+0x1cc>)
 8000a5c:	f000 fe00 	bl	8001660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PS1_Pin PS2_Pin PS3_Pin PS4_Pin
                           PS5_Pin */
  GPIO_InitStruct.Pin = PS1_Pin|PS2_Pin|PS3_Pin|PS4_Pin
 8000a60:	231f      	movs	r3, #31
 8000a62:	61fb      	str	r3, [r7, #28]
                          |PS5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a64:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	482f      	ldr	r0, [pc, #188]	@ (8000b34 <MX_GPIO_Init+0x1d4>)
 8000a76:	f000 fdf3 	bl	8001660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8a:	f107 031c 	add.w	r3, r7, #28
 8000a8e:	4619      	mov	r1, r3
 8000a90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a94:	f000 fde4 	bl	8001660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a98:	2304      	movs	r3, #4
 8000a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aae:	f000 fdd7 	bl	8001660 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_light_Pin Green_light_Pin Red_lightD2_Pin Green_lightD3_Pin
                           Red_lightD4_Pin Green_lightD5_Pin */
  GPIO_InitStruct.Pin = Red_light_Pin|Green_light_Pin|Red_lightD2_Pin|Green_lightD3_Pin
 8000ab2:	233f      	movs	r3, #63	@ 0x3f
 8000ab4:	61fb      	str	r3, [r7, #28]
                          |Red_lightD4_Pin|Green_lightD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4819      	ldr	r0, [pc, #100]	@ (8000b30 <MX_GPIO_Init+0x1d0>)
 8000aca:	f000 fdc9 	bl	8001660 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2006      	movs	r0, #6
 8000ad4:	f000 fd8d 	bl	80015f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000ad8:	2006      	movs	r0, #6
 8000ada:	f000 fda6 	bl	800162a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	2007      	movs	r0, #7
 8000ae4:	f000 fd85 	bl	80015f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000ae8:	2007      	movs	r0, #7
 8000aea:	f000 fd9e 	bl	800162a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2100      	movs	r1, #0
 8000af2:	2008      	movs	r0, #8
 8000af4:	f000 fd7d 	bl	80015f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 8000af8:	2008      	movs	r0, #8
 8000afa:	f000 fd96 	bl	800162a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2100      	movs	r1, #0
 8000b02:	2009      	movs	r0, #9
 8000b04:	f000 fd75 	bl	80015f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000b08:	2009      	movs	r0, #9
 8000b0a:	f000 fd8e 	bl	800162a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2100      	movs	r1, #0
 8000b12:	200a      	movs	r0, #10
 8000b14:	f000 fd6d 	bl	80015f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f000 fd86 	bl	800162a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b1e:	bf00      	nop
 8000b20:	3730      	adds	r7, #48	@ 0x30
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	48001000 	.word	0x48001000
 8000b30:	48000c00 	.word	0x48000c00
 8000b34:	48000800 	.word	0x48000800

08000b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
}
 8000b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <Error_Handler+0x8>

08000b44 <sensors_init>:
extern void Servo_Exit_Open(void);
extern void Servo_Entrance_Close(void);
extern void Servo_Exit_Close(void);

// Eseguito una sola volta all’avvio
void sensors_init(void) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	//Tutti gli slot inizialmente solo liberi -> led verdi ON
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <sensors_init+0x28>)
 8000b4e:	f000 ff19 	bl	8001984 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 8000b52:	2201      	movs	r2, #1
 8000b54:	2108      	movs	r1, #8
 8000b56:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <sensors_init+0x28>)
 8000b58:	f000 ff14 	bl	8001984 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_SET);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2120      	movs	r1, #32
 8000b60:	4802      	ldr	r0, [pc, #8]	@ (8000b6c <sensors_init+0x28>)
 8000b62:	f000 ff0f 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	48000c00 	.word	0x48000c00

08000b70 <sensors_get_free_slots>:

void sensors_update(void) {
    // Lasciata vuota o usata se servono aggiornamenti periodici
}

int sensors_get_free_slots(void) {
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
    return free_spots;
 8000b74:	4b03      	ldr	r3, [pc, #12]	@ (8000b84 <sensors_get_free_slots+0x14>)
 8000b76:	681b      	ldr	r3, [r3, #0]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000000 	.word	0x20000000

08000b88 <updateCloseEntry>:

int updateCloseEntry(void){
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
	return close_entry;
 8000b8c:	4b03      	ldr	r3, [pc, #12]	@ (8000b9c <updateCloseEntry+0x14>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	200004e8 	.word	0x200004e8

08000ba0 <updateCloseExit>:

int updateCloseExit(void){
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
	return close_exit;
 8000ba4:	4b03      	ldr	r3, [pc, #12]	@ (8000bb4 <updateCloseExit+0x14>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	200004ec 	.word	0x200004ec

08000bb8 <setCloseEntry>:

void setCloseEntry(int x){
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	close_entry = x;
 8000bc0:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <setCloseEntry+0x1c>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6013      	str	r3, [r2, #0]
}
 8000bc6:	bf00      	nop
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	200004e8 	.word	0x200004e8

08000bd8 <setCloseExit>:

void setCloseExit(int x){
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	close_exit = x;
 8000be0:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <setCloseExit+0x1c>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	200004ec 	.word	0x200004ec

08000bf8 <HAL_GPIO_EXTI_Callback>:

// --- GESTIONE INTERRUPT ---

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == PS1_Pin) {  // Sensore ingresso
 8000c02:	88fb      	ldrh	r3, [r7, #6]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d142      	bne.n	8000c8e <HAL_GPIO_EXTI_Callback+0x96>
		GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, PS1_Pin);
 8000c08:	2101      	movs	r1, #1
 8000c0a:	487d      	ldr	r0, [pc, #500]	@ (8000e00 <HAL_GPIO_EXTI_Callback+0x208>)
 8000c0c:	f000 fea2 	bl	8001954 <HAL_GPIO_ReadPin>
 8000c10:	4603      	mov	r3, r0
 8000c12:	72fb      	strb	r3, [r7, #11]
		if (state == GPIO_PIN_RESET && !entry_detected) {
 8000c14:	7afb      	ldrb	r3, [r7, #11]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d113      	bne.n	8000c42 <HAL_GPIO_EXTI_Callback+0x4a>
 8000c1a:	4b7a      	ldr	r3, [pc, #488]	@ (8000e04 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d10f      	bne.n	8000c42 <HAL_GPIO_EXTI_Callback+0x4a>
			// FALLING EDGE: ostacolo davanti al sensore
			if(free_spots <= 0){
 8000c22:	4b79      	ldr	r3, [pc, #484]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	dc02      	bgt.n	8000c30 <HAL_GPIO_EXTI_Callback+0x38>
				Display_Write();
 8000c2a:	f7ff fb8d 	bl	8000348 <Display_Write>
			if(free_spots <= 0){
 8000c2e:	e0e3      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			}
			else{
				entry_detected = 1;
 8000c30:	4b74      	ldr	r3, [pc, #464]	@ (8000e04 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
				//Servo_Entrance_Open();  // Alza la sbarra
				last_seen = HAL_GetTick();
 8000c36:	f000 fbd1 	bl	80013dc <HAL_GetTick>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	4a73      	ldr	r2, [pc, #460]	@ (8000e0c <HAL_GPIO_EXTI_Callback+0x214>)
 8000c3e:	6013      	str	r3, [r2, #0]
			if(free_spots <= 0){
 8000c40:	e0da      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			}
		}
		else if (state == GPIO_PIN_SET && entry_detected) {
 8000c42:	7afb      	ldrb	r3, [r7, #11]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	f040 80d7 	bne.w	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
 8000c4a:	4b6e      	ldr	r3, [pc, #440]	@ (8000e04 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	f000 80d2 	beq.w	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			// RISING EDGE: ostacolo andato via
			entry_detected = 0;
 8000c54:	4b6b      	ldr	r3, [pc, #428]	@ (8000e04 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
			now = HAL_GetTick();
 8000c5a:	f000 fbbf 	bl	80013dc <HAL_GetTick>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	4a6b      	ldr	r2, [pc, #428]	@ (8000e10 <HAL_GPIO_EXTI_Callback+0x218>)
 8000c62:	6013      	str	r3, [r2, #0]
			if(now - last_seen > interval){
 8000c64:	4b6a      	ldr	r3, [pc, #424]	@ (8000e10 <HAL_GPIO_EXTI_Callback+0x218>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	4b68      	ldr	r3, [pc, #416]	@ (8000e0c <HAL_GPIO_EXTI_Callback+0x214>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	1ad2      	subs	r2, r2, r3
 8000c6e:	4b69      	ldr	r3, [pc, #420]	@ (8000e14 <HAL_GPIO_EXTI_Callback+0x21c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	f240 80c0 	bls.w	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
				//Servo_Entrance_Close();  // Abbassa la sbarra
				close_entry = 1;
 8000c78:	4b67      	ldr	r3, [pc, #412]	@ (8000e18 <HAL_GPIO_EXTI_Callback+0x220>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	601a      	str	r2, [r3, #0]
				free_spots--;
 8000c7e:	4b62      	ldr	r3, [pc, #392]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	4a60      	ldr	r2, [pc, #384]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000c86:	6013      	str	r3, [r2, #0]
				Display_Write();
 8000c88:	f7ff fb5e 	bl	8000348 <Display_Write>
		else if(state == GPIO_PIN_SET){
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);   // LED Rosso OFF
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_SET); // LED Verde ON
		}
	}
}
 8000c8c:	e0b4      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
	else if(GPIO_Pin == PS2_Pin){
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d142      	bne.n	8000d1a <HAL_GPIO_EXTI_Callback+0x122>
		GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, PS2_Pin);
 8000c94:	2102      	movs	r1, #2
 8000c96:	485a      	ldr	r0, [pc, #360]	@ (8000e00 <HAL_GPIO_EXTI_Callback+0x208>)
 8000c98:	f000 fe5c 	bl	8001954 <HAL_GPIO_ReadPin>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	733b      	strb	r3, [r7, #12]
		if (state == GPIO_PIN_RESET && !exit_detected) {
 8000ca0:	7b3b      	ldrb	r3, [r7, #12]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d10c      	bne.n	8000cc0 <HAL_GPIO_EXTI_Callback+0xc8>
 8000ca6:	4b5d      	ldr	r3, [pc, #372]	@ (8000e1c <HAL_GPIO_EXTI_Callback+0x224>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d108      	bne.n	8000cc0 <HAL_GPIO_EXTI_Callback+0xc8>
			exit_detected = 1;
 8000cae:	4b5b      	ldr	r3, [pc, #364]	@ (8000e1c <HAL_GPIO_EXTI_Callback+0x224>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	601a      	str	r2, [r3, #0]
			last_seen = HAL_GetTick();
 8000cb4:	f000 fb92 	bl	80013dc <HAL_GetTick>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	4a54      	ldr	r2, [pc, #336]	@ (8000e0c <HAL_GPIO_EXTI_Callback+0x214>)
 8000cbc:	6013      	str	r3, [r2, #0]
 8000cbe:	e09b      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
		else if (state == GPIO_PIN_SET && exit_detected) {
 8000cc0:	7b3b      	ldrb	r3, [r7, #12]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	f040 8098 	bne.w	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
 8000cc8:	4b54      	ldr	r3, [pc, #336]	@ (8000e1c <HAL_GPIO_EXTI_Callback+0x224>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8093 	beq.w	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			now = HAL_GetTick();
 8000cd2:	f000 fb83 	bl	80013dc <HAL_GetTick>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a4d      	ldr	r2, [pc, #308]	@ (8000e10 <HAL_GPIO_EXTI_Callback+0x218>)
 8000cda:	6013      	str	r3, [r2, #0]
			exit_detected = 0;
 8000cdc:	4b4f      	ldr	r3, [pc, #316]	@ (8000e1c <HAL_GPIO_EXTI_Callback+0x224>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
			if(now - last_seen > interval){
 8000ce2:	4b4b      	ldr	r3, [pc, #300]	@ (8000e10 <HAL_GPIO_EXTI_Callback+0x218>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	4b49      	ldr	r3, [pc, #292]	@ (8000e0c <HAL_GPIO_EXTI_Callback+0x214>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	1ad2      	subs	r2, r2, r3
 8000cec:	4b49      	ldr	r3, [pc, #292]	@ (8000e14 <HAL_GPIO_EXTI_Callback+0x21c>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f240 8081 	bls.w	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
				close_exit = 1;
 8000cf6:	4b4a      	ldr	r3, [pc, #296]	@ (8000e20 <HAL_GPIO_EXTI_Callback+0x228>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	601a      	str	r2, [r3, #0]
				free_spots++;
 8000cfc:	4b42      	ldr	r3, [pc, #264]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	4a41      	ldr	r2, [pc, #260]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000d04:	6013      	str	r3, [r2, #0]
				if(free_spots > 3){
 8000d06:	4b40      	ldr	r3, [pc, #256]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2b03      	cmp	r3, #3
 8000d0c:	dd02      	ble.n	8000d14 <HAL_GPIO_EXTI_Callback+0x11c>
					free_spots = 3;
 8000d0e:	4b3e      	ldr	r3, [pc, #248]	@ (8000e08 <HAL_GPIO_EXTI_Callback+0x210>)
 8000d10:	2203      	movs	r2, #3
 8000d12:	601a      	str	r2, [r3, #0]
				Display_Write();
 8000d14:	f7ff fb18 	bl	8000348 <Display_Write>
}
 8000d18:	e06e      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
	else if(GPIO_Pin == PS3_Pin){ //PRIMO SLOT
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	2b04      	cmp	r3, #4
 8000d1e:	d121      	bne.n	8000d64 <HAL_GPIO_EXTI_Callback+0x16c>
		GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, PS3_Pin);
 8000d20:	2104      	movs	r1, #4
 8000d22:	4837      	ldr	r0, [pc, #220]	@ (8000e00 <HAL_GPIO_EXTI_Callback+0x208>)
 8000d24:	f000 fe16 	bl	8001954 <HAL_GPIO_ReadPin>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	737b      	strb	r3, [r7, #13]
		if(state == GPIO_PIN_RESET){
 8000d2c:	7b7b      	ldrb	r3, [r7, #13]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10a      	bne.n	8000d48 <HAL_GPIO_EXTI_Callback+0x150>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);   // LED Rosso ON
 8000d32:	2201      	movs	r2, #1
 8000d34:	2101      	movs	r1, #1
 8000d36:	483b      	ldr	r0, [pc, #236]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d38:	f000 fe24 	bl	8001984 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET); // LED Verde OFF
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2102      	movs	r1, #2
 8000d40:	4838      	ldr	r0, [pc, #224]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d42:	f000 fe1f 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000d46:	e057      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
		else if(state == GPIO_PIN_SET){
 8000d48:	7b7b      	ldrb	r3, [r7, #13]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d154      	bne.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);   // LED Rosso OFF
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2101      	movs	r1, #1
 8000d52:	4834      	ldr	r0, [pc, #208]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d54:	f000 fe16 	bl	8001984 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET); // LED Verde ON
 8000d58:	2201      	movs	r2, #1
 8000d5a:	2102      	movs	r1, #2
 8000d5c:	4831      	ldr	r0, [pc, #196]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d5e:	f000 fe11 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000d62:	e049      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
	else if(GPIO_Pin == PS4_Pin){ //SECONDO SLOT
 8000d64:	88fb      	ldrh	r3, [r7, #6]
 8000d66:	2b08      	cmp	r3, #8
 8000d68:	d121      	bne.n	8000dae <HAL_GPIO_EXTI_Callback+0x1b6>
		GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, PS4_Pin);
 8000d6a:	2108      	movs	r1, #8
 8000d6c:	4824      	ldr	r0, [pc, #144]	@ (8000e00 <HAL_GPIO_EXTI_Callback+0x208>)
 8000d6e:	f000 fdf1 	bl	8001954 <HAL_GPIO_ReadPin>
 8000d72:	4603      	mov	r3, r0
 8000d74:	73bb      	strb	r3, [r7, #14]
		if(state == GPIO_PIN_RESET){
 8000d76:	7bbb      	ldrb	r3, [r7, #14]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d10a      	bne.n	8000d92 <HAL_GPIO_EXTI_Callback+0x19a>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);   // LED Rosso ON
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	2104      	movs	r1, #4
 8000d80:	4828      	ldr	r0, [pc, #160]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d82:	f000 fdff 	bl	8001984 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET); // LED Verde OFF
 8000d86:	2200      	movs	r2, #0
 8000d88:	2108      	movs	r1, #8
 8000d8a:	4826      	ldr	r0, [pc, #152]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d8c:	f000 fdfa 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000d90:	e032      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
		else if(state == GPIO_PIN_SET){
 8000d92:	7bbb      	ldrb	r3, [r7, #14]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d12f      	bne.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);   // LED Rosso OFF
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2104      	movs	r1, #4
 8000d9c:	4821      	ldr	r0, [pc, #132]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000d9e:	f000 fdf1 	bl	8001984 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET); // LED Verde ON
 8000da2:	2201      	movs	r2, #1
 8000da4:	2108      	movs	r1, #8
 8000da6:	481f      	ldr	r0, [pc, #124]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000da8:	f000 fdec 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000dac:	e024      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
	else if(GPIO_Pin == PS5_Pin){ //TERZO SLOT
 8000dae:	88fb      	ldrh	r3, [r7, #6]
 8000db0:	2b10      	cmp	r3, #16
 8000db2:	d121      	bne.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
		GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, PS5_Pin);
 8000db4:	2110      	movs	r1, #16
 8000db6:	4812      	ldr	r0, [pc, #72]	@ (8000e00 <HAL_GPIO_EXTI_Callback+0x208>)
 8000db8:	f000 fdcc 	bl	8001954 <HAL_GPIO_ReadPin>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	73fb      	strb	r3, [r7, #15]
		if(state == GPIO_PIN_RESET){
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10a      	bne.n	8000ddc <HAL_GPIO_EXTI_Callback+0x1e4>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);   // LED Rosso ON
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	2110      	movs	r1, #16
 8000dca:	4816      	ldr	r0, [pc, #88]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000dcc:	f000 fdda 	bl	8001984 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_RESET); // LED Verde OFF
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2120      	movs	r1, #32
 8000dd4:	4813      	ldr	r0, [pc, #76]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000dd6:	f000 fdd5 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000dda:	e00d      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
		else if(state == GPIO_PIN_SET){
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d10a      	bne.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);   // LED Rosso OFF
 8000de2:	2200      	movs	r2, #0
 8000de4:	2110      	movs	r1, #16
 8000de6:	480f      	ldr	r0, [pc, #60]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000de8:	f000 fdcc 	bl	8001984 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_SET); // LED Verde ON
 8000dec:	2201      	movs	r2, #1
 8000dee:	2120      	movs	r1, #32
 8000df0:	480c      	ldr	r0, [pc, #48]	@ (8000e24 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000df2:	f000 fdc7 	bl	8001984 <HAL_GPIO_WritePin>
}
 8000df6:	e7ff      	b.n	8000df8 <HAL_GPIO_EXTI_Callback+0x200>
 8000df8:	bf00      	nop
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	48000800 	.word	0x48000800
 8000e04:	200004e0 	.word	0x200004e0
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	200004f0 	.word	0x200004f0
 8000e10:	200004f4 	.word	0x200004f4
 8000e14:	20000004 	.word	0x20000004
 8000e18:	200004e8 	.word	0x200004e8
 8000e1c:	200004e4 	.word	0x200004e4
 8000e20:	200004ec 	.word	0x200004ec
 8000e24:	48000c00 	.word	0x48000c00

08000e28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	4a0e      	ldr	r2, [pc, #56]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6193      	str	r3, [r2, #24]
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	4a08      	ldr	r2, [pc, #32]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	61d3      	str	r3, [r2, #28]
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5a:	603b      	str	r3, [r7, #0]
 8000e5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e5e:	2007      	movs	r0, #7
 8000e60:	f000 fbbc 	bl	80015dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e64:	bf00      	nop
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40021000 	.word	0x40021000

08000e70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	@ 0x28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a17      	ldr	r2, [pc, #92]	@ (8000eec <HAL_I2C_MspInit+0x7c>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d128      	bne.n	8000ee4 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e92:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <HAL_I2C_MspInit+0x80>)
 8000e94:	695b      	ldr	r3, [r3, #20]
 8000e96:	4a16      	ldr	r2, [pc, #88]	@ (8000ef0 <HAL_I2C_MspInit+0x80>)
 8000e98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e9c:	6153      	str	r3, [r2, #20]
 8000e9e:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <HAL_I2C_MspInit+0x80>)
 8000ea0:	695b      	ldr	r3, [r3, #20]
 8000ea2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000eaa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eb0:	2312      	movs	r3, #18
 8000eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	480b      	ldr	r0, [pc, #44]	@ (8000ef4 <HAL_I2C_MspInit+0x84>)
 8000ec8:	f000 fbca 	bl	8001660 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ecc:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <HAL_I2C_MspInit+0x80>)
 8000ece:	69db      	ldr	r3, [r3, #28]
 8000ed0:	4a07      	ldr	r2, [pc, #28]	@ (8000ef0 <HAL_I2C_MspInit+0x80>)
 8000ed2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ed6:	61d3      	str	r3, [r2, #28]
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <HAL_I2C_MspInit+0x80>)
 8000eda:	69db      	ldr	r3, [r3, #28]
 8000edc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ee4:	bf00      	nop
 8000ee6:	3728      	adds	r7, #40	@ 0x28
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40005400 	.word	0x40005400
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	48000400 	.word	0x48000400

08000ef8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	@ 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a17      	ldr	r2, [pc, #92]	@ (8000f74 <HAL_SPI_MspInit+0x7c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d128      	bne.n	8000f6c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f1a:	4b17      	ldr	r3, [pc, #92]	@ (8000f78 <HAL_SPI_MspInit+0x80>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	4a16      	ldr	r2, [pc, #88]	@ (8000f78 <HAL_SPI_MspInit+0x80>)
 8000f20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f24:	6193      	str	r3, [r2, #24]
 8000f26:	4b14      	ldr	r3, [pc, #80]	@ (8000f78 <HAL_SPI_MspInit+0x80>)
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <HAL_SPI_MspInit+0x80>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	4a10      	ldr	r2, [pc, #64]	@ (8000f78 <HAL_SPI_MspInit+0x80>)
 8000f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f3c:	6153      	str	r3, [r2, #20]
 8000f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f78 <HAL_SPI_MspInit+0x80>)
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000f4a:	23e0      	movs	r3, #224	@ 0xe0
 8000f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f68:	f000 fb7a 	bl	8001660 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f6c:	bf00      	nop
 8000f6e:	3728      	adds	r7, #40	@ 0x28
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40013000 	.word	0x40013000
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb4 <HAL_TIM_PWM_MspInit+0x38>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d10b      	bne.n	8000fa6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	4a09      	ldr	r2, [pc, #36]	@ (8000fb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f98:	6193      	str	r3, [r2, #24]
 8000f9a:	4b07      	ldr	r3, [pc, #28]	@ (8000fb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000fa6:	bf00      	nop
 8000fa8:	3714      	adds	r7, #20
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	40012c00 	.word	0x40012c00
 8000fb8:	40021000 	.word	0x40021000

08000fbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a12      	ldr	r2, [pc, #72]	@ (8001024 <HAL_TIM_MspPostInit+0x68>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d11d      	bne.n	800101a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <HAL_TIM_MspPostInit+0x6c>)
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	4a11      	ldr	r2, [pc, #68]	@ (8001028 <HAL_TIM_MspPostInit+0x6c>)
 8000fe4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fe8:	6153      	str	r3, [r2, #20]
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <HAL_TIM_MspPostInit+0x6c>)
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ff6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ffa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001008:	2306      	movs	r3, #6
 800100a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	4619      	mov	r1, r3
 8001012:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001016:	f000 fb23 	bl	8001660 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800101a:	bf00      	nop
 800101c:	3720      	adds	r7, #32
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40012c00 	.word	0x40012c00
 8001028:	40021000 	.word	0x40021000

0800102c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	@ 0x28
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a17      	ldr	r2, [pc, #92]	@ (80010a8 <HAL_UART_MspInit+0x7c>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d128      	bne.n	80010a0 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800104e:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <HAL_UART_MspInit+0x80>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	4a16      	ldr	r2, [pc, #88]	@ (80010ac <HAL_UART_MspInit+0x80>)
 8001054:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001058:	61d3      	str	r3, [r2, #28]
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <HAL_UART_MspInit+0x80>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <HAL_UART_MspInit+0x80>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a10      	ldr	r2, [pc, #64]	@ (80010ac <HAL_UART_MspInit+0x80>)
 800106c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <HAL_UART_MspInit+0x80>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800107e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001084:	2302      	movs	r3, #2
 8001086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800108c:	2303      	movs	r3, #3
 800108e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001090:	2307      	movs	r3, #7
 8001092:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <HAL_UART_MspInit+0x84>)
 800109c:	f000 fae0 	bl	8001660 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80010a0:	bf00      	nop
 80010a2:	3728      	adds	r7, #40	@ 0x28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40004800 	.word	0x40004800
 80010ac:	40021000 	.word	0x40021000
 80010b0:	48000400 	.word	0x48000400

080010b4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08a      	sub	sp, #40	@ 0x28
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a18      	ldr	r2, [pc, #96]	@ (8001134 <HAL_PCD_MspInit+0x80>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d129      	bne.n	800112a <HAL_PCD_MspInit+0x76>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <HAL_PCD_MspInit+0x84>)
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	4a17      	ldr	r2, [pc, #92]	@ (8001138 <HAL_PCD_MspInit+0x84>)
 80010dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e0:	6153      	str	r3, [r2, #20]
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <HAL_PCD_MspInit+0x84>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80010ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80010f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001100:	230e      	movs	r3, #14
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4619      	mov	r1, r3
 800110a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800110e:	f000 faa7 	bl	8001660 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <HAL_PCD_MspInit+0x84>)
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	4a08      	ldr	r2, [pc, #32]	@ (8001138 <HAL_PCD_MspInit+0x84>)
 8001118:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800111c:	61d3      	str	r3, [r2, #28]
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <HAL_PCD_MspInit+0x84>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 800112a:	bf00      	nop
 800112c:	3728      	adds	r7, #40	@ 0x28
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40005c00 	.word	0x40005c00
 8001138:	40021000 	.word	0x40021000

0800113c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <NMI_Handler+0x4>

08001144 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <HardFault_Handler+0x4>

0800114c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <MemManage_Handler+0x4>

08001154 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <BusFault_Handler+0x4>

0800115c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <UsageFault_Handler+0x4>

08001164 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001192:	f000 f90f 	bl	80013b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}

0800119a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS1_Pin);
 800119e:	2001      	movs	r0, #1
 80011a0:	f000 fc08 	bl	80019b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS2_Pin);
 80011ac:	2002      	movs	r0, #2
 80011ae:	f000 fc01 	bl	80019b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <EXTI2_TSC_IRQHandler>:

/**
  * @brief This function handles EXTI line2 and Touch Sense controller.
  */
void EXTI2_TSC_IRQHandler(void)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS3_Pin);
 80011ba:	2004      	movs	r0, #4
 80011bc:	f000 fbfa 	bl	80019b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */

  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS4_Pin);
 80011c8:	2008      	movs	r0, #8
 80011ca:	f000 fbf3 	bl	80019b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS5_Pin);
 80011d6:	2010      	movs	r0, #16
 80011d8:	f000 fbec 	bl	80019b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}

080011e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e8:	4a14      	ldr	r2, [pc, #80]	@ (800123c <_sbrk+0x5c>)
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <_sbrk+0x60>)
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f4:	4b13      	ldr	r3, [pc, #76]	@ (8001244 <_sbrk+0x64>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d102      	bne.n	8001202 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011fc:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <_sbrk+0x64>)
 80011fe:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <_sbrk+0x68>)
 8001200:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001202:	4b10      	ldr	r3, [pc, #64]	@ (8001244 <_sbrk+0x64>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4413      	add	r3, r2
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	429a      	cmp	r2, r3
 800120e:	d207      	bcs.n	8001220 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001210:	f004 f9cc 	bl	80055ac <__errno>
 8001214:	4603      	mov	r3, r0
 8001216:	220c      	movs	r2, #12
 8001218:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
 800121e:	e009      	b.n	8001234 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001220:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <_sbrk+0x64>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001226:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <_sbrk+0x64>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4413      	add	r3, r2
 800122e:	4a05      	ldr	r2, [pc, #20]	@ (8001244 <_sbrk+0x64>)
 8001230:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001232:	68fb      	ldr	r3, [r7, #12]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	2000a000 	.word	0x2000a000
 8001240:	00000400 	.word	0x00000400
 8001244:	200004f8 	.word	0x200004f8
 8001248:	20000650 	.word	0x20000650

0800124c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <SystemInit+0x20>)
 8001252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001256:	4a05      	ldr	r2, [pc, #20]	@ (800126c <SystemInit+0x20>)
 8001258:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800125c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <wifi_bot_handle>:

void wifi_bot_init(void) {
    // Nessuna inizializzazione necessaria
}

void wifi_bot_handle(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	@ 0x28
 8001274:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001276:	f000 f8b1 	bl	80013dc <HAL_GetTick>
 800127a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (now - last_sent < send_interval) {
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <wifi_bot_handle+0x58>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001288:	4293      	cmp	r3, r2
 800128a:	d318      	bcc.n	80012be <wifi_bot_handle+0x4e>
        return; // troppo presto per inviare di nuovo
    }

    last_sent = now;
 800128c:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <wifi_bot_handle+0x58>)
 800128e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001290:	6013      	str	r3, [r2, #0]

    int free_slots = sensors_get_free_slots();
 8001292:	f7ff fc6d 	bl	8000b70 <sensors_get_free_slots>
 8001296:	6238      	str	r0, [r7, #32]
    char buffer[32];
    snprintf(buffer, sizeof(buffer), "POSTI:%d\n", free_slots);
 8001298:	4638      	mov	r0, r7
 800129a:	6a3b      	ldr	r3, [r7, #32]
 800129c:	4a0b      	ldr	r2, [pc, #44]	@ (80012cc <wifi_bot_handle+0x5c>)
 800129e:	2120      	movs	r1, #32
 80012a0:	f004 f946 	bl	8005530 <sniprintf>

    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80012a4:	463b      	mov	r3, r7
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7fe ff92 	bl	80001d0 <strlen>
 80012ac:	4603      	mov	r3, r0
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	4639      	mov	r1, r7
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	4806      	ldr	r0, [pc, #24]	@ (80012d0 <wifi_bot_handle+0x60>)
 80012b8:	f003 fc88 	bl	8004bcc <HAL_UART_Transmit>
 80012bc:	e000      	b.n	80012c0 <wifi_bot_handle+0x50>
        return; // troppo presto per inviare di nuovo
 80012be:	bf00      	nop
}
 80012c0:	3728      	adds	r7, #40	@ 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200004fc 	.word	0x200004fc
 80012cc:	08005eec 	.word	0x08005eec
 80012d0:	20000184 	.word	0x20000184

080012d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800130c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80012d8:	f7ff ffb8 	bl	800124c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012dc:	480c      	ldr	r0, [pc, #48]	@ (8001310 <LoopForever+0x6>)
  ldr r1, =_edata
 80012de:	490d      	ldr	r1, [pc, #52]	@ (8001314 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <LoopForever+0xe>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e4:	e002      	b.n	80012ec <LoopCopyDataInit>

080012e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ea:	3304      	adds	r3, #4

080012ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f0:	d3f9      	bcc.n	80012e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f2:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <LoopForever+0x12>)
  ldr r4, =_ebss
 80012f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001320 <LoopForever+0x16>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f8:	e001      	b.n	80012fe <LoopFillZerobss>

080012fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012fc:	3204      	adds	r2, #4

080012fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001300:	d3fb      	bcc.n	80012fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001302:	f004 f959 	bl	80055b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001306:	f7ff f918 	bl	800053a <main>

0800130a <LoopForever>:

LoopForever:
    b LoopForever
 800130a:	e7fe      	b.n	800130a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800130c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001314:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001318:	08005f74 	.word	0x08005f74
  ldr r2, =_sbss
 800131c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001320:	2000064c 	.word	0x2000064c

08001324 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001324:	e7fe      	b.n	8001324 <ADC1_2_IRQHandler>
	...

08001328 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800132c:	4b08      	ldr	r3, [pc, #32]	@ (8001350 <HAL_Init+0x28>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a07      	ldr	r2, [pc, #28]	@ (8001350 <HAL_Init+0x28>)
 8001332:	f043 0310 	orr.w	r3, r3, #16
 8001336:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001338:	2003      	movs	r0, #3
 800133a:	f000 f94f 	bl	80015dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800133e:	2000      	movs	r0, #0
 8001340:	f000 f808 	bl	8001354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001344:	f7ff fd70 	bl	8000e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40022000 	.word	0x40022000

08001354 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800135c:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <HAL_InitTick+0x54>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_InitTick+0x58>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800136a:	fbb3 f3f1 	udiv	r3, r3, r1
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f967 	bl	8001646 <HAL_SYSTICK_Config>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e00e      	b.n	80013a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b0f      	cmp	r3, #15
 8001386:	d80a      	bhi.n	800139e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001388:	2200      	movs	r2, #0
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	f04f 30ff 	mov.w	r0, #4294967295
 8001390:	f000 f92f 	bl	80015f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001394:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <HAL_InitTick+0x5c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000010 	.word	0x20000010
 80013b0:	2000000c 	.word	0x2000000c

080013b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_IncTick+0x20>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <HAL_IncTick+0x24>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4413      	add	r3, r2
 80013c4:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <HAL_IncTick+0x24>)
 80013c6:	6013      	str	r3, [r2, #0]
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000010 	.word	0x20000010
 80013d8:	20000500 	.word	0x20000500

080013dc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return uwTick;  
 80013e0:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <HAL_GetTick+0x14>)
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	20000500 	.word	0x20000500

080013f4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013fc:	f7ff ffee 	bl	80013dc <HAL_GetTick>
 8001400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800140c:	d005      	beq.n	800141a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140e:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <HAL_Delay+0x44>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4413      	add	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800141a:	bf00      	nop
 800141c:	f7ff ffde 	bl	80013dc <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	429a      	cmp	r2, r3
 800142a:	d8f7      	bhi.n	800141c <HAL_Delay+0x28>
  {
  }
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000010 	.word	0x20000010

0800143c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800144c:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001458:	4013      	ands	r3, r2
 800145a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146e:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	60d3      	str	r3, [r2, #12]
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001488:	4b04      	ldr	r3, [pc, #16]	@ (800149c <__NVIC_GetPriorityGrouping+0x18>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	0a1b      	lsrs	r3, r3, #8
 800148e:	f003 0307 	and.w	r3, r3, #7
}
 8001492:	4618      	mov	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db0b      	blt.n	80014ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f003 021f 	and.w	r2, r3, #31
 80014b8:	4907      	ldr	r1, [pc, #28]	@ (80014d8 <__NVIC_EnableIRQ+0x38>)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	095b      	lsrs	r3, r3, #5
 80014c0:	2001      	movs	r0, #1
 80014c2:	fa00 f202 	lsl.w	r2, r0, r2
 80014c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000e100 	.word	0xe000e100

080014dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	6039      	str	r1, [r7, #0]
 80014e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	db0a      	blt.n	8001506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	490c      	ldr	r1, [pc, #48]	@ (8001528 <__NVIC_SetPriority+0x4c>)
 80014f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fa:	0112      	lsls	r2, r2, #4
 80014fc:	b2d2      	uxtb	r2, r2
 80014fe:	440b      	add	r3, r1
 8001500:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001504:	e00a      	b.n	800151c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	b2da      	uxtb	r2, r3
 800150a:	4908      	ldr	r1, [pc, #32]	@ (800152c <__NVIC_SetPriority+0x50>)
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	f003 030f 	and.w	r3, r3, #15
 8001512:	3b04      	subs	r3, #4
 8001514:	0112      	lsls	r2, r2, #4
 8001516:	b2d2      	uxtb	r2, r2
 8001518:	440b      	add	r3, r1
 800151a:	761a      	strb	r2, [r3, #24]
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000e100 	.word	0xe000e100
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001530:	b480      	push	{r7}
 8001532:	b089      	sub	sp, #36	@ 0x24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	f1c3 0307 	rsb	r3, r3, #7
 800154a:	2b04      	cmp	r3, #4
 800154c:	bf28      	it	cs
 800154e:	2304      	movcs	r3, #4
 8001550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	3304      	adds	r3, #4
 8001556:	2b06      	cmp	r3, #6
 8001558:	d902      	bls.n	8001560 <NVIC_EncodePriority+0x30>
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	3b03      	subs	r3, #3
 800155e:	e000      	b.n	8001562 <NVIC_EncodePriority+0x32>
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001564:	f04f 32ff 	mov.w	r2, #4294967295
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43da      	mvns	r2, r3
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	401a      	ands	r2, r3
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001578:	f04f 31ff 	mov.w	r1, #4294967295
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	fa01 f303 	lsl.w	r3, r1, r3
 8001582:	43d9      	mvns	r1, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001588:	4313      	orrs	r3, r2
         );
}
 800158a:	4618      	mov	r0, r3
 800158c:	3724      	adds	r7, #36	@ 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
	...

08001598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015a8:	d301      	bcc.n	80015ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015aa:	2301      	movs	r3, #1
 80015ac:	e00f      	b.n	80015ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ae:	4a0a      	ldr	r2, [pc, #40]	@ (80015d8 <SysTick_Config+0x40>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015b6:	210f      	movs	r1, #15
 80015b8:	f04f 30ff 	mov.w	r0, #4294967295
 80015bc:	f7ff ff8e 	bl	80014dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c0:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <SysTick_Config+0x40>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015c6:	4b04      	ldr	r3, [pc, #16]	@ (80015d8 <SysTick_Config+0x40>)
 80015c8:	2207      	movs	r2, #7
 80015ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	e000e010 	.word	0xe000e010

080015dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ff29 	bl	800143c <__NVIC_SetPriorityGrouping>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b086      	sub	sp, #24
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	4603      	mov	r3, r0
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001604:	f7ff ff3e 	bl	8001484 <__NVIC_GetPriorityGrouping>
 8001608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	68b9      	ldr	r1, [r7, #8]
 800160e:	6978      	ldr	r0, [r7, #20]
 8001610:	f7ff ff8e 	bl	8001530 <NVIC_EncodePriority>
 8001614:	4602      	mov	r2, r0
 8001616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161a:	4611      	mov	r1, r2
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff5d 	bl	80014dc <__NVIC_SetPriority>
}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	4603      	mov	r3, r0
 8001632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff ff31 	bl	80014a0 <__NVIC_EnableIRQ>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ffa2 	bl	8001598 <SysTick_Config>
 8001654:	4603      	mov	r3, r0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001660:	b480      	push	{r7}
 8001662:	b087      	sub	sp, #28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166e:	e154      	b.n	800191a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	2101      	movs	r1, #1
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	4013      	ands	r3, r2
 800167e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 8146 	beq.w	8001914 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 0303 	and.w	r3, r3, #3
 8001690:	2b01      	cmp	r3, #1
 8001692:	d005      	beq.n	80016a0 <HAL_GPIO_Init+0x40>
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d130      	bne.n	8001702 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	2203      	movs	r2, #3
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	4013      	ands	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	68da      	ldr	r2, [r3, #12]
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016d6:	2201      	movs	r2, #1
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4013      	ands	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	091b      	lsrs	r3, r3, #4
 80016ec:	f003 0201 	and.w	r2, r3, #1
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f003 0303 	and.w	r3, r3, #3
 800170a:	2b03      	cmp	r3, #3
 800170c:	d017      	beq.n	800173e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	2203      	movs	r2, #3
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	43db      	mvns	r3, r3
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	4013      	ands	r3, r2
 8001724:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d123      	bne.n	8001792 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	08da      	lsrs	r2, r3, #3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3208      	adds	r2, #8
 8001752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001756:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	220f      	movs	r2, #15
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43db      	mvns	r3, r3
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	4013      	ands	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	691a      	ldr	r2, [r3, #16]
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	f003 0307 	and.w	r3, r3, #7
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	4313      	orrs	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	08da      	lsrs	r2, r3, #3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3208      	adds	r2, #8
 800178c:	6939      	ldr	r1, [r7, #16]
 800178e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	2203      	movs	r2, #3
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 0203 	and.w	r2, r3, #3
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	4313      	orrs	r3, r2
 80017be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 80a0 	beq.w	8001914 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d4:	4b58      	ldr	r3, [pc, #352]	@ (8001938 <HAL_GPIO_Init+0x2d8>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a57      	ldr	r2, [pc, #348]	@ (8001938 <HAL_GPIO_Init+0x2d8>)
 80017da:	f043 0301 	orr.w	r3, r3, #1
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b55      	ldr	r3, [pc, #340]	@ (8001938 <HAL_GPIO_Init+0x2d8>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017ec:	4a53      	ldr	r2, [pc, #332]	@ (800193c <HAL_GPIO_Init+0x2dc>)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	089b      	lsrs	r3, r3, #2
 80017f2:	3302      	adds	r3, #2
 80017f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	220f      	movs	r2, #15
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001816:	d019      	beq.n	800184c <HAL_GPIO_Init+0x1ec>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4a49      	ldr	r2, [pc, #292]	@ (8001940 <HAL_GPIO_Init+0x2e0>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d013      	beq.n	8001848 <HAL_GPIO_Init+0x1e8>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a48      	ldr	r2, [pc, #288]	@ (8001944 <HAL_GPIO_Init+0x2e4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d00d      	beq.n	8001844 <HAL_GPIO_Init+0x1e4>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a47      	ldr	r2, [pc, #284]	@ (8001948 <HAL_GPIO_Init+0x2e8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d007      	beq.n	8001840 <HAL_GPIO_Init+0x1e0>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a46      	ldr	r2, [pc, #280]	@ (800194c <HAL_GPIO_Init+0x2ec>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d101      	bne.n	800183c <HAL_GPIO_Init+0x1dc>
 8001838:	2304      	movs	r3, #4
 800183a:	e008      	b.n	800184e <HAL_GPIO_Init+0x1ee>
 800183c:	2305      	movs	r3, #5
 800183e:	e006      	b.n	800184e <HAL_GPIO_Init+0x1ee>
 8001840:	2303      	movs	r3, #3
 8001842:	e004      	b.n	800184e <HAL_GPIO_Init+0x1ee>
 8001844:	2302      	movs	r3, #2
 8001846:	e002      	b.n	800184e <HAL_GPIO_Init+0x1ee>
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <HAL_GPIO_Init+0x1ee>
 800184c:	2300      	movs	r3, #0
 800184e:	697a      	ldr	r2, [r7, #20]
 8001850:	f002 0203 	and.w	r2, r2, #3
 8001854:	0092      	lsls	r2, r2, #2
 8001856:	4093      	lsls	r3, r2
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4313      	orrs	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800185e:	4937      	ldr	r1, [pc, #220]	@ (800193c <HAL_GPIO_Init+0x2dc>)
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	3302      	adds	r3, #2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800186c:	4b38      	ldr	r3, [pc, #224]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	43db      	mvns	r3, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001890:	4a2f      	ldr	r2, [pc, #188]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001896:	4b2e      	ldr	r3, [pc, #184]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	43db      	mvns	r3, r3
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	4013      	ands	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018ba:	4a25      	ldr	r2, [pc, #148]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018c0:	4b23      	ldr	r3, [pc, #140]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	43db      	mvns	r3, r3
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4013      	ands	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018ea:	4b19      	ldr	r3, [pc, #100]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	43db      	mvns	r3, r3
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	4013      	ands	r3, r2
 80018f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4313      	orrs	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800190e:	4a10      	ldr	r2, [pc, #64]	@ (8001950 <HAL_GPIO_Init+0x2f0>)
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	3301      	adds	r3, #1
 8001918:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	fa22 f303 	lsr.w	r3, r2, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	f47f aea3 	bne.w	8001670 <HAL_GPIO_Init+0x10>
  }
}
 800192a:	bf00      	nop
 800192c:	bf00      	nop
 800192e:	371c      	adds	r7, #28
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	40021000 	.word	0x40021000
 800193c:	40010000 	.word	0x40010000
 8001940:	48000400 	.word	0x48000400
 8001944:	48000800 	.word	0x48000800
 8001948:	48000c00 	.word	0x48000c00
 800194c:	48001000 	.word	0x48001000
 8001950:	40010400 	.word	0x40010400

08001954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	691a      	ldr	r2, [r3, #16]
 8001964:	887b      	ldrh	r3, [r7, #2]
 8001966:	4013      	ands	r3, r2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800196c:	2301      	movs	r3, #1
 800196e:	73fb      	strb	r3, [r7, #15]
 8001970:	e001      	b.n	8001976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001976:	7bfb      	ldrb	r3, [r7, #15]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	807b      	strh	r3, [r7, #2]
 8001990:	4613      	mov	r3, r2
 8001992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001994:	787b      	ldrb	r3, [r7, #1]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800199a:	887a      	ldrh	r2, [r7, #2]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019a0:	e002      	b.n	80019a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019a2:	887a      	ldrh	r2, [r7, #2]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019be:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019c0:	695a      	ldr	r2, [r3, #20]
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	4013      	ands	r3, r2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d006      	beq.n	80019d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019ca:	4a05      	ldr	r2, [pc, #20]	@ (80019e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019cc:	88fb      	ldrh	r3, [r7, #6]
 80019ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019d0:	88fb      	ldrh	r3, [r7, #6]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff f910 	bl	8000bf8 <HAL_GPIO_EXTI_Callback>
  }
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40010400 	.word	0x40010400

080019e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e08d      	b.n	8001b12 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d106      	bne.n	8001a10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff fa30 	bl	8000e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2224      	movs	r2, #36	@ 0x24
 8001a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0201 	bic.w	r2, r2, #1
 8001a26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d107      	bne.n	8001a5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	e006      	b.n	8001a6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689a      	ldr	r2, [r3, #8]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001a6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d108      	bne.n	8001a86 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	e007      	b.n	8001a96 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001aa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001aa8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ab8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691a      	ldr	r2, [r3, #16]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69d9      	ldr	r1, [r3, #28]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a1a      	ldr	r2, [r3, #32]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f042 0201 	orr.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2220      	movs	r2, #32
 8001afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af02      	add	r7, sp, #8
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	607a      	str	r2, [r7, #4]
 8001b26:	461a      	mov	r2, r3
 8001b28:	460b      	mov	r3, r1
 8001b2a:	817b      	strh	r3, [r7, #10]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2b20      	cmp	r3, #32
 8001b3a:	f040 80fd 	bne.w	8001d38 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d101      	bne.n	8001b4c <HAL_I2C_Master_Transmit+0x30>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	e0f6      	b.n	8001d3a <HAL_I2C_Master_Transmit+0x21e>
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b54:	f7ff fc42 	bl	80013dc <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2319      	movs	r3, #25
 8001b60:	2201      	movs	r2, #1
 8001b62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 f914 	bl	8001d94 <I2C_WaitOnFlagUntilTimeout>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e0e1      	b.n	8001d3a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2221      	movs	r2, #33	@ 0x21
 8001b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2210      	movs	r2, #16
 8001b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	893a      	ldrh	r2, [r7, #8]
 8001b96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	2bff      	cmp	r3, #255	@ 0xff
 8001ba6:	d906      	bls.n	8001bb6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	22ff      	movs	r2, #255	@ 0xff
 8001bac:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001bae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	e007      	b.n	8001bc6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001bc0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bc4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d024      	beq.n	8001c18 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd2:	781a      	ldrb	r2, [r3, #0]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	1c5a      	adds	r2, r3, #1
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	3b01      	subs	r3, #1
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	3301      	adds	r3, #1
 8001c06:	b2da      	uxtb	r2, r3
 8001c08:	8979      	ldrh	r1, [r7, #10]
 8001c0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001d44 <HAL_I2C_Master_Transmit+0x228>)
 8001c0c:	9300      	str	r3, [sp, #0]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 fa83 	bl	800211c <I2C_TransferConfig>
 8001c16:	e066      	b.n	8001ce6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	8979      	ldrh	r1, [r7, #10]
 8001c20:	4b48      	ldr	r3, [pc, #288]	@ (8001d44 <HAL_I2C_Master_Transmit+0x228>)
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f000 fa78 	bl	800211c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001c2c:	e05b      	b.n	8001ce6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	6a39      	ldr	r1, [r7, #32]
 8001c32:	68f8      	ldr	r0, [r7, #12]
 8001c34:	f000 f907 	bl	8001e46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e07b      	b.n	8001d3a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c46:	781a      	ldrb	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d034      	beq.n	8001ce6 <HAL_I2C_Master_Transmit+0x1ca>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d130      	bne.n	8001ce6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2180      	movs	r1, #128	@ 0x80
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f000 f880 	bl	8001d94 <I2C_WaitOnFlagUntilTimeout>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e04d      	b.n	8001d3a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	2bff      	cmp	r3, #255	@ 0xff
 8001ca6:	d90e      	bls.n	8001cc6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	22ff      	movs	r2, #255	@ 0xff
 8001cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	8979      	ldrh	r1, [r7, #10]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	f000 fa2c 	bl	800211c <I2C_TransferConfig>
 8001cc4:	e00f      	b.n	8001ce6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	8979      	ldrh	r1, [r7, #10]
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ce0:	68f8      	ldr	r0, [r7, #12]
 8001ce2:	f000 fa1b 	bl	800211c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d19e      	bne.n	8001c2e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	6a39      	ldr	r1, [r7, #32]
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 f8ed 	bl	8001ed4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e01a      	b.n	8001d3a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2220      	movs	r2, #32
 8001d0a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6859      	ldr	r1, [r3, #4]
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <HAL_I2C_Master_Transmit+0x22c>)
 8001d18:	400b      	ands	r3, r1
 8001d1a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2220      	movs	r2, #32
 8001d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	e000      	b.n	8001d3a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001d38:	2302      	movs	r3, #2
  }
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	80002000 	.word	0x80002000
 8001d48:	fe00e800 	.word	0xfe00e800

08001d4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d103      	bne.n	8001d6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2200      	movs	r2, #0
 8001d68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d007      	beq.n	8001d88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	699a      	ldr	r2, [r3, #24]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f042 0201 	orr.w	r2, r2, #1
 8001d86:	619a      	str	r2, [r3, #24]
  }
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	4613      	mov	r3, r2
 8001da2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001da4:	e03b      	b.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	6839      	ldr	r1, [r7, #0]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 f8d6 	bl	8001f5c <I2C_IsErrorOccurred>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e041      	b.n	8001e3e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc0:	d02d      	beq.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dc2:	f7ff fb0b 	bl	80013dc <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d302      	bcc.n	8001dd8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d122      	bne.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	699a      	ldr	r2, [r3, #24]
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	4013      	ands	r3, r2
 8001de2:	68ba      	ldr	r2, [r7, #8]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	461a      	mov	r2, r3
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d113      	bne.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f043 0220 	orr.w	r2, r3, #32
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2220      	movs	r2, #32
 8001e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00f      	b.n	8001e3e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	699a      	ldr	r2, [r3, #24]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	4013      	ands	r3, r2
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	bf0c      	ite	eq
 8001e2e:	2301      	moveq	r3, #1
 8001e30:	2300      	movne	r3, #0
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	461a      	mov	r2, r3
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d0b4      	beq.n	8001da6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b084      	sub	sp, #16
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e52:	e033      	b.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	68b9      	ldr	r1, [r7, #8]
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 f87f 	bl	8001f5c <I2C_IsErrorOccurred>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e031      	b.n	8001ecc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e6e:	d025      	beq.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e70:	f7ff fab4 	bl	80013dc <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d302      	bcc.n	8001e86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d11a      	bne.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d013      	beq.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e98:	f043 0220 	orr.w	r2, r3, #32
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e007      	b.n	8001ecc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d1c4      	bne.n	8001e54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ee0:	e02f      	b.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 f838 	bl	8001f5c <I2C_IsErrorOccurred>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e02d      	b.n	8001f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ef6:	f7ff fa71 	bl	80013dc <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d302      	bcc.n	8001f0c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d11a      	bne.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f003 0320 	and.w	r3, r3, #32
 8001f16:	2b20      	cmp	r3, #32
 8001f18:	d013      	beq.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	f043 0220 	orr.w	r2, r3, #32
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2220      	movs	r2, #32
 8001f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e007      	b.n	8001f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	d1c8      	bne.n	8001ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	@ 0x28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	f003 0310 	and.w	r3, r3, #16
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d068      	beq.n	800205a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001f90:	e049      	b.n	8002026 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f98:	d045      	beq.n	8002026 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001f9a:	f7ff fa1f 	bl	80013dc <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d302      	bcc.n	8001fb0 <I2C_IsErrorOccurred+0x54>
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d13a      	bne.n	8002026 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001fc2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001fd2:	d121      	bne.n	8002018 <I2C_IsErrorOccurred+0xbc>
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fda:	d01d      	beq.n	8002018 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001fdc:	7cfb      	ldrb	r3, [r7, #19]
 8001fde:	2b20      	cmp	r3, #32
 8001fe0:	d01a      	beq.n	8002018 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ff0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001ff2:	f7ff f9f3 	bl	80013dc <HAL_GetTick>
 8001ff6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ff8:	e00e      	b.n	8002018 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001ffa:	f7ff f9ef 	bl	80013dc <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b19      	cmp	r3, #25
 8002006:	d907      	bls.n	8002018 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002008:	6a3b      	ldr	r3, [r7, #32]
 800200a:	f043 0320 	orr.w	r3, r3, #32
 800200e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002016:	e006      	b.n	8002026 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f003 0320 	and.w	r3, r3, #32
 8002022:	2b20      	cmp	r3, #32
 8002024:	d1e9      	bne.n	8001ffa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b20      	cmp	r3, #32
 8002032:	d003      	beq.n	800203c <I2C_IsErrorOccurred+0xe0>
 8002034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0aa      	beq.n	8001f92 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800203c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002040:	2b00      	cmp	r3, #0
 8002042:	d103      	bne.n	800204c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2220      	movs	r2, #32
 800204a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00b      	beq.n	8002084 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800206c:	6a3b      	ldr	r3, [r7, #32]
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800207c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00b      	beq.n	80020a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800208e:	6a3b      	ldr	r3, [r7, #32]
 8002090:	f043 0308 	orr.w	r3, r3, #8
 8002094:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800209e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00b      	beq.n	80020c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	f043 0302 	orr.w	r3, r3, #2
 80020b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80020c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d01c      	beq.n	800210a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f7ff fe3b 	bl	8001d4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6859      	ldr	r1, [r3, #4]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <I2C_IsErrorOccurred+0x1bc>)
 80020e2:	400b      	ands	r3, r1
 80020e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	431a      	orrs	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2220      	movs	r2, #32
 80020f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800210a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800210e:	4618      	mov	r0, r3
 8002110:	3728      	adds	r7, #40	@ 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	fe00e800 	.word	0xfe00e800

0800211c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	607b      	str	r3, [r7, #4]
 8002126:	460b      	mov	r3, r1
 8002128:	817b      	strh	r3, [r7, #10]
 800212a:	4613      	mov	r3, r2
 800212c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800212e:	897b      	ldrh	r3, [r7, #10]
 8002130:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002134:	7a7b      	ldrb	r3, [r7, #9]
 8002136:	041b      	lsls	r3, r3, #16
 8002138:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800213c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002142:	6a3b      	ldr	r3, [r7, #32]
 8002144:	4313      	orrs	r3, r2
 8002146:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800214a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	6a3b      	ldr	r3, [r7, #32]
 8002154:	0d5b      	lsrs	r3, r3, #21
 8002156:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800215a:	4b08      	ldr	r3, [pc, #32]	@ (800217c <I2C_TransferConfig+0x60>)
 800215c:	430b      	orrs	r3, r1
 800215e:	43db      	mvns	r3, r3
 8002160:	ea02 0103 	and.w	r1, r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	430a      	orrs	r2, r1
 800216c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800216e:	bf00      	nop
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	03ff63ff 	.word	0x03ff63ff

08002180 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b20      	cmp	r3, #32
 8002194:	d138      	bne.n	8002208 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e032      	b.n	800220a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2224      	movs	r2, #36	@ 0x24
 80021b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80021d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6819      	ldr	r1, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0201 	orr.w	r2, r2, #1
 80021f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2220      	movs	r2, #32
 80021f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	e000      	b.n	800220a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002208:	2302      	movs	r3, #2
  }
}
 800220a:	4618      	mov	r0, r3
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002216:	b480      	push	{r7}
 8002218:	b085      	sub	sp, #20
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
 800221e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b20      	cmp	r3, #32
 800222a:	d139      	bne.n	80022a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002232:	2b01      	cmp	r3, #1
 8002234:	d101      	bne.n	800223a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002236:	2302      	movs	r3, #2
 8002238:	e033      	b.n	80022a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2224      	movs	r2, #36	@ 0x24
 8002246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f022 0201 	bic.w	r2, r2, #1
 8002258:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002268:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	4313      	orrs	r3, r2
 8002272:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f042 0201 	orr.w	r2, r2, #1
 800228a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800229c:	2300      	movs	r3, #0
 800229e:	e000      	b.n	80022a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022a0:	2302      	movs	r3, #2
  }
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b084      	sub	sp, #16
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e0b9      	b.n	8002434 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d106      	bne.n	80022da <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f7fe feed 	bl	80010b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2203      	movs	r2, #3
 80022de:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f003 f8e9 	bl	80054be <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022ec:	2300      	movs	r3, #0
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	e03e      	b.n	8002370 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022f2:	7bfa      	ldrb	r2, [r7, #15]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	440b      	add	r3, r1
 8002300:	3311      	adds	r3, #17
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002306:	7bfa      	ldrb	r2, [r7, #15]
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	440b      	add	r3, r1
 8002314:	3310      	adds	r3, #16
 8002316:	7bfa      	ldrb	r2, [r7, #15]
 8002318:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	440b      	add	r3, r1
 8002328:	3313      	adds	r3, #19
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800232e:	7bfa      	ldrb	r2, [r7, #15]
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	4613      	mov	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	440b      	add	r3, r1
 800233c:	3320      	adds	r3, #32
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002342:	7bfa      	ldrb	r2, [r7, #15]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	440b      	add	r3, r1
 8002350:	3324      	adds	r3, #36	@ 0x24
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	440b      	add	r3, r1
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800236a:	7bfb      	ldrb	r3, [r7, #15]
 800236c:	3301      	adds	r3, #1
 800236e:	73fb      	strb	r3, [r7, #15]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	791b      	ldrb	r3, [r3, #4]
 8002374:	7bfa      	ldrb	r2, [r7, #15]
 8002376:	429a      	cmp	r2, r3
 8002378:	d3bb      	bcc.n	80022f2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800237a:	2300      	movs	r3, #0
 800237c:	73fb      	strb	r3, [r7, #15]
 800237e:	e044      	b.n	800240a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002380:	7bfa      	ldrb	r2, [r7, #15]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	440b      	add	r3, r1
 800238e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002396:	7bfa      	ldrb	r2, [r7, #15]
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	4613      	mov	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	440b      	add	r3, r1
 80023a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80023a8:	7bfa      	ldrb	r2, [r7, #15]
 80023aa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80023ac:	7bfa      	ldrb	r2, [r7, #15]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	440b      	add	r3, r1
 80023ba:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80023c2:	7bfa      	ldrb	r2, [r7, #15]
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	440b      	add	r3, r1
 80023d0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023d8:	7bfa      	ldrb	r2, [r7, #15]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	440b      	add	r3, r1
 80023e6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023ee:	7bfa      	ldrb	r2, [r7, #15]
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4413      	add	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	440b      	add	r3, r1
 80023fc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	3301      	adds	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	791b      	ldrb	r3, [r3, #4]
 800240e:	7bfa      	ldrb	r2, [r7, #15]
 8002410:	429a      	cmp	r2, r3
 8002412:	d3b5      	bcc.n	8002380 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3304      	adds	r3, #4
 800241c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002420:	f003 f868 	bl	80054f4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002442:	af00      	add	r7, sp, #0
 8002444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002448:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800244c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800244e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002452:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d102      	bne.n	8002462 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	f000 bff4 	b.w	800344a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002462:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002466:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 816d 	beq.w	8002752 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002478:	4bb4      	ldr	r3, [pc, #720]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 030c 	and.w	r3, r3, #12
 8002480:	2b04      	cmp	r3, #4
 8002482:	d00c      	beq.n	800249e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002484:	4bb1      	ldr	r3, [pc, #708]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 030c 	and.w	r3, r3, #12
 800248c:	2b08      	cmp	r3, #8
 800248e:	d157      	bne.n	8002540 <HAL_RCC_OscConfig+0x104>
 8002490:	4bae      	ldr	r3, [pc, #696]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800249c:	d150      	bne.n	8002540 <HAL_RCC_OscConfig+0x104>
 800249e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024a2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80024aa:	fa93 f3a3 	rbit	r3, r3
 80024ae:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024b2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b6:	fab3 f383 	clz	r3, r3
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80024be:	d802      	bhi.n	80024c6 <HAL_RCC_OscConfig+0x8a>
 80024c0:	4ba2      	ldr	r3, [pc, #648]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	e015      	b.n	80024f2 <HAL_RCC_OscConfig+0xb6>
 80024c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024ca:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80024d2:	fa93 f3a3 	rbit	r3, r3
 80024d6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80024da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024de:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80024e2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80024e6:	fa93 f3a3 	rbit	r3, r3
 80024ea:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80024ee:	4b97      	ldr	r3, [pc, #604]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80024f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024f6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80024fa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80024fe:	fa92 f2a2 	rbit	r2, r2
 8002502:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002506:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800250a:	fab2 f282 	clz	r2, r2
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	f042 0220 	orr.w	r2, r2, #32
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	f002 021f 	and.w	r2, r2, #31
 800251a:	2101      	movs	r1, #1
 800251c:	fa01 f202 	lsl.w	r2, r1, r2
 8002520:	4013      	ands	r3, r2
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 8114 	beq.w	8002750 <HAL_RCC_OscConfig+0x314>
 8002528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	f040 810b 	bne.w	8002750 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	f000 bf85 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002544:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002550:	d106      	bne.n	8002560 <HAL_RCC_OscConfig+0x124>
 8002552:	4b7e      	ldr	r3, [pc, #504]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7d      	ldr	r2, [pc, #500]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002558:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	e036      	b.n	80025ce <HAL_RCC_OscConfig+0x192>
 8002560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002564:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10c      	bne.n	800258a <HAL_RCC_OscConfig+0x14e>
 8002570:	4b76      	ldr	r3, [pc, #472]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a75      	ldr	r2, [pc, #468]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002576:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4b73      	ldr	r3, [pc, #460]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a72      	ldr	r2, [pc, #456]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002582:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	e021      	b.n	80025ce <HAL_RCC_OscConfig+0x192>
 800258a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800259a:	d10c      	bne.n	80025b6 <HAL_RCC_OscConfig+0x17a>
 800259c:	4b6b      	ldr	r3, [pc, #428]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a6a      	ldr	r2, [pc, #424]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025a6:	6013      	str	r3, [r2, #0]
 80025a8:	4b68      	ldr	r3, [pc, #416]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a67      	ldr	r2, [pc, #412]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	e00b      	b.n	80025ce <HAL_RCC_OscConfig+0x192>
 80025b6:	4b65      	ldr	r3, [pc, #404]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a64      	ldr	r2, [pc, #400]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b62      	ldr	r3, [pc, #392]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a61      	ldr	r2, [pc, #388]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025cc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025ce:	4b5f      	ldr	r3, [pc, #380]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d2:	f023 020f 	bic.w	r2, r3, #15
 80025d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	495a      	ldr	r1, [pc, #360]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d054      	beq.n	80026a2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f8:	f7fe fef0 	bl	80013dc <HAL_GetTick>
 80025fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002600:	e00a      	b.n	8002618 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002602:	f7fe feeb 	bl	80013dc <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b64      	cmp	r3, #100	@ 0x64
 8002610:	d902      	bls.n	8002618 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	f000 bf19 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
 8002618:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800261c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800262c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002630:	fab3 f383 	clz	r3, r3
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b3f      	cmp	r3, #63	@ 0x3f
 8002638:	d802      	bhi.n	8002640 <HAL_RCC_OscConfig+0x204>
 800263a:	4b44      	ldr	r3, [pc, #272]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	e015      	b.n	800266c <HAL_RCC_OscConfig+0x230>
 8002640:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002644:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002648:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800264c:	fa93 f3a3 	rbit	r3, r3
 8002650:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002654:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002658:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800265c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002660:	fa93 f3a3 	rbit	r3, r3
 8002664:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002668:	4b38      	ldr	r3, [pc, #224]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 800266a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002670:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002674:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002678:	fa92 f2a2 	rbit	r2, r2
 800267c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002680:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002684:	fab2 f282 	clz	r2, r2
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	f042 0220 	orr.w	r2, r2, #32
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	f002 021f 	and.w	r2, r2, #31
 8002694:	2101      	movs	r1, #1
 8002696:	fa01 f202 	lsl.w	r2, r1, r2
 800269a:	4013      	ands	r3, r2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d0b0      	beq.n	8002602 <HAL_RCC_OscConfig+0x1c6>
 80026a0:	e057      	b.n	8002752 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a2:	f7fe fe9b 	bl	80013dc <HAL_GetTick>
 80026a6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026aa:	e00a      	b.n	80026c2 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ac:	f7fe fe96 	bl	80013dc <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b64      	cmp	r3, #100	@ 0x64
 80026ba:	d902      	bls.n	80026c2 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	f000 bec4 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
 80026c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026c6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ca:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80026ce:	fa93 f3a3 	rbit	r3, r3
 80026d2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80026d6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026da:	fab3 f383 	clz	r3, r3
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80026e2:	d802      	bhi.n	80026ea <HAL_RCC_OscConfig+0x2ae>
 80026e4:	4b19      	ldr	r3, [pc, #100]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	e015      	b.n	8002716 <HAL_RCC_OscConfig+0x2da>
 80026ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026ee:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80026f6:	fa93 f3a3 	rbit	r3, r3
 80026fa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80026fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002702:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002706:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800270a:	fa93 f3a3 	rbit	r3, r3
 800270e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002712:	4b0e      	ldr	r3, [pc, #56]	@ (800274c <HAL_RCC_OscConfig+0x310>)
 8002714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002716:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800271a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800271e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002722:	fa92 f2a2 	rbit	r2, r2
 8002726:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800272a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800272e:	fab2 f282 	clz	r2, r2
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	f042 0220 	orr.w	r2, r2, #32
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	f002 021f 	and.w	r2, r2, #31
 800273e:	2101      	movs	r1, #1
 8002740:	fa01 f202 	lsl.w	r2, r1, r2
 8002744:	4013      	ands	r3, r2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1b0      	bne.n	80026ac <HAL_RCC_OscConfig+0x270>
 800274a:	e002      	b.n	8002752 <HAL_RCC_OscConfig+0x316>
 800274c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002750:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002756:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 816c 	beq.w	8002a40 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002768:	4bcc      	ldr	r3, [pc, #816]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 030c 	and.w	r3, r3, #12
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00b      	beq.n	800278c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002774:	4bc9      	ldr	r3, [pc, #804]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 030c 	and.w	r3, r3, #12
 800277c:	2b08      	cmp	r3, #8
 800277e:	d16d      	bne.n	800285c <HAL_RCC_OscConfig+0x420>
 8002780:	4bc6      	ldr	r3, [pc, #792]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d167      	bne.n	800285c <HAL_RCC_OscConfig+0x420>
 800278c:	2302      	movs	r3, #2
 800278e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002792:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002796:	fa93 f3a3 	rbit	r3, r3
 800279a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800279e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027a2:	fab3 f383 	clz	r3, r3
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80027aa:	d802      	bhi.n	80027b2 <HAL_RCC_OscConfig+0x376>
 80027ac:	4bbb      	ldr	r3, [pc, #748]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	e013      	b.n	80027da <HAL_RCC_OscConfig+0x39e>
 80027b2:	2302      	movs	r3, #2
 80027b4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80027c4:	2302      	movs	r3, #2
 80027c6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80027ca:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80027d6:	4bb1      	ldr	r3, [pc, #708]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 80027d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027da:	2202      	movs	r2, #2
 80027dc:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80027e0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80027e4:	fa92 f2a2 	rbit	r2, r2
 80027e8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80027ec:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80027f0:	fab2 f282 	clz	r2, r2
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	f042 0220 	orr.w	r2, r2, #32
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	f002 021f 	and.w	r2, r2, #31
 8002800:	2101      	movs	r1, #1
 8002802:	fa01 f202 	lsl.w	r2, r1, r2
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00a      	beq.n	8002822 <HAL_RCC_OscConfig+0x3e6>
 800280c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002810:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d002      	beq.n	8002822 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	f000 be14 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002822:	4b9e      	ldr	r3, [pc, #632]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800282a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	21f8      	movs	r1, #248	@ 0xf8
 8002838:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002840:	fa91 f1a1 	rbit	r1, r1
 8002844:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002848:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800284c:	fab1 f181 	clz	r1, r1
 8002850:	b2c9      	uxtb	r1, r1
 8002852:	408b      	lsls	r3, r1
 8002854:	4991      	ldr	r1, [pc, #580]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 8002856:	4313      	orrs	r3, r2
 8002858:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800285a:	e0f1      	b.n	8002a40 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800285c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002860:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 8083 	beq.w	8002974 <HAL_RCC_OscConfig+0x538>
 800286e:	2301      	movs	r3, #1
 8002870:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002874:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002880:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800288e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	461a      	mov	r2, r3
 8002896:	2301      	movs	r3, #1
 8002898:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289a:	f7fe fd9f 	bl	80013dc <HAL_GetTick>
 800289e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a2:	e00a      	b.n	80028ba <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028a4:	f7fe fd9a 	bl	80013dc <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d902      	bls.n	80028ba <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	f000 bdc8 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
 80028ba:	2302      	movs	r3, #2
 80028bc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80028c4:	fa93 f3a3 	rbit	r3, r3
 80028c8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80028cc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d0:	fab3 f383 	clz	r3, r3
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80028d8:	d802      	bhi.n	80028e0 <HAL_RCC_OscConfig+0x4a4>
 80028da:	4b70      	ldr	r3, [pc, #448]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	e013      	b.n	8002908 <HAL_RCC_OscConfig+0x4cc>
 80028e0:	2302      	movs	r3, #2
 80028e2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80028ea:	fa93 f3a3 	rbit	r3, r3
 80028ee:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80028f2:	2302      	movs	r3, #2
 80028f4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80028f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002904:	4b65      	ldr	r3, [pc, #404]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	2202      	movs	r2, #2
 800290a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800290e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002912:	fa92 f2a2 	rbit	r2, r2
 8002916:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800291a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800291e:	fab2 f282 	clz	r2, r2
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	f042 0220 	orr.w	r2, r2, #32
 8002928:	b2d2      	uxtb	r2, r2
 800292a:	f002 021f 	and.w	r2, r2, #31
 800292e:	2101      	movs	r1, #1
 8002930:	fa01 f202 	lsl.w	r2, r1, r2
 8002934:	4013      	ands	r3, r2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0b4      	beq.n	80028a4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293a:	4b58      	ldr	r3, [pc, #352]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002946:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	21f8      	movs	r1, #248	@ 0xf8
 8002950:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002954:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002958:	fa91 f1a1 	rbit	r1, r1
 800295c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002960:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002964:	fab1 f181 	clz	r1, r1
 8002968:	b2c9      	uxtb	r1, r1
 800296a:	408b      	lsls	r3, r1
 800296c:	494b      	ldr	r1, [pc, #300]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 800296e:	4313      	orrs	r3, r2
 8002970:	600b      	str	r3, [r1, #0]
 8002972:	e065      	b.n	8002a40 <HAL_RCC_OscConfig+0x604>
 8002974:	2301      	movs	r3, #1
 8002976:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800297e:	fa93 f3a3 	rbit	r3, r3
 8002982:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002986:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800298a:	fab3 f383 	clz	r3, r3
 800298e:	b2db      	uxtb	r3, r3
 8002990:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002994:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	461a      	mov	r2, r3
 800299c:	2300      	movs	r3, #0
 800299e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a0:	f7fe fd1c 	bl	80013dc <HAL_GetTick>
 80029a4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a8:	e00a      	b.n	80029c0 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029aa:	f7fe fd17 	bl	80013dc <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d902      	bls.n	80029c0 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	f000 bd45 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
 80029c0:	2302      	movs	r3, #2
 80029c2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80029ca:	fa93 f3a3 	rbit	r3, r3
 80029ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80029d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d6:	fab3 f383 	clz	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80029de:	d802      	bhi.n	80029e6 <HAL_RCC_OscConfig+0x5aa>
 80029e0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	e013      	b.n	8002a0e <HAL_RCC_OscConfig+0x5d2>
 80029e6:	2302      	movs	r3, #2
 80029e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80029f8:	2302      	movs	r3, #2
 80029fa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80029fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a02:	fa93 f3a3 	rbit	r3, r3
 8002a06:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a0a:	4b24      	ldr	r3, [pc, #144]	@ (8002a9c <HAL_RCC_OscConfig+0x660>)
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002a14:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002a18:	fa92 f2a2 	rbit	r2, r2
 8002a1c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002a20:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002a24:	fab2 f282 	clz	r2, r2
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	f042 0220 	orr.w	r2, r2, #32
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	f002 021f 	and.w	r2, r2, #31
 8002a34:	2101      	movs	r1, #1
 8002a36:	fa01 f202 	lsl.w	r2, r1, r2
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1b4      	bne.n	80029aa <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f000 8115 	beq.w	8002c80 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d07e      	beq.n	8002b64 <HAL_RCC_OscConfig+0x728>
 8002a66:	2301      	movs	r3, #1
 8002a68:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002a70:	fa93 f3a3 	rbit	r3, r3
 8002a74:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002a78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a7c:	fab3 f383 	clz	r3, r3
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	461a      	mov	r2, r3
 8002a84:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <HAL_RCC_OscConfig+0x664>)
 8002a86:	4413      	add	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a90:	f7fe fca4 	bl	80013dc <HAL_GetTick>
 8002a94:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a98:	e00f      	b.n	8002aba <HAL_RCC_OscConfig+0x67e>
 8002a9a:	bf00      	nop
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aa4:	f7fe fc9a 	bl	80013dc <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d902      	bls.n	8002aba <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	f000 bcc8 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
 8002aba:	2302      	movs	r3, #2
 8002abc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002ac4:	fa93 f3a3 	rbit	r3, r3
 8002ac8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002adc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	fa93 f2a3 	rbit	r2, r3
 8002ae6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002af8:	2202      	movs	r2, #2
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	fa93 f2a3 	rbit	r2, r3
 8002b0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b12:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b14:	4bb0      	ldr	r3, [pc, #704]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002b16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b20:	2102      	movs	r1, #2
 8002b22:	6019      	str	r1, [r3, #0]
 8002b24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b28:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	fa93 f1a3 	rbit	r1, r3
 8002b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b36:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b3a:	6019      	str	r1, [r3, #0]
  return result;
 8002b3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b40:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	fab3 f383 	clz	r3, r3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	f003 031f 	and.w	r3, r3, #31
 8002b56:	2101      	movs	r1, #1
 8002b58:	fa01 f303 	lsl.w	r3, r1, r3
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0a0      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x668>
 8002b62:	e08d      	b.n	8002c80 <HAL_RCC_OscConfig+0x844>
 8002b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b68:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	fa93 f2a3 	rbit	r2, r3
 8002b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b82:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b86:	601a      	str	r2, [r3, #0]
  return result;
 8002b88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b90:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b92:	fab3 f383 	clz	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4b90      	ldr	r3, [pc, #576]	@ (8002ddc <HAL_RCC_OscConfig+0x9a0>)
 8002b9c:	4413      	add	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba6:	f7fe fc19 	bl	80013dc <HAL_GetTick>
 8002baa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bae:	e00a      	b.n	8002bc6 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bb0:	f7fe fc14 	bl	80013dc <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d902      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	f000 bc42 	b.w	800344a <HAL_RCC_OscConfig+0x100e>
 8002bc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bce:	2202      	movs	r2, #2
 8002bd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	fa93 f2a3 	rbit	r2, r3
 8002be0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bfa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	fa93 f2a3 	rbit	r2, r3
 8002c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c12:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c16:	2202      	movs	r2, #2
 8002c18:	601a      	str	r2, [r3, #0]
 8002c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	fa93 f2a3 	rbit	r2, r3
 8002c28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c30:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c32:	4b69      	ldr	r3, [pc, #420]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002c34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c3a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c3e:	2102      	movs	r1, #2
 8002c40:	6019      	str	r1, [r3, #0]
 8002c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c46:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	fa93 f1a3 	rbit	r1, r3
 8002c50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c54:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c58:	6019      	str	r1, [r3, #0]
  return result;
 8002c5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	fab3 f383 	clz	r3, r3
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2101      	movs	r1, #1
 8002c76:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d197      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 819e 	beq.w	8002fd2 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c96:	2300      	movs	r3, #0
 8002c98:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9c:	4b4e      	ldr	r3, [pc, #312]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d116      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca8:	4b4b      	ldr	r3, [pc, #300]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	4a4a      	ldr	r2, [pc, #296]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	61d3      	str	r3, [r2, #28]
 8002cb4:	4b48      	ldr	r3, [pc, #288]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cca:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002cce:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd6:	4b42      	ldr	r3, [pc, #264]	@ (8002de0 <HAL_RCC_OscConfig+0x9a4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d11a      	bne.n	8002d18 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8002de0 <HAL_RCC_OscConfig+0x9a4>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a3e      	ldr	r2, [pc, #248]	@ (8002de0 <HAL_RCC_OscConfig+0x9a4>)
 8002ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cee:	f7fe fb75 	bl	80013dc <HAL_GetTick>
 8002cf2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf6:	e009      	b.n	8002d0c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf8:	f7fe fb70 	bl	80013dc <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b64      	cmp	r3, #100	@ 0x64
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e39e      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0c:	4b34      	ldr	r3, [pc, #208]	@ (8002de0 <HAL_RCC_OscConfig+0x9a4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0ef      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d106      	bne.n	8002d36 <HAL_RCC_OscConfig+0x8fa>
 8002d28:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	4a2a      	ldr	r2, [pc, #168]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6213      	str	r3, [r2, #32]
 8002d34:	e035      	b.n	8002da2 <HAL_RCC_OscConfig+0x966>
 8002d36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10c      	bne.n	8002d60 <HAL_RCC_OscConfig+0x924>
 8002d46:	4b24      	ldr	r3, [pc, #144]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4a23      	ldr	r2, [pc, #140]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d4c:	f023 0301 	bic.w	r3, r3, #1
 8002d50:	6213      	str	r3, [r2, #32]
 8002d52:	4b21      	ldr	r3, [pc, #132]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	4a20      	ldr	r2, [pc, #128]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d58:	f023 0304 	bic.w	r3, r3, #4
 8002d5c:	6213      	str	r3, [r2, #32]
 8002d5e:	e020      	b.n	8002da2 <HAL_RCC_OscConfig+0x966>
 8002d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	2b05      	cmp	r3, #5
 8002d6e:	d10c      	bne.n	8002d8a <HAL_RCC_OscConfig+0x94e>
 8002d70:	4b19      	ldr	r3, [pc, #100]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	4a18      	ldr	r2, [pc, #96]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d76:	f043 0304 	orr.w	r3, r3, #4
 8002d7a:	6213      	str	r3, [r2, #32]
 8002d7c:	4b16      	ldr	r3, [pc, #88]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	4a15      	ldr	r2, [pc, #84]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d82:	f043 0301 	orr.w	r3, r3, #1
 8002d86:	6213      	str	r3, [r2, #32]
 8002d88:	e00b      	b.n	8002da2 <HAL_RCC_OscConfig+0x966>
 8002d8a:	4b13      	ldr	r3, [pc, #76]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	4a12      	ldr	r2, [pc, #72]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d90:	f023 0301 	bic.w	r3, r3, #1
 8002d94:	6213      	str	r3, [r2, #32]
 8002d96:	4b10      	ldr	r3, [pc, #64]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002dd8 <HAL_RCC_OscConfig+0x99c>)
 8002d9c:	f023 0304 	bic.w	r3, r3, #4
 8002da0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 8087 	beq.w	8002ec2 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002db4:	f7fe fb12 	bl	80013dc <HAL_GetTick>
 8002db8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dbc:	e012      	b.n	8002de4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dbe:	f7fe fb0d 	bl	80013dc <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d908      	bls.n	8002de4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e339      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
 8002dd6:	bf00      	nop
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	10908120 	.word	0x10908120
 8002de0:	40007000 	.word	0x40007000
 8002de4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dec:	2202      	movs	r2, #2
 8002dee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	fa93 f2a3 	rbit	r2, r3
 8002dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e02:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e10:	2202      	movs	r2, #2
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e18:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	fa93 f2a3 	rbit	r2, r3
 8002e22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e26:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002e2a:	601a      	str	r2, [r3, #0]
  return result;
 8002e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e30:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002e34:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d102      	bne.n	8002e4c <HAL_RCC_OscConfig+0xa10>
 8002e46:	4b98      	ldr	r3, [pc, #608]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	e013      	b.n	8002e74 <HAL_RCC_OscConfig+0xa38>
 8002e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e50:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002e54:	2202      	movs	r2, #2
 8002e56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e5c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	fa93 f2a3 	rbit	r2, r3
 8002e66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	4b8d      	ldr	r3, [pc, #564]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e74:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e78:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002e7c:	2102      	movs	r1, #2
 8002e7e:	6011      	str	r1, [r2, #0]
 8002e80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e84:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	fa92 f1a2 	rbit	r1, r2
 8002e8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e92:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002e96:	6011      	str	r1, [r2, #0]
  return result;
 8002e98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e9c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	fab2 f282 	clz	r2, r2
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	f002 021f 	and.w	r2, r2, #31
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f43f af7f 	beq.w	8002dbe <HAL_RCC_OscConfig+0x982>
 8002ec0:	e07d      	b.n	8002fbe <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec2:	f7fe fa8b 	bl	80013dc <HAL_GetTick>
 8002ec6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eca:	e00b      	b.n	8002ee4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ecc:	f7fe fa86 	bl	80013dc <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e2b2      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
 8002ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002eec:	2202      	movs	r2, #2
 8002eee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	fa93 f2a3 	rbit	r2, r3
 8002efe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f02:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002f06:	601a      	str	r2, [r3, #0]
 8002f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f10:	2202      	movs	r2, #2
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f18:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	fa93 f2a3 	rbit	r2, r3
 8002f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f26:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002f2a:	601a      	str	r2, [r3, #0]
  return result;
 8002f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f30:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002f34:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f36:	fab3 f383 	clz	r3, r3
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d102      	bne.n	8002f4c <HAL_RCC_OscConfig+0xb10>
 8002f46:	4b58      	ldr	r3, [pc, #352]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	e013      	b.n	8002f74 <HAL_RCC_OscConfig+0xb38>
 8002f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f50:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002f54:	2202      	movs	r2, #2
 8002f56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	fa93 f2a3 	rbit	r2, r3
 8002f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f6a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	4b4d      	ldr	r3, [pc, #308]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f78:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	6011      	str	r1, [r2, #0]
 8002f80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f84:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002f88:	6812      	ldr	r2, [r2, #0]
 8002f8a:	fa92 f1a2 	rbit	r1, r2
 8002f8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f92:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002f96:	6011      	str	r1, [r2, #0]
  return result;
 8002f98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f9c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	fab2 f282 	clz	r2, r2
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	f002 021f 	and.w	r2, r2, #31
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb8:	4013      	ands	r3, r2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d186      	bne.n	8002ecc <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fbe:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d105      	bne.n	8002fd2 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fc6:	4b38      	ldr	r3, [pc, #224]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	4a37      	ldr	r2, [pc, #220]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002fcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fd0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 8232 	beq.w	8003448 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe4:	4b30      	ldr	r3, [pc, #192]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	f000 8201 	beq.w	80033f4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	f040 8157 	bne.w	80032b2 <HAL_RCC_OscConfig+0xe76>
 8003004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003008:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800300c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003010:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003016:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	fa93 f2a3 	rbit	r2, r3
 8003020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003024:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003028:	601a      	str	r2, [r3, #0]
  return result;
 800302a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800302e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003032:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003034:	fab3 f383 	clz	r3, r3
 8003038:	b2db      	uxtb	r3, r3
 800303a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800303e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	461a      	mov	r2, r3
 8003046:	2300      	movs	r3, #0
 8003048:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304a:	f7fe f9c7 	bl	80013dc <HAL_GetTick>
 800304e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003052:	e009      	b.n	8003068 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003054:	f7fe f9c2 	bl	80013dc <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e1f0      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
 8003068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800306c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003070:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003074:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800307a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	fa93 f2a3 	rbit	r2, r3
 8003084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003088:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800308c:	601a      	str	r2, [r3, #0]
  return result;
 800308e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003092:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003096:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b3f      	cmp	r3, #63	@ 0x3f
 80030a0:	d804      	bhi.n	80030ac <HAL_RCC_OscConfig+0xc70>
 80030a2:	4b01      	ldr	r3, [pc, #4]	@ (80030a8 <HAL_RCC_OscConfig+0xc6c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	e029      	b.n	80030fc <HAL_RCC_OscConfig+0xcc0>
 80030a8:	40021000 	.word	0x40021000
 80030ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030b0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80030b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030be:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	fa93 f2a3 	rbit	r2, r3
 80030c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030cc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80030da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	fa93 f2a3 	rbit	r2, r3
 80030ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	4bc3      	ldr	r3, [pc, #780]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003100:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003104:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003108:	6011      	str	r1, [r2, #0]
 800310a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800310e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003112:	6812      	ldr	r2, [r2, #0]
 8003114:	fa92 f1a2 	rbit	r1, r2
 8003118:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800311c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003120:	6011      	str	r1, [r2, #0]
  return result;
 8003122:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003126:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	fab2 f282 	clz	r2, r2
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	f042 0220 	orr.w	r2, r2, #32
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	f002 021f 	and.w	r2, r2, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f202 	lsl.w	r2, r1, r2
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d185      	bne.n	8003054 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003148:	4baf      	ldr	r3, [pc, #700]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003150:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003154:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800315c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003160:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	430b      	orrs	r3, r1
 800316a:	49a7      	ldr	r1, [pc, #668]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 800316c:	4313      	orrs	r3, r2
 800316e:	604b      	str	r3, [r1, #4]
 8003170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003174:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003178:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800317c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003182:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	fa93 f2a3 	rbit	r2, r3
 800318c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003190:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003194:	601a      	str	r2, [r3, #0]
  return result;
 8003196:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800319e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031a0:	fab3 f383 	clz	r3, r3
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031aa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	461a      	mov	r2, r3
 80031b2:	2301      	movs	r3, #1
 80031b4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b6:	f7fe f911 	bl	80013dc <HAL_GetTick>
 80031ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031be:	e009      	b.n	80031d4 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c0:	f7fe f90c 	bl	80013dc <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e13a      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
 80031d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80031dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	fa93 f2a3 	rbit	r2, r3
 80031f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80031f8:	601a      	str	r2, [r3, #0]
  return result;
 80031fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031fe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003202:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003204:	fab3 f383 	clz	r3, r3
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b3f      	cmp	r3, #63	@ 0x3f
 800320c:	d802      	bhi.n	8003214 <HAL_RCC_OscConfig+0xdd8>
 800320e:	4b7e      	ldr	r3, [pc, #504]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	e027      	b.n	8003264 <HAL_RCC_OscConfig+0xe28>
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800321c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003220:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003226:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	fa93 f2a3 	rbit	r2, r3
 8003230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003234:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003242:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	fa93 f2a3 	rbit	r2, r3
 8003256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	4b69      	ldr	r3, [pc, #420]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003268:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800326c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003270:	6011      	str	r1, [r2, #0]
 8003272:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003276:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	fa92 f1a2 	rbit	r1, r2
 8003280:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003284:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003288:	6011      	str	r1, [r2, #0]
  return result;
 800328a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800328e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003292:	6812      	ldr	r2, [r2, #0]
 8003294:	fab2 f282 	clz	r2, r2
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	f042 0220 	orr.w	r2, r2, #32
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	f002 021f 	and.w	r2, r2, #31
 80032a4:	2101      	movs	r1, #1
 80032a6:	fa01 f202 	lsl.w	r2, r1, r2
 80032aa:	4013      	ands	r3, r2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d087      	beq.n	80031c0 <HAL_RCC_OscConfig+0xd84>
 80032b0:	e0ca      	b.n	8003448 <HAL_RCC_OscConfig+0x100c>
 80032b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80032ba:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	fa93 f2a3 	rbit	r2, r3
 80032ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80032d6:	601a      	str	r2, [r3, #0]
  return result;
 80032d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032dc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80032e0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e2:	fab3 f383 	clz	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80032ec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	461a      	mov	r2, r3
 80032f4:	2300      	movs	r3, #0
 80032f6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7fe f870 	bl	80013dc <HAL_GetTick>
 80032fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003300:	e009      	b.n	8003316 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe f86b 	bl	80013dc <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e099      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
 8003316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800331a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800331e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003322:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003328:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	fa93 f2a3 	rbit	r2, r3
 8003332:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003336:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800333a:	601a      	str	r2, [r3, #0]
  return result;
 800333c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003340:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003344:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003346:	fab3 f383 	clz	r3, r3
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b3f      	cmp	r3, #63	@ 0x3f
 800334e:	d802      	bhi.n	8003356 <HAL_RCC_OscConfig+0xf1a>
 8003350:	4b2d      	ldr	r3, [pc, #180]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	e027      	b.n	80033a6 <HAL_RCC_OscConfig+0xf6a>
 8003356:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800335a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800335e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003362:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003364:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003368:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	fa93 f2a3 	rbit	r2, r3
 8003372:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003376:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003380:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003384:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	fa93 f2a3 	rbit	r2, r3
 8003398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	4b19      	ldr	r3, [pc, #100]	@ (8003408 <HAL_RCC_OscConfig+0xfcc>)
 80033a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033aa:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80033ae:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80033b2:	6011      	str	r1, [r2, #0]
 80033b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033b8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80033bc:	6812      	ldr	r2, [r2, #0]
 80033be:	fa92 f1a2 	rbit	r1, r2
 80033c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033c6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80033ca:	6011      	str	r1, [r2, #0]
  return result;
 80033cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033d0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	fab2 f282 	clz	r2, r2
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	f042 0220 	orr.w	r2, r2, #32
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	f002 021f 	and.w	r2, r2, #31
 80033e6:	2101      	movs	r1, #1
 80033e8:	fa01 f202 	lsl.w	r2, r1, r2
 80033ec:	4013      	ands	r3, r2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d187      	bne.n	8003302 <HAL_RCC_OscConfig+0xec6>
 80033f2:	e029      	b.n	8003448 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	69db      	ldr	r3, [r3, #28]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d103      	bne.n	800340c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e020      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
 8003408:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800340c:	4b11      	ldr	r3, [pc, #68]	@ (8003454 <HAL_RCC_OscConfig+0x1018>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003414:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003418:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800341c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003420:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	429a      	cmp	r2, r3
 800342a:	d10b      	bne.n	8003444 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800342c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003430:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003438:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003440:	429a      	cmp	r2, r3
 8003442:	d001      	beq.n	8003448 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	40021000 	.word	0x40021000

08003458 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b09e      	sub	sp, #120	@ 0x78
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e154      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003470:	4b89      	ldr	r3, [pc, #548]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d910      	bls.n	80034a0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b86      	ldr	r3, [pc, #536]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 0207 	bic.w	r2, r3, #7
 8003486:	4984      	ldr	r1, [pc, #528]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	4313      	orrs	r3, r2
 800348c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800348e:	4b82      	ldr	r3, [pc, #520]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e13c      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034ac:	4b7b      	ldr	r3, [pc, #492]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	4978      	ldr	r1, [pc, #480]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80cd 	beq.w	8003666 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d137      	bne.n	8003544 <HAL_RCC_ClockConfig+0xec>
 80034d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034dc:	fa93 f3a3 	rbit	r3, r3
 80034e0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80034e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034e4:	fab3 f383 	clz	r3, r3
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80034ec:	d802      	bhi.n	80034f4 <HAL_RCC_ClockConfig+0x9c>
 80034ee:	4b6b      	ldr	r3, [pc, #428]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	e00f      	b.n	8003514 <HAL_RCC_ClockConfig+0xbc>
 80034f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034fc:	fa93 f3a3 	rbit	r3, r3
 8003500:	667b      	str	r3, [r7, #100]	@ 0x64
 8003502:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003506:	663b      	str	r3, [r7, #96]	@ 0x60
 8003508:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800350a:	fa93 f3a3 	rbit	r3, r3
 800350e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003510:	4b62      	ldr	r3, [pc, #392]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003518:	65ba      	str	r2, [r7, #88]	@ 0x58
 800351a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800351c:	fa92 f2a2 	rbit	r2, r2
 8003520:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003522:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003524:	fab2 f282 	clz	r2, r2
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	f042 0220 	orr.w	r2, r2, #32
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	f002 021f 	and.w	r2, r2, #31
 8003534:	2101      	movs	r1, #1
 8003536:	fa01 f202 	lsl.w	r2, r1, r2
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d171      	bne.n	8003624 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e0ea      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	2b02      	cmp	r3, #2
 800354a:	d137      	bne.n	80035bc <HAL_RCC_ClockConfig+0x164>
 800354c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003550:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003554:	fa93 f3a3 	rbit	r3, r3
 8003558:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800355a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355c:	fab3 f383 	clz	r3, r3
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b3f      	cmp	r3, #63	@ 0x3f
 8003564:	d802      	bhi.n	800356c <HAL_RCC_ClockConfig+0x114>
 8003566:	4b4d      	ldr	r3, [pc, #308]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	e00f      	b.n	800358c <HAL_RCC_ClockConfig+0x134>
 800356c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003570:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003574:	fa93 f3a3 	rbit	r3, r3
 8003578:	647b      	str	r3, [r7, #68]	@ 0x44
 800357a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800357e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003582:	fa93 f3a3 	rbit	r3, r3
 8003586:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003588:	4b44      	ldr	r3, [pc, #272]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003590:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003592:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003594:	fa92 f2a2 	rbit	r2, r2
 8003598:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800359a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800359c:	fab2 f282 	clz	r2, r2
 80035a0:	b2d2      	uxtb	r2, r2
 80035a2:	f042 0220 	orr.w	r2, r2, #32
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	f002 021f 	and.w	r2, r2, #31
 80035ac:	2101      	movs	r1, #1
 80035ae:	fa01 f202 	lsl.w	r2, r1, r2
 80035b2:	4013      	ands	r3, r2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d135      	bne.n	8003624 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0ae      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
 80035bc:	2302      	movs	r3, #2
 80035be:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c2:	fa93 f3a3 	rbit	r3, r3
 80035c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80035c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ca:	fab3 f383 	clz	r3, r3
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80035d2:	d802      	bhi.n	80035da <HAL_RCC_ClockConfig+0x182>
 80035d4:	4b31      	ldr	r3, [pc, #196]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	e00d      	b.n	80035f6 <HAL_RCC_ClockConfig+0x19e>
 80035da:	2302      	movs	r3, #2
 80035dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e0:	fa93 f3a3 	rbit	r3, r3
 80035e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e6:	2302      	movs	r3, #2
 80035e8:	623b      	str	r3, [r7, #32]
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	61fb      	str	r3, [r7, #28]
 80035f2:	4b2a      	ldr	r3, [pc, #168]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f6:	2202      	movs	r2, #2
 80035f8:	61ba      	str	r2, [r7, #24]
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	fa92 f2a2 	rbit	r2, r2
 8003600:	617a      	str	r2, [r7, #20]
  return result;
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	fab2 f282 	clz	r2, r2
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	f042 0220 	orr.w	r2, r2, #32
 800360e:	b2d2      	uxtb	r2, r2
 8003610:	f002 021f 	and.w	r2, r2, #31
 8003614:	2101      	movs	r1, #1
 8003616:	fa01 f202 	lsl.w	r2, r1, r2
 800361a:	4013      	ands	r3, r2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e07a      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003624:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f023 0203 	bic.w	r2, r3, #3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	491a      	ldr	r1, [pc, #104]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 8003632:	4313      	orrs	r3, r2
 8003634:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003636:	f7fd fed1 	bl	80013dc <HAL_GetTick>
 800363a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363c:	e00a      	b.n	8003654 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800363e:	f7fd fecd 	bl	80013dc <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800364c:	4293      	cmp	r3, r2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e062      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003654:	4b11      	ldr	r3, [pc, #68]	@ (800369c <HAL_RCC_ClockConfig+0x244>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 020c 	and.w	r2, r3, #12
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	429a      	cmp	r2, r3
 8003664:	d1eb      	bne.n	800363e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003666:	4b0c      	ldr	r3, [pc, #48]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d215      	bcs.n	80036a0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003674:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f023 0207 	bic.w	r2, r3, #7
 800367c:	4906      	ldr	r1, [pc, #24]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	4313      	orrs	r3, r2
 8003682:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003684:	4b04      	ldr	r3, [pc, #16]	@ (8003698 <HAL_RCC_ClockConfig+0x240>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	429a      	cmp	r2, r3
 8003690:	d006      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e041      	b.n	800371a <HAL_RCC_ClockConfig+0x2c2>
 8003696:	bf00      	nop
 8003698:	40022000 	.word	0x40022000
 800369c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0304 	and.w	r3, r3, #4
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d008      	beq.n	80036be <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003724 <HAL_RCC_ClockConfig+0x2cc>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	491a      	ldr	r1, [pc, #104]	@ (8003724 <HAL_RCC_ClockConfig+0x2cc>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d009      	beq.n	80036de <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036ca:	4b16      	ldr	r3, [pc, #88]	@ (8003724 <HAL_RCC_ClockConfig+0x2cc>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	4912      	ldr	r1, [pc, #72]	@ (8003724 <HAL_RCC_ClockConfig+0x2cc>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80036de:	f000 f829 	bl	8003734 <HAL_RCC_GetSysClockFreq>
 80036e2:	4601      	mov	r1, r0
 80036e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003724 <HAL_RCC_ClockConfig+0x2cc>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036ec:	22f0      	movs	r2, #240	@ 0xf0
 80036ee:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	fa92 f2a2 	rbit	r2, r2
 80036f6:	60fa      	str	r2, [r7, #12]
  return result;
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	fab2 f282 	clz	r2, r2
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	40d3      	lsrs	r3, r2
 8003702:	4a09      	ldr	r2, [pc, #36]	@ (8003728 <HAL_RCC_ClockConfig+0x2d0>)
 8003704:	5cd3      	ldrb	r3, [r2, r3]
 8003706:	fa21 f303 	lsr.w	r3, r1, r3
 800370a:	4a08      	ldr	r2, [pc, #32]	@ (800372c <HAL_RCC_ClockConfig+0x2d4>)
 800370c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800370e:	4b08      	ldr	r3, [pc, #32]	@ (8003730 <HAL_RCC_ClockConfig+0x2d8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f7fd fe1e 	bl	8001354 <HAL_InitTick>
  
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3778      	adds	r7, #120	@ 0x78
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40021000 	.word	0x40021000
 8003728:	08005ef8 	.word	0x08005ef8
 800372c:	20000008 	.word	0x20000008
 8003730:	2000000c 	.word	0x2000000c

08003734 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003734:	b480      	push	{r7}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800373a:	2300      	movs	r3, #0
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	2300      	movs	r3, #0
 8003740:	60bb      	str	r3, [r7, #8]
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	2300      	movs	r3, #0
 8003748:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800374a:	2300      	movs	r3, #0
 800374c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800374e:	4b1e      	ldr	r3, [pc, #120]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 030c 	and.w	r3, r3, #12
 800375a:	2b04      	cmp	r3, #4
 800375c:	d002      	beq.n	8003764 <HAL_RCC_GetSysClockFreq+0x30>
 800375e:	2b08      	cmp	r3, #8
 8003760:	d003      	beq.n	800376a <HAL_RCC_GetSysClockFreq+0x36>
 8003762:	e026      	b.n	80037b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003764:	4b19      	ldr	r3, [pc, #100]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x98>)
 8003766:	613b      	str	r3, [r7, #16]
      break;
 8003768:	e026      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	0c9b      	lsrs	r3, r3, #18
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	4a17      	ldr	r2, [pc, #92]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003774:	5cd3      	ldrb	r3, [r2, r3]
 8003776:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003778:	4b13      	ldr	r3, [pc, #76]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0x94>)
 800377a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377c:	f003 030f 	and.w	r3, r3, #15
 8003780:	4a14      	ldr	r2, [pc, #80]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003782:	5cd3      	ldrb	r3, [r2, r3]
 8003784:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d008      	beq.n	80037a2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003790:	4a0e      	ldr	r2, [pc, #56]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x98>)
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	fbb2 f2f3 	udiv	r2, r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	fb02 f303 	mul.w	r3, r2, r3
 800379e:	617b      	str	r3, [r7, #20]
 80037a0:	e004      	b.n	80037ac <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a0c      	ldr	r2, [pc, #48]	@ (80037d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037a6:	fb02 f303 	mul.w	r3, r2, r3
 80037aa:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	613b      	str	r3, [r7, #16]
      break;
 80037b0:	e002      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037b2:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x98>)
 80037b4:	613b      	str	r3, [r7, #16]
      break;
 80037b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037b8:	693b      	ldr	r3, [r7, #16]
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	371c      	adds	r7, #28
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	40021000 	.word	0x40021000
 80037cc:	007a1200 	.word	0x007a1200
 80037d0:	08005f10 	.word	0x08005f10
 80037d4:	08005f20 	.word	0x08005f20
 80037d8:	003d0900 	.word	0x003d0900

080037dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037e0:	4b03      	ldr	r3, [pc, #12]	@ (80037f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80037e2:	681b      	ldr	r3, [r3, #0]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	20000008 	.word	0x20000008

080037f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80037fa:	f7ff ffef 	bl	80037dc <HAL_RCC_GetHCLKFreq>
 80037fe:	4601      	mov	r1, r0
 8003800:	4b0b      	ldr	r3, [pc, #44]	@ (8003830 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003808:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800380c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	fa92 f2a2 	rbit	r2, r2
 8003814:	603a      	str	r2, [r7, #0]
  return result;
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	fab2 f282 	clz	r2, r2
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	40d3      	lsrs	r3, r2
 8003820:	4a04      	ldr	r2, [pc, #16]	@ (8003834 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003822:	5cd3      	ldrb	r3, [r2, r3]
 8003824:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000
 8003834:	08005f08 	.word	0x08005f08

08003838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800383e:	f7ff ffcd 	bl	80037dc <HAL_RCC_GetHCLKFreq>
 8003842:	4601      	mov	r1, r0
 8003844:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800384c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003850:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	fa92 f2a2 	rbit	r2, r2
 8003858:	603a      	str	r2, [r7, #0]
  return result;
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	fab2 f282 	clz	r2, r2
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	40d3      	lsrs	r3, r2
 8003864:	4a04      	ldr	r2, [pc, #16]	@ (8003878 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003866:	5cd3      	ldrb	r3, [r2, r3]
 8003868:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	08005f08 	.word	0x08005f08

0800387c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b092      	sub	sp, #72	@ 0x48
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003888:	2300      	movs	r3, #0
 800388a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800388c:	2300      	movs	r3, #0
 800388e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 80d2 	beq.w	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038a0:	4b4d      	ldr	r3, [pc, #308]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10e      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ac:	4b4a      	ldr	r3, [pc, #296]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038ae:	69db      	ldr	r3, [r3, #28]
 80038b0:	4a49      	ldr	r2, [pc, #292]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	61d3      	str	r3, [r2, #28]
 80038b8:	4b47      	ldr	r3, [pc, #284]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038ba:	69db      	ldr	r3, [r3, #28]
 80038bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038c4:	2301      	movs	r3, #1
 80038c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ca:	4b44      	ldr	r3, [pc, #272]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d118      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038d6:	4b41      	ldr	r3, [pc, #260]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a40      	ldr	r2, [pc, #256]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038e2:	f7fd fd7b 	bl	80013dc <HAL_GetTick>
 80038e6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e8:	e008      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ea:	f7fd fd77 	bl	80013dc <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b64      	cmp	r3, #100	@ 0x64
 80038f6:	d901      	bls.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e167      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038fc:	4b37      	ldr	r3, [pc, #220]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003908:	4b33      	ldr	r3, [pc, #204]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003910:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 8082 	beq.w	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003922:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003924:	429a      	cmp	r2, r3
 8003926:	d07a      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003928:	4b2b      	ldr	r3, [pc, #172]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003930:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003932:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003936:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800393a:	fa93 f3a3 	rbit	r3, r3
 800393e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003942:	fab3 f383 	clz	r3, r3
 8003946:	b2db      	uxtb	r3, r3
 8003948:	461a      	mov	r2, r3
 800394a:	4b25      	ldr	r3, [pc, #148]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800394c:	4413      	add	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	461a      	mov	r2, r3
 8003952:	2301      	movs	r3, #1
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800395a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395e:	fa93 f3a3 	rbit	r3, r3
 8003962:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	4b1c      	ldr	r3, [pc, #112]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003970:	4413      	add	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	461a      	mov	r2, r3
 8003976:	2300      	movs	r3, #0
 8003978:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800397a:	4a17      	ldr	r2, [pc, #92]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800397c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800397e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d049      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398a:	f7fd fd27 	bl	80013dc <HAL_GetTick>
 800398e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003990:	e00a      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003992:	f7fd fd23 	bl	80013dc <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e111      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x350>
 80039a8:	2302      	movs	r3, #2
 80039aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b4:	2302      	movs	r3, #2
 80039b6:	623b      	str	r3, [r7, #32]
 80039b8:	6a3b      	ldr	r3, [r7, #32]
 80039ba:	fa93 f3a3 	rbit	r3, r3
 80039be:	61fb      	str	r3, [r7, #28]
  return result;
 80039c0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c2:	fab3 f383 	clz	r3, r3
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d108      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80039d2:	4b01      	ldr	r3, [pc, #4]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	e00d      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40007000 	.word	0x40007000
 80039e0:	10908100 	.word	0x10908100
 80039e4:	2302      	movs	r3, #2
 80039e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	fa93 f3a3 	rbit	r3, r3
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	4b78      	ldr	r3, [pc, #480]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	2202      	movs	r2, #2
 80039f6:	613a      	str	r2, [r7, #16]
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	fa92 f2a2 	rbit	r2, r2
 80039fe:	60fa      	str	r2, [r7, #12]
  return result;
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	fab2 f282 	clz	r2, r2
 8003a06:	b2d2      	uxtb	r2, r2
 8003a08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	f002 021f 	and.w	r2, r2, #31
 8003a12:	2101      	movs	r1, #1
 8003a14:	fa01 f202 	lsl.w	r2, r1, r2
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0b9      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	496a      	ldr	r1, [pc, #424]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a30:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d105      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a38:	4b66      	ldr	r3, [pc, #408]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	4a65      	ldr	r2, [pc, #404]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a42:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a50:	4b60      	ldr	r3, [pc, #384]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a54:	f023 0203 	bic.w	r2, r3, #3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	495d      	ldr	r1, [pc, #372]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a6e:	4b59      	ldr	r3, [pc, #356]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	4956      	ldr	r1, [pc, #344]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a8c:	4b51      	ldr	r3, [pc, #324]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a90:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	494e      	ldr	r1, [pc, #312]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0320 	and.w	r3, r3, #32
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d008      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aae:	f023 0210 	bic.w	r2, r3, #16
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	4947      	ldr	r1, [pc, #284]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003ac8:	4b42      	ldr	r3, [pc, #264]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	493f      	ldr	r1, [pc, #252]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d008      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aea:	f023 0220 	bic.w	r2, r3, #32
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	4938      	ldr	r1, [pc, #224]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d008      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b04:	4b33      	ldr	r3, [pc, #204]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b08:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	4930      	ldr	r1, [pc, #192]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0310 	and.w	r3, r3, #16
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d008      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b22:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b26:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	4929      	ldr	r1, [pc, #164]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d008      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b40:	4b24      	ldr	r3, [pc, #144]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4c:	4921      	ldr	r1, [pc, #132]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d008      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6a:	491a      	ldr	r1, [pc, #104]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d008      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003b7c:	4b15      	ldr	r3, [pc, #84]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b80:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b88:	4912      	ldr	r1, [pc, #72]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d008      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba6:	490b      	ldr	r1, [pc, #44]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d008      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003bb8:	4b06      	ldr	r3, [pc, #24]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc4:	4903      	ldr	r1, [pc, #12]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3748      	adds	r7, #72	@ 0x48
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40021000 	.word	0x40021000

08003bd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e09d      	b.n	8003d26 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d108      	bne.n	8003c04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bfa:	d009      	beq.n	8003c10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	61da      	str	r2, [r3, #28]
 8003c02:	e005      	b.n	8003c10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d106      	bne.n	8003c30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7fd f964 	bl	8000ef8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c50:	d902      	bls.n	8003c58 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	e002      	b.n	8003c5e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c5c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003c66:	d007      	beq.n	8003c78 <HAL_SPI_Init+0xa0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c70:	d002      	beq.n	8003c78 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cba:	ea42 0103 	orr.w	r1, r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	0c1b      	lsrs	r3, r3, #16
 8003cd4:	f003 0204 	and.w	r2, r3, #4
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003cf4:	ea42 0103 	orr.w	r1, r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d101      	bne.n	8003d40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e049      	b.n	8003dd4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d106      	bne.n	8003d5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7fd f911 	bl	8000f7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	3304      	adds	r3, #4
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	4610      	mov	r0, r2
 8003d6e:	f000 fa49 	bl	8004204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d109      	bne.n	8003e00 <HAL_TIM_PWM_Start+0x24>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	bf14      	ite	ne
 8003df8:	2301      	movne	r3, #1
 8003dfa:	2300      	moveq	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	e03c      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d109      	bne.n	8003e1a <HAL_TIM_PWM_Start+0x3e>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	bf14      	ite	ne
 8003e12:	2301      	movne	r3, #1
 8003e14:	2300      	moveq	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	e02f      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b08      	cmp	r3, #8
 8003e1e:	d109      	bne.n	8003e34 <HAL_TIM_PWM_Start+0x58>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	bf14      	ite	ne
 8003e2c:	2301      	movne	r3, #1
 8003e2e:	2300      	moveq	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	e022      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2b0c      	cmp	r3, #12
 8003e38:	d109      	bne.n	8003e4e <HAL_TIM_PWM_Start+0x72>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	bf14      	ite	ne
 8003e46:	2301      	movne	r3, #1
 8003e48:	2300      	moveq	r3, #0
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	e015      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b10      	cmp	r3, #16
 8003e52:	d109      	bne.n	8003e68 <HAL_TIM_PWM_Start+0x8c>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	bf14      	ite	ne
 8003e60:	2301      	movne	r3, #1
 8003e62:	2300      	moveq	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	e008      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	bf14      	ite	ne
 8003e74:	2301      	movne	r3, #1
 8003e76:	2300      	moveq	r3, #0
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e097      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d104      	bne.n	8003e92 <HAL_TIM_PWM_Start+0xb6>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e90:	e023      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d104      	bne.n	8003ea2 <HAL_TIM_PWM_Start+0xc6>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ea0:	e01b      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d104      	bne.n	8003eb2 <HAL_TIM_PWM_Start+0xd6>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eb0:	e013      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b0c      	cmp	r3, #12
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_PWM_Start+0xe6>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ec0:	e00b      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b10      	cmp	r3, #16
 8003ec6:	d104      	bne.n	8003ed2 <HAL_TIM_PWM_Start+0xf6>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ed0:	e003      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	6839      	ldr	r1, [r7, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fd00 	bl	80048e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a33      	ldr	r2, [pc, #204]	@ (8003fbc <HAL_TIM_PWM_Start+0x1e0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d013      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a32      	ldr	r2, [pc, #200]	@ (8003fc0 <HAL_TIM_PWM_Start+0x1e4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d00e      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a30      	ldr	r2, [pc, #192]	@ (8003fc4 <HAL_TIM_PWM_Start+0x1e8>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d009      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a2f      	ldr	r2, [pc, #188]	@ (8003fc8 <HAL_TIM_PWM_Start+0x1ec>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d004      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a2d      	ldr	r2, [pc, #180]	@ (8003fcc <HAL_TIM_PWM_Start+0x1f0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d101      	bne.n	8003f1e <HAL_TIM_PWM_Start+0x142>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e000      	b.n	8003f20 <HAL_TIM_PWM_Start+0x144>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d007      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f32:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a20      	ldr	r2, [pc, #128]	@ (8003fbc <HAL_TIM_PWM_Start+0x1e0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d018      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f46:	d013      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a20      	ldr	r2, [pc, #128]	@ (8003fd0 <HAL_TIM_PWM_Start+0x1f4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d00e      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd4 <HAL_TIM_PWM_Start+0x1f8>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d009      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a17      	ldr	r2, [pc, #92]	@ (8003fc0 <HAL_TIM_PWM_Start+0x1e4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d004      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a16      	ldr	r2, [pc, #88]	@ (8003fc4 <HAL_TIM_PWM_Start+0x1e8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d115      	bne.n	8003f9c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	4b18      	ldr	r3, [pc, #96]	@ (8003fd8 <HAL_TIM_PWM_Start+0x1fc>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b06      	cmp	r3, #6
 8003f80:	d015      	beq.n	8003fae <HAL_TIM_PWM_Start+0x1d2>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f88:	d011      	beq.n	8003fae <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f042 0201 	orr.w	r2, r2, #1
 8003f98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f9a:	e008      	b.n	8003fae <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	e000      	b.n	8003fb0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40012c00 	.word	0x40012c00
 8003fc0:	40013400 	.word	0x40013400
 8003fc4:	40014000 	.word	0x40014000
 8003fc8:	40014400 	.word	0x40014400
 8003fcc:	40014800 	.word	0x40014800
 8003fd0:	40000400 	.word	0x40000400
 8003fd4:	40000800 	.word	0x40000800
 8003fd8:	00010007 	.word	0x00010007

08003fdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d101      	bne.n	8003ffa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	e0ff      	b.n	80041fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b14      	cmp	r3, #20
 8004006:	f200 80f0 	bhi.w	80041ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800400a:	a201      	add	r2, pc, #4	@ (adr r2, 8004010 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800400c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004010:	08004065 	.word	0x08004065
 8004014:	080041eb 	.word	0x080041eb
 8004018:	080041eb 	.word	0x080041eb
 800401c:	080041eb 	.word	0x080041eb
 8004020:	080040a5 	.word	0x080040a5
 8004024:	080041eb 	.word	0x080041eb
 8004028:	080041eb 	.word	0x080041eb
 800402c:	080041eb 	.word	0x080041eb
 8004030:	080040e7 	.word	0x080040e7
 8004034:	080041eb 	.word	0x080041eb
 8004038:	080041eb 	.word	0x080041eb
 800403c:	080041eb 	.word	0x080041eb
 8004040:	08004127 	.word	0x08004127
 8004044:	080041eb 	.word	0x080041eb
 8004048:	080041eb 	.word	0x080041eb
 800404c:	080041eb 	.word	0x080041eb
 8004050:	08004169 	.word	0x08004169
 8004054:	080041eb 	.word	0x080041eb
 8004058:	080041eb 	.word	0x080041eb
 800405c:	080041eb 	.word	0x080041eb
 8004060:	080041a9 	.word	0x080041a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68b9      	ldr	r1, [r7, #8]
 800406a:	4618      	mov	r0, r3
 800406c:	f000 f966 	bl	800433c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	699a      	ldr	r2, [r3, #24]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0208 	orr.w	r2, r2, #8
 800407e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699a      	ldr	r2, [r3, #24]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0204 	bic.w	r2, r2, #4
 800408e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6999      	ldr	r1, [r3, #24]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	691a      	ldr	r2, [r3, #16]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	619a      	str	r2, [r3, #24]
      break;
 80040a2:	e0a5      	b.n	80041f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68b9      	ldr	r1, [r7, #8]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 f9d6 	bl	800445c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699a      	ldr	r2, [r3, #24]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	699a      	ldr	r2, [r3, #24]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6999      	ldr	r1, [r3, #24]
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	021a      	lsls	r2, r3, #8
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	619a      	str	r2, [r3, #24]
      break;
 80040e4:	e084      	b.n	80041f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68b9      	ldr	r1, [r7, #8]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 fa3f 	bl	8004570 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	69da      	ldr	r2, [r3, #28]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f042 0208 	orr.w	r2, r2, #8
 8004100:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	69da      	ldr	r2, [r3, #28]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0204 	bic.w	r2, r2, #4
 8004110:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	69d9      	ldr	r1, [r3, #28]
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	691a      	ldr	r2, [r3, #16]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	430a      	orrs	r2, r1
 8004122:	61da      	str	r2, [r3, #28]
      break;
 8004124:	e064      	b.n	80041f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68b9      	ldr	r1, [r7, #8]
 800412c:	4618      	mov	r0, r3
 800412e:	f000 faa7 	bl	8004680 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	69da      	ldr	r2, [r3, #28]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69da      	ldr	r2, [r3, #28]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	69d9      	ldr	r1, [r3, #28]
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	021a      	lsls	r2, r3, #8
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	61da      	str	r2, [r3, #28]
      break;
 8004166:	e043      	b.n	80041f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68b9      	ldr	r1, [r7, #8]
 800416e:	4618      	mov	r0, r3
 8004170:	f000 faf0 	bl	8004754 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0208 	orr.w	r2, r2, #8
 8004182:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0204 	bic.w	r2, r2, #4
 8004192:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	430a      	orrs	r2, r1
 80041a4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80041a6:	e023      	b.n	80041f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68b9      	ldr	r1, [r7, #8]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 fb34 	bl	800481c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	021a      	lsls	r2, r3, #8
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80041e8:	e002      	b.n	80041f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	75fb      	strb	r3, [r7, #23]
      break;
 80041ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop

08004204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a42      	ldr	r2, [pc, #264]	@ (8004320 <TIM_Base_SetConfig+0x11c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d00f      	beq.n	800423c <TIM_Base_SetConfig+0x38>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004222:	d00b      	beq.n	800423c <TIM_Base_SetConfig+0x38>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a3f      	ldr	r2, [pc, #252]	@ (8004324 <TIM_Base_SetConfig+0x120>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d007      	beq.n	800423c <TIM_Base_SetConfig+0x38>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a3e      	ldr	r2, [pc, #248]	@ (8004328 <TIM_Base_SetConfig+0x124>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d003      	beq.n	800423c <TIM_Base_SetConfig+0x38>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a3d      	ldr	r2, [pc, #244]	@ (800432c <TIM_Base_SetConfig+0x128>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d108      	bne.n	800424e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a33      	ldr	r2, [pc, #204]	@ (8004320 <TIM_Base_SetConfig+0x11c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d01b      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800425c:	d017      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a30      	ldr	r2, [pc, #192]	@ (8004324 <TIM_Base_SetConfig+0x120>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d013      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a2f      	ldr	r2, [pc, #188]	@ (8004328 <TIM_Base_SetConfig+0x124>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d00f      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a2e      	ldr	r2, [pc, #184]	@ (800432c <TIM_Base_SetConfig+0x128>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00b      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a2d      	ldr	r2, [pc, #180]	@ (8004330 <TIM_Base_SetConfig+0x12c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d007      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a2c      	ldr	r2, [pc, #176]	@ (8004334 <TIM_Base_SetConfig+0x130>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d003      	beq.n	800428e <TIM_Base_SetConfig+0x8a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a2b      	ldr	r2, [pc, #172]	@ (8004338 <TIM_Base_SetConfig+0x134>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d108      	bne.n	80042a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	689a      	ldr	r2, [r3, #8]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a16      	ldr	r2, [pc, #88]	@ (8004320 <TIM_Base_SetConfig+0x11c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d00f      	beq.n	80042ec <TIM_Base_SetConfig+0xe8>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a17      	ldr	r2, [pc, #92]	@ (800432c <TIM_Base_SetConfig+0x128>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00b      	beq.n	80042ec <TIM_Base_SetConfig+0xe8>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a16      	ldr	r2, [pc, #88]	@ (8004330 <TIM_Base_SetConfig+0x12c>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d007      	beq.n	80042ec <TIM_Base_SetConfig+0xe8>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a15      	ldr	r2, [pc, #84]	@ (8004334 <TIM_Base_SetConfig+0x130>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d003      	beq.n	80042ec <TIM_Base_SetConfig+0xe8>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a14      	ldr	r2, [pc, #80]	@ (8004338 <TIM_Base_SetConfig+0x134>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d103      	bne.n	80042f4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	691a      	ldr	r2, [r3, #16]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b01      	cmp	r3, #1
 8004304:	d105      	bne.n	8004312 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f023 0201 	bic.w	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	611a      	str	r2, [r3, #16]
  }
}
 8004312:	bf00      	nop
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	40012c00 	.word	0x40012c00
 8004324:	40000400 	.word	0x40000400
 8004328:	40000800 	.word	0x40000800
 800432c:	40013400 	.word	0x40013400
 8004330:	40014000 	.word	0x40014000
 8004334:	40014400 	.word	0x40014400
 8004338:	40014800 	.word	0x40014800

0800433c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	f023 0201 	bic.w	r2, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800436a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800436e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0303 	bic.w	r3, r3, #3
 8004376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f023 0302 	bic.w	r3, r3, #2
 8004388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	4313      	orrs	r3, r2
 8004392:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a2c      	ldr	r2, [pc, #176]	@ (8004448 <TIM_OC1_SetConfig+0x10c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00f      	beq.n	80043bc <TIM_OC1_SetConfig+0x80>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a2b      	ldr	r2, [pc, #172]	@ (800444c <TIM_OC1_SetConfig+0x110>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00b      	beq.n	80043bc <TIM_OC1_SetConfig+0x80>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004450 <TIM_OC1_SetConfig+0x114>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d007      	beq.n	80043bc <TIM_OC1_SetConfig+0x80>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a29      	ldr	r2, [pc, #164]	@ (8004454 <TIM_OC1_SetConfig+0x118>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d003      	beq.n	80043bc <TIM_OC1_SetConfig+0x80>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a28      	ldr	r2, [pc, #160]	@ (8004458 <TIM_OC1_SetConfig+0x11c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d10c      	bne.n	80043d6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f023 0308 	bic.w	r3, r3, #8
 80043c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f023 0304 	bic.w	r3, r3, #4
 80043d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004448 <TIM_OC1_SetConfig+0x10c>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d00f      	beq.n	80043fe <TIM_OC1_SetConfig+0xc2>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a1a      	ldr	r2, [pc, #104]	@ (800444c <TIM_OC1_SetConfig+0x110>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00b      	beq.n	80043fe <TIM_OC1_SetConfig+0xc2>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a19      	ldr	r2, [pc, #100]	@ (8004450 <TIM_OC1_SetConfig+0x114>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d007      	beq.n	80043fe <TIM_OC1_SetConfig+0xc2>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a18      	ldr	r2, [pc, #96]	@ (8004454 <TIM_OC1_SetConfig+0x118>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d003      	beq.n	80043fe <TIM_OC1_SetConfig+0xc2>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a17      	ldr	r2, [pc, #92]	@ (8004458 <TIM_OC1_SetConfig+0x11c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d111      	bne.n	8004422 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004404:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800440c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	4313      	orrs	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	621a      	str	r2, [r3, #32]
}
 800443c:	bf00      	nop
 800443e:	371c      	adds	r7, #28
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	40012c00 	.word	0x40012c00
 800444c:	40013400 	.word	0x40013400
 8004450:	40014000 	.word	0x40014000
 8004454:	40014400 	.word	0x40014400
 8004458:	40014800 	.word	0x40014800

0800445c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	f023 0210 	bic.w	r2, r3, #16
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800448a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800448e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	021b      	lsls	r3, r3, #8
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f023 0320 	bic.w	r3, r3, #32
 80044aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a28      	ldr	r2, [pc, #160]	@ (800455c <TIM_OC2_SetConfig+0x100>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d003      	beq.n	80044c8 <TIM_OC2_SetConfig+0x6c>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a27      	ldr	r2, [pc, #156]	@ (8004560 <TIM_OC2_SetConfig+0x104>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d10d      	bne.n	80044e4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	011b      	lsls	r3, r3, #4
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	4313      	orrs	r3, r2
 80044da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a1d      	ldr	r2, [pc, #116]	@ (800455c <TIM_OC2_SetConfig+0x100>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00f      	beq.n	800450c <TIM_OC2_SetConfig+0xb0>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004560 <TIM_OC2_SetConfig+0x104>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d00b      	beq.n	800450c <TIM_OC2_SetConfig+0xb0>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004564 <TIM_OC2_SetConfig+0x108>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d007      	beq.n	800450c <TIM_OC2_SetConfig+0xb0>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a1a      	ldr	r2, [pc, #104]	@ (8004568 <TIM_OC2_SetConfig+0x10c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d003      	beq.n	800450c <TIM_OC2_SetConfig+0xb0>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a19      	ldr	r2, [pc, #100]	@ (800456c <TIM_OC2_SetConfig+0x110>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d113      	bne.n	8004534 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004512:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800451a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	40012c00 	.word	0x40012c00
 8004560:	40013400 	.word	0x40013400
 8004564:	40014000 	.word	0x40014000
 8004568:	40014400 	.word	0x40014400
 800456c:	40014800 	.word	0x40014800

08004570 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800459e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f023 0303 	bic.w	r3, r3, #3
 80045aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	021b      	lsls	r3, r3, #8
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a27      	ldr	r2, [pc, #156]	@ (800466c <TIM_OC3_SetConfig+0xfc>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d003      	beq.n	80045da <TIM_OC3_SetConfig+0x6a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a26      	ldr	r2, [pc, #152]	@ (8004670 <TIM_OC3_SetConfig+0x100>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d10d      	bne.n	80045f6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	021b      	lsls	r3, r3, #8
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045f4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1c      	ldr	r2, [pc, #112]	@ (800466c <TIM_OC3_SetConfig+0xfc>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d00f      	beq.n	800461e <TIM_OC3_SetConfig+0xae>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a1b      	ldr	r2, [pc, #108]	@ (8004670 <TIM_OC3_SetConfig+0x100>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d00b      	beq.n	800461e <TIM_OC3_SetConfig+0xae>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a1a      	ldr	r2, [pc, #104]	@ (8004674 <TIM_OC3_SetConfig+0x104>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d007      	beq.n	800461e <TIM_OC3_SetConfig+0xae>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a19      	ldr	r2, [pc, #100]	@ (8004678 <TIM_OC3_SetConfig+0x108>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d003      	beq.n	800461e <TIM_OC3_SetConfig+0xae>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a18      	ldr	r2, [pc, #96]	@ (800467c <TIM_OC3_SetConfig+0x10c>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d113      	bne.n	8004646 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004624:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800462c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	011b      	lsls	r3, r3, #4
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	4313      	orrs	r3, r2
 8004638:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	621a      	str	r2, [r3, #32]
}
 8004660:	bf00      	nop
 8004662:	371c      	adds	r7, #28
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	40012c00 	.word	0x40012c00
 8004670:	40013400 	.word	0x40013400
 8004674:	40014000 	.word	0x40014000
 8004678:	40014400 	.word	0x40014400
 800467c:	40014800 	.word	0x40014800

08004680 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	021b      	lsls	r3, r3, #8
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	031b      	lsls	r3, r3, #12
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a18      	ldr	r2, [pc, #96]	@ (8004740 <TIM_OC4_SetConfig+0xc0>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00f      	beq.n	8004704 <TIM_OC4_SetConfig+0x84>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a17      	ldr	r2, [pc, #92]	@ (8004744 <TIM_OC4_SetConfig+0xc4>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00b      	beq.n	8004704 <TIM_OC4_SetConfig+0x84>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a16      	ldr	r2, [pc, #88]	@ (8004748 <TIM_OC4_SetConfig+0xc8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d007      	beq.n	8004704 <TIM_OC4_SetConfig+0x84>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a15      	ldr	r2, [pc, #84]	@ (800474c <TIM_OC4_SetConfig+0xcc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_OC4_SetConfig+0x84>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a14      	ldr	r2, [pc, #80]	@ (8004750 <TIM_OC4_SetConfig+0xd0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d109      	bne.n	8004718 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800470a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	019b      	lsls	r3, r3, #6
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40012c00 	.word	0x40012c00
 8004744:	40013400 	.word	0x40013400
 8004748:	40014000 	.word	0x40014000
 800474c:	40014400 	.word	0x40014400
 8004750:	40014800 	.word	0x40014800

08004754 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800477a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004798:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	041b      	lsls	r3, r3, #16
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a17      	ldr	r2, [pc, #92]	@ (8004808 <TIM_OC5_SetConfig+0xb4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d00f      	beq.n	80047ce <TIM_OC5_SetConfig+0x7a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a16      	ldr	r2, [pc, #88]	@ (800480c <TIM_OC5_SetConfig+0xb8>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d00b      	beq.n	80047ce <TIM_OC5_SetConfig+0x7a>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a15      	ldr	r2, [pc, #84]	@ (8004810 <TIM_OC5_SetConfig+0xbc>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d007      	beq.n	80047ce <TIM_OC5_SetConfig+0x7a>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a14      	ldr	r2, [pc, #80]	@ (8004814 <TIM_OC5_SetConfig+0xc0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d003      	beq.n	80047ce <TIM_OC5_SetConfig+0x7a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a13      	ldr	r2, [pc, #76]	@ (8004818 <TIM_OC5_SetConfig+0xc4>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d109      	bne.n	80047e2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	021b      	lsls	r3, r3, #8
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	621a      	str	r2, [r3, #32]
}
 80047fc:	bf00      	nop
 80047fe:	371c      	adds	r7, #28
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr
 8004808:	40012c00 	.word	0x40012c00
 800480c:	40013400 	.word	0x40013400
 8004810:	40014000 	.word	0x40014000
 8004814:	40014400 	.word	0x40014400
 8004818:	40014800 	.word	0x40014800

0800481c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800484a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800484e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	021b      	lsls	r3, r3, #8
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	4313      	orrs	r3, r2
 800485a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004862:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	051b      	lsls	r3, r3, #20
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a18      	ldr	r2, [pc, #96]	@ (80048d4 <TIM_OC6_SetConfig+0xb8>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d00f      	beq.n	8004898 <TIM_OC6_SetConfig+0x7c>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a17      	ldr	r2, [pc, #92]	@ (80048d8 <TIM_OC6_SetConfig+0xbc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00b      	beq.n	8004898 <TIM_OC6_SetConfig+0x7c>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a16      	ldr	r2, [pc, #88]	@ (80048dc <TIM_OC6_SetConfig+0xc0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d007      	beq.n	8004898 <TIM_OC6_SetConfig+0x7c>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a15      	ldr	r2, [pc, #84]	@ (80048e0 <TIM_OC6_SetConfig+0xc4>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d003      	beq.n	8004898 <TIM_OC6_SetConfig+0x7c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a14      	ldr	r2, [pc, #80]	@ (80048e4 <TIM_OC6_SetConfig+0xc8>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d109      	bne.n	80048ac <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800489e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	029b      	lsls	r3, r3, #10
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	621a      	str	r2, [r3, #32]
}
 80048c6:	bf00      	nop
 80048c8:	371c      	adds	r7, #28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40012c00 	.word	0x40012c00
 80048d8:	40013400 	.word	0x40013400
 80048dc:	40014000 	.word	0x40014000
 80048e0:	40014400 	.word	0x40014400
 80048e4:	40014800 	.word	0x40014800

080048e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 031f 	and.w	r3, r3, #31
 80048fa:	2201      	movs	r2, #1
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6a1a      	ldr	r2, [r3, #32]
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	43db      	mvns	r3, r3
 800490a:	401a      	ands	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6a1a      	ldr	r2, [r3, #32]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f003 031f 	and.w	r3, r3, #31
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	fa01 f303 	lsl.w	r3, r1, r3
 8004920:	431a      	orrs	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	621a      	str	r2, [r3, #32]
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004948:	2302      	movs	r3, #2
 800494a:	e063      	b.n	8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a2b      	ldr	r2, [pc, #172]	@ (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d004      	beq.n	8004980 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a2a      	ldr	r2, [pc, #168]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d108      	bne.n	8004992 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004986:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	4313      	orrs	r3, r2
 8004990:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004998:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d018      	beq.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049be:	d013      	beq.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a18      	ldr	r2, [pc, #96]	@ (8004a28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00e      	beq.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a17      	ldr	r2, [pc, #92]	@ (8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d009      	beq.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a12      	ldr	r2, [pc, #72]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d004      	beq.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a13      	ldr	r2, [pc, #76]	@ (8004a30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d10c      	bne.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	40012c00 	.word	0x40012c00
 8004a24:	40013400 	.word	0x40013400
 8004a28:	40000400 	.word	0x40000400
 8004a2c:	40000800 	.word	0x40000800
 8004a30:	40014000 	.word	0x40014000

08004a34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e065      	b.n	8004b1c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	041b      	lsls	r3, r3, #16
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a16      	ldr	r2, [pc, #88]	@ (8004b28 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d004      	beq.n	8004ade <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a14      	ldr	r2, [pc, #80]	@ (8004b2c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d115      	bne.n	8004b0a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae8:	051b      	lsls	r3, r3, #20
 8004aea:	4313      	orrs	r3, r2
 8004aec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	69db      	ldr	r3, [r3, #28]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr
 8004b28:	40012c00 	.word	0x40012c00
 8004b2c:	40013400 	.word	0x40013400

08004b30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e040      	b.n	8004bc4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d106      	bne.n	8004b58 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7fc fa6a 	bl	800102c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2224      	movs	r2, #36	@ 0x24
 8004b5c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 0201 	bic.w	r2, r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d002      	beq.n	8004b7c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fa86 	bl	8005088 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f8af 	bl	8004ce0 <UART_SetConfig>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e01b      	b.n	8004bc4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689a      	ldr	r2, [r3, #8]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004baa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0201 	orr.w	r2, r2, #1
 8004bba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 fb05 	bl	80051cc <UART_CheckIdleState>
 8004bc2:	4603      	mov	r3, r0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	@ 0x28
 8004bd0:	af02      	add	r7, sp, #8
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	603b      	str	r3, [r7, #0]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004be0:	2b20      	cmp	r3, #32
 8004be2:	d177      	bne.n	8004cd4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d002      	beq.n	8004bf0 <HAL_UART_Transmit+0x24>
 8004bea:	88fb      	ldrh	r3, [r7, #6]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e070      	b.n	8004cd6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2221      	movs	r2, #33	@ 0x21
 8004c00:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c02:	f7fc fbeb 	bl	80013dc <HAL_GetTick>
 8004c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	88fa      	ldrh	r2, [r7, #6]
 8004c0c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	88fa      	ldrh	r2, [r7, #6]
 8004c14:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c20:	d108      	bne.n	8004c34 <HAL_UART_Transmit+0x68>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d104      	bne.n	8004c34 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	61bb      	str	r3, [r7, #24]
 8004c32:	e003      	b.n	8004c3c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c3c:	e02f      	b.n	8004c9e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	2200      	movs	r2, #0
 8004c46:	2180      	movs	r1, #128	@ 0x80
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 fb67 	bl	800531c <UART_WaitOnFlagUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d004      	beq.n	8004c5e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2220      	movs	r2, #32
 8004c58:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e03b      	b.n	8004cd6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d10b      	bne.n	8004c7c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	881a      	ldrh	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c70:	b292      	uxth	r2, r2
 8004c72:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	3302      	adds	r3, #2
 8004c78:	61bb      	str	r3, [r7, #24]
 8004c7a:	e007      	b.n	8004c8c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	781a      	ldrb	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1c9      	bne.n	8004c3e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2140      	movs	r1, #64	@ 0x40
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fb31 	bl	800531c <UART_WaitOnFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d004      	beq.n	8004cca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e005      	b.n	8004cd6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2220      	movs	r2, #32
 8004cce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e000      	b.n	8004cd6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004cd4:	2302      	movs	r3, #2
  }
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3720      	adds	r7, #32
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b088      	sub	sp, #32
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004d0e:	f023 030c 	bic.w	r3, r3, #12
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6812      	ldr	r2, [r2, #0]
 8004d16:	6979      	ldr	r1, [r7, #20]
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4aa7      	ldr	r2, [pc, #668]	@ (8004ff8 <UART_SetConfig+0x318>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d120      	bne.n	8004da2 <UART_SetConfig+0xc2>
 8004d60:	4ba6      	ldr	r3, [pc, #664]	@ (8004ffc <UART_SetConfig+0x31c>)
 8004d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d64:	f003 0303 	and.w	r3, r3, #3
 8004d68:	2b03      	cmp	r3, #3
 8004d6a:	d817      	bhi.n	8004d9c <UART_SetConfig+0xbc>
 8004d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d74 <UART_SetConfig+0x94>)
 8004d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d72:	bf00      	nop
 8004d74:	08004d85 	.word	0x08004d85
 8004d78:	08004d91 	.word	0x08004d91
 8004d7c:	08004d97 	.word	0x08004d97
 8004d80:	08004d8b 	.word	0x08004d8b
 8004d84:	2301      	movs	r3, #1
 8004d86:	77fb      	strb	r3, [r7, #31]
 8004d88:	e0b5      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	77fb      	strb	r3, [r7, #31]
 8004d8e:	e0b2      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004d90:	2304      	movs	r3, #4
 8004d92:	77fb      	strb	r3, [r7, #31]
 8004d94:	e0af      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004d96:	2308      	movs	r3, #8
 8004d98:	77fb      	strb	r3, [r7, #31]
 8004d9a:	e0ac      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	77fb      	strb	r3, [r7, #31]
 8004da0:	e0a9      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a96      	ldr	r2, [pc, #600]	@ (8005000 <UART_SetConfig+0x320>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d124      	bne.n	8004df6 <UART_SetConfig+0x116>
 8004dac:	4b93      	ldr	r3, [pc, #588]	@ (8004ffc <UART_SetConfig+0x31c>)
 8004dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004db4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004db8:	d011      	beq.n	8004dde <UART_SetConfig+0xfe>
 8004dba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004dbe:	d817      	bhi.n	8004df0 <UART_SetConfig+0x110>
 8004dc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dc4:	d011      	beq.n	8004dea <UART_SetConfig+0x10a>
 8004dc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dca:	d811      	bhi.n	8004df0 <UART_SetConfig+0x110>
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d003      	beq.n	8004dd8 <UART_SetConfig+0xf8>
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd4:	d006      	beq.n	8004de4 <UART_SetConfig+0x104>
 8004dd6:	e00b      	b.n	8004df0 <UART_SetConfig+0x110>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	77fb      	strb	r3, [r7, #31]
 8004ddc:	e08b      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004dde:	2302      	movs	r3, #2
 8004de0:	77fb      	strb	r3, [r7, #31]
 8004de2:	e088      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004de4:	2304      	movs	r3, #4
 8004de6:	77fb      	strb	r3, [r7, #31]
 8004de8:	e085      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004dea:	2308      	movs	r3, #8
 8004dec:	77fb      	strb	r3, [r7, #31]
 8004dee:	e082      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004df0:	2310      	movs	r3, #16
 8004df2:	77fb      	strb	r3, [r7, #31]
 8004df4:	e07f      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a82      	ldr	r2, [pc, #520]	@ (8005004 <UART_SetConfig+0x324>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d124      	bne.n	8004e4a <UART_SetConfig+0x16a>
 8004e00:	4b7e      	ldr	r3, [pc, #504]	@ (8004ffc <UART_SetConfig+0x31c>)
 8004e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e04:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004e08:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e0c:	d011      	beq.n	8004e32 <UART_SetConfig+0x152>
 8004e0e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e12:	d817      	bhi.n	8004e44 <UART_SetConfig+0x164>
 8004e14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e18:	d011      	beq.n	8004e3e <UART_SetConfig+0x15e>
 8004e1a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e1e:	d811      	bhi.n	8004e44 <UART_SetConfig+0x164>
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d003      	beq.n	8004e2c <UART_SetConfig+0x14c>
 8004e24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e28:	d006      	beq.n	8004e38 <UART_SetConfig+0x158>
 8004e2a:	e00b      	b.n	8004e44 <UART_SetConfig+0x164>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	77fb      	strb	r3, [r7, #31]
 8004e30:	e061      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e32:	2302      	movs	r3, #2
 8004e34:	77fb      	strb	r3, [r7, #31]
 8004e36:	e05e      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e38:	2304      	movs	r3, #4
 8004e3a:	77fb      	strb	r3, [r7, #31]
 8004e3c:	e05b      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e3e:	2308      	movs	r3, #8
 8004e40:	77fb      	strb	r3, [r7, #31]
 8004e42:	e058      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e44:	2310      	movs	r3, #16
 8004e46:	77fb      	strb	r3, [r7, #31]
 8004e48:	e055      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a6e      	ldr	r2, [pc, #440]	@ (8005008 <UART_SetConfig+0x328>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d124      	bne.n	8004e9e <UART_SetConfig+0x1be>
 8004e54:	4b69      	ldr	r3, [pc, #420]	@ (8004ffc <UART_SetConfig+0x31c>)
 8004e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e58:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004e5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e60:	d011      	beq.n	8004e86 <UART_SetConfig+0x1a6>
 8004e62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e66:	d817      	bhi.n	8004e98 <UART_SetConfig+0x1b8>
 8004e68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e6c:	d011      	beq.n	8004e92 <UART_SetConfig+0x1b2>
 8004e6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e72:	d811      	bhi.n	8004e98 <UART_SetConfig+0x1b8>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <UART_SetConfig+0x1a0>
 8004e78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e7c:	d006      	beq.n	8004e8c <UART_SetConfig+0x1ac>
 8004e7e:	e00b      	b.n	8004e98 <UART_SetConfig+0x1b8>
 8004e80:	2300      	movs	r3, #0
 8004e82:	77fb      	strb	r3, [r7, #31]
 8004e84:	e037      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e86:	2302      	movs	r3, #2
 8004e88:	77fb      	strb	r3, [r7, #31]
 8004e8a:	e034      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e8c:	2304      	movs	r3, #4
 8004e8e:	77fb      	strb	r3, [r7, #31]
 8004e90:	e031      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e92:	2308      	movs	r3, #8
 8004e94:	77fb      	strb	r3, [r7, #31]
 8004e96:	e02e      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e98:	2310      	movs	r3, #16
 8004e9a:	77fb      	strb	r3, [r7, #31]
 8004e9c:	e02b      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a5a      	ldr	r2, [pc, #360]	@ (800500c <UART_SetConfig+0x32c>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d124      	bne.n	8004ef2 <UART_SetConfig+0x212>
 8004ea8:	4b54      	ldr	r3, [pc, #336]	@ (8004ffc <UART_SetConfig+0x31c>)
 8004eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eac:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004eb0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004eb4:	d011      	beq.n	8004eda <UART_SetConfig+0x1fa>
 8004eb6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004eba:	d817      	bhi.n	8004eec <UART_SetConfig+0x20c>
 8004ebc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ec0:	d011      	beq.n	8004ee6 <UART_SetConfig+0x206>
 8004ec2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ec6:	d811      	bhi.n	8004eec <UART_SetConfig+0x20c>
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <UART_SetConfig+0x1f4>
 8004ecc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ed0:	d006      	beq.n	8004ee0 <UART_SetConfig+0x200>
 8004ed2:	e00b      	b.n	8004eec <UART_SetConfig+0x20c>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	77fb      	strb	r3, [r7, #31]
 8004ed8:	e00d      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004eda:	2302      	movs	r3, #2
 8004edc:	77fb      	strb	r3, [r7, #31]
 8004ede:	e00a      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	77fb      	strb	r3, [r7, #31]
 8004ee4:	e007      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004ee6:	2308      	movs	r3, #8
 8004ee8:	77fb      	strb	r3, [r7, #31]
 8004eea:	e004      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004eec:	2310      	movs	r3, #16
 8004eee:	77fb      	strb	r3, [r7, #31]
 8004ef0:	e001      	b.n	8004ef6 <UART_SetConfig+0x216>
 8004ef2:	2310      	movs	r3, #16
 8004ef4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	69db      	ldr	r3, [r3, #28]
 8004efa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004efe:	d15b      	bne.n	8004fb8 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004f00:	7ffb      	ldrb	r3, [r7, #31]
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d827      	bhi.n	8004f56 <UART_SetConfig+0x276>
 8004f06:	a201      	add	r2, pc, #4	@ (adr r2, 8004f0c <UART_SetConfig+0x22c>)
 8004f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0c:	08004f31 	.word	0x08004f31
 8004f10:	08004f39 	.word	0x08004f39
 8004f14:	08004f41 	.word	0x08004f41
 8004f18:	08004f57 	.word	0x08004f57
 8004f1c:	08004f47 	.word	0x08004f47
 8004f20:	08004f57 	.word	0x08004f57
 8004f24:	08004f57 	.word	0x08004f57
 8004f28:	08004f57 	.word	0x08004f57
 8004f2c:	08004f4f 	.word	0x08004f4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f30:	f7fe fc60 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 8004f34:	61b8      	str	r0, [r7, #24]
        break;
 8004f36:	e013      	b.n	8004f60 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f38:	f7fe fc7e 	bl	8003838 <HAL_RCC_GetPCLK2Freq>
 8004f3c:	61b8      	str	r0, [r7, #24]
        break;
 8004f3e:	e00f      	b.n	8004f60 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f40:	4b33      	ldr	r3, [pc, #204]	@ (8005010 <UART_SetConfig+0x330>)
 8004f42:	61bb      	str	r3, [r7, #24]
        break;
 8004f44:	e00c      	b.n	8004f60 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f46:	f7fe fbf5 	bl	8003734 <HAL_RCC_GetSysClockFreq>
 8004f4a:	61b8      	str	r0, [r7, #24]
        break;
 8004f4c:	e008      	b.n	8004f60 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f52:	61bb      	str	r3, [r7, #24]
        break;
 8004f54:	e004      	b.n	8004f60 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	77bb      	strb	r3, [r7, #30]
        break;
 8004f5e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	f000 8082 	beq.w	800506c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	005a      	lsls	r2, r3, #1
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	085b      	lsrs	r3, r3, #1
 8004f72:	441a      	add	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	2b0f      	cmp	r3, #15
 8004f82:	d916      	bls.n	8004fb2 <UART_SetConfig+0x2d2>
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f8a:	d212      	bcs.n	8004fb2 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f023 030f 	bic.w	r3, r3, #15
 8004f94:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	085b      	lsrs	r3, r3, #1
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	f003 0307 	and.w	r3, r3, #7
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	89fb      	ldrh	r3, [r7, #14]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	89fa      	ldrh	r2, [r7, #14]
 8004fae:	60da      	str	r2, [r3, #12]
 8004fb0:	e05c      	b.n	800506c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	77bb      	strb	r3, [r7, #30]
 8004fb6:	e059      	b.n	800506c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fb8:	7ffb      	ldrb	r3, [r7, #31]
 8004fba:	2b08      	cmp	r3, #8
 8004fbc:	d835      	bhi.n	800502a <UART_SetConfig+0x34a>
 8004fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004fc4 <UART_SetConfig+0x2e4>)
 8004fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc4:	08004fe9 	.word	0x08004fe9
 8004fc8:	08004ff1 	.word	0x08004ff1
 8004fcc:	08005015 	.word	0x08005015
 8004fd0:	0800502b 	.word	0x0800502b
 8004fd4:	0800501b 	.word	0x0800501b
 8004fd8:	0800502b 	.word	0x0800502b
 8004fdc:	0800502b 	.word	0x0800502b
 8004fe0:	0800502b 	.word	0x0800502b
 8004fe4:	08005023 	.word	0x08005023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fe8:	f7fe fc04 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 8004fec:	61b8      	str	r0, [r7, #24]
        break;
 8004fee:	e021      	b.n	8005034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ff0:	f7fe fc22 	bl	8003838 <HAL_RCC_GetPCLK2Freq>
 8004ff4:	61b8      	str	r0, [r7, #24]
        break;
 8004ff6:	e01d      	b.n	8005034 <UART_SetConfig+0x354>
 8004ff8:	40013800 	.word	0x40013800
 8004ffc:	40021000 	.word	0x40021000
 8005000:	40004400 	.word	0x40004400
 8005004:	40004800 	.word	0x40004800
 8005008:	40004c00 	.word	0x40004c00
 800500c:	40005000 	.word	0x40005000
 8005010:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005014:	4b1b      	ldr	r3, [pc, #108]	@ (8005084 <UART_SetConfig+0x3a4>)
 8005016:	61bb      	str	r3, [r7, #24]
        break;
 8005018:	e00c      	b.n	8005034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800501a:	f7fe fb8b 	bl	8003734 <HAL_RCC_GetSysClockFreq>
 800501e:	61b8      	str	r0, [r7, #24]
        break;
 8005020:	e008      	b.n	8005034 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005026:	61bb      	str	r3, [r7, #24]
        break;
 8005028:	e004      	b.n	8005034 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	77bb      	strb	r3, [r7, #30]
        break;
 8005032:	bf00      	nop
    }

    if (pclk != 0U)
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d018      	beq.n	800506c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	085a      	lsrs	r2, r3, #1
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	441a      	add	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	fbb2 f3f3 	udiv	r3, r2, r3
 800504c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	2b0f      	cmp	r3, #15
 8005052:	d909      	bls.n	8005068 <UART_SetConfig+0x388>
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800505a:	d205      	bcs.n	8005068 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	b29a      	uxth	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	60da      	str	r2, [r3, #12]
 8005066:	e001      	b.n	800506c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005078:	7fbb      	ldrb	r3, [r7, #30]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3720      	adds	r7, #32
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	007a1200 	.word	0x007a1200

08005088 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	f003 0308 	and.w	r3, r3, #8
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00a      	beq.n	80050b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00a      	beq.n	80050d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00a      	beq.n	80050f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	f003 0304 	and.w	r3, r3, #4
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00a      	beq.n	8005118 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00a      	beq.n	800513a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513e:	f003 0320 	and.w	r3, r3, #32
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00a      	beq.n	800515c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01a      	beq.n	800519e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005186:	d10a      	bne.n	800519e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00a      	beq.n	80051c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	430a      	orrs	r2, r1
 80051be:	605a      	str	r2, [r3, #4]
  }
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b098      	sub	sp, #96	@ 0x60
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051dc:	f7fc f8fe 	bl	80013dc <HAL_GetTick>
 80051e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d12e      	bne.n	800524e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051f8:	2200      	movs	r2, #0
 80051fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f88c 	bl	800531c <UART_WaitOnFlagUntilTimeout>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d021      	beq.n	800524e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005212:	e853 3f00 	ldrex	r3, [r3]
 8005216:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800521a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800521e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	461a      	mov	r2, r3
 8005226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005228:	647b      	str	r3, [r7, #68]	@ 0x44
 800522a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800522e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005230:	e841 2300 	strex	r3, r2, [r1]
 8005234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1e6      	bne.n	800520a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2220      	movs	r2, #32
 8005240:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e062      	b.n	8005314 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0304 	and.w	r3, r3, #4
 8005258:	2b04      	cmp	r3, #4
 800525a:	d149      	bne.n	80052f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800525c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005264:	2200      	movs	r2, #0
 8005266:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f856 	bl	800531c <UART_WaitOnFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d03c      	beq.n	80052f0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	e853 3f00 	ldrex	r3, [r3]
 8005282:	623b      	str	r3, [r7, #32]
   return(result);
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800528a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	461a      	mov	r2, r3
 8005292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005294:	633b      	str	r3, [r7, #48]	@ 0x30
 8005296:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800529a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800529c:	e841 2300 	strex	r3, r2, [r1]
 80052a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e6      	bne.n	8005276 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	3308      	adds	r3, #8
 80052ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	e853 3f00 	ldrex	r3, [r3]
 80052b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f023 0301 	bic.w	r3, r3, #1
 80052be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3308      	adds	r3, #8
 80052c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052c8:	61fa      	str	r2, [r7, #28]
 80052ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052cc:	69b9      	ldr	r1, [r7, #24]
 80052ce:	69fa      	ldr	r2, [r7, #28]
 80052d0:	e841 2300 	strex	r3, r2, [r1]
 80052d4:	617b      	str	r3, [r7, #20]
   return(result);
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1e5      	bne.n	80052a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e011      	b.n	8005314 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2220      	movs	r2, #32
 80052f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2220      	movs	r2, #32
 80052fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3758      	adds	r7, #88	@ 0x58
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	603b      	str	r3, [r7, #0]
 8005328:	4613      	mov	r3, r2
 800532a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800532c:	e04f      	b.n	80053ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005334:	d04b      	beq.n	80053ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005336:	f7fc f851 	bl	80013dc <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	69ba      	ldr	r2, [r7, #24]
 8005342:	429a      	cmp	r2, r3
 8005344:	d302      	bcc.n	800534c <UART_WaitOnFlagUntilTimeout+0x30>
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d101      	bne.n	8005350 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e04e      	b.n	80053ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0304 	and.w	r3, r3, #4
 800535a:	2b00      	cmp	r3, #0
 800535c:	d037      	beq.n	80053ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2b80      	cmp	r3, #128	@ 0x80
 8005362:	d034      	beq.n	80053ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b40      	cmp	r3, #64	@ 0x40
 8005368:	d031      	beq.n	80053ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	f003 0308 	and.w	r3, r3, #8
 8005374:	2b08      	cmp	r3, #8
 8005376:	d110      	bne.n	800539a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2208      	movs	r2, #8
 800537e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 f838 	bl	80053f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2208      	movs	r2, #8
 800538a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e029      	b.n	80053ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053a8:	d111      	bne.n	80053ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 f81e 	bl	80053f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2220      	movs	r2, #32
 80053be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e00f      	b.n	80053ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	69da      	ldr	r2, [r3, #28]
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	4013      	ands	r3, r2
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	429a      	cmp	r2, r3
 80053dc:	bf0c      	ite	eq
 80053de:	2301      	moveq	r3, #1
 80053e0:	2300      	movne	r3, #0
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	461a      	mov	r2, r3
 80053e6:	79fb      	ldrb	r3, [r7, #7]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d0a0      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b095      	sub	sp, #84	@ 0x54
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800540c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005412:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	461a      	mov	r2, r3
 800541a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800541c:	643b      	str	r3, [r7, #64]	@ 0x40
 800541e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005420:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005422:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005424:	e841 2300 	strex	r3, r2, [r1]
 8005428:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800542a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e6      	bne.n	80053fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3308      	adds	r3, #8
 8005436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3308      	adds	r3, #8
 800544e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005450:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005452:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005458:	e841 2300 	strex	r3, r2, [r1]
 800545c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800545e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1e5      	bne.n	8005430 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005468:	2b01      	cmp	r3, #1
 800546a:	d118      	bne.n	800549e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	e853 3f00 	ldrex	r3, [r3]
 8005478:	60bb      	str	r3, [r7, #8]
   return(result);
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f023 0310 	bic.w	r3, r3, #16
 8005480:	647b      	str	r3, [r7, #68]	@ 0x44
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800548a:	61bb      	str	r3, [r7, #24]
 800548c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548e:	6979      	ldr	r1, [r7, #20]
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	e841 2300 	strex	r3, r2, [r1]
 8005496:	613b      	str	r3, [r7, #16]
   return(result);
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1e6      	bne.n	800546c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2220      	movs	r2, #32
 80054a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80054b2:	bf00      	nop
 80054b4:	3754      	adds	r7, #84	@ 0x54
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80054be:	b480      	push	{r7}
 80054c0:	b085      	sub	sp, #20
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80054c6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80054ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	43db      	mvns	r3, r3
 80054da:	b29b      	uxth	r3, r3
 80054dc:	4013      	ands	r3, r2
 80054de:	b29a      	uxth	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3714      	adds	r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	1d3b      	adds	r3, r7, #4
 80054fe:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2201      	movs	r2, #1
 8005506:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3714      	adds	r7, #20
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <sniprintf>:
 8005530:	b40c      	push	{r2, r3}
 8005532:	b530      	push	{r4, r5, lr}
 8005534:	4b18      	ldr	r3, [pc, #96]	@ (8005598 <sniprintf+0x68>)
 8005536:	1e0c      	subs	r4, r1, #0
 8005538:	681d      	ldr	r5, [r3, #0]
 800553a:	b09d      	sub	sp, #116	@ 0x74
 800553c:	da08      	bge.n	8005550 <sniprintf+0x20>
 800553e:	238b      	movs	r3, #139	@ 0x8b
 8005540:	602b      	str	r3, [r5, #0]
 8005542:	f04f 30ff 	mov.w	r0, #4294967295
 8005546:	b01d      	add	sp, #116	@ 0x74
 8005548:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800554c:	b002      	add	sp, #8
 800554e:	4770      	bx	lr
 8005550:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005554:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800555e:	bf14      	ite	ne
 8005560:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005564:	4623      	moveq	r3, r4
 8005566:	9304      	str	r3, [sp, #16]
 8005568:	9307      	str	r3, [sp, #28]
 800556a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800556e:	9002      	str	r0, [sp, #8]
 8005570:	9006      	str	r0, [sp, #24]
 8005572:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005576:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005578:	ab21      	add	r3, sp, #132	@ 0x84
 800557a:	a902      	add	r1, sp, #8
 800557c:	4628      	mov	r0, r5
 800557e:	9301      	str	r3, [sp, #4]
 8005580:	f000 f994 	bl	80058ac <_svfiprintf_r>
 8005584:	1c43      	adds	r3, r0, #1
 8005586:	bfbc      	itt	lt
 8005588:	238b      	movlt	r3, #139	@ 0x8b
 800558a:	602b      	strlt	r3, [r5, #0]
 800558c:	2c00      	cmp	r4, #0
 800558e:	d0da      	beq.n	8005546 <sniprintf+0x16>
 8005590:	9b02      	ldr	r3, [sp, #8]
 8005592:	2200      	movs	r2, #0
 8005594:	701a      	strb	r2, [r3, #0]
 8005596:	e7d6      	b.n	8005546 <sniprintf+0x16>
 8005598:	20000014 	.word	0x20000014

0800559c <memset>:
 800559c:	4402      	add	r2, r0
 800559e:	4603      	mov	r3, r0
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d100      	bne.n	80055a6 <memset+0xa>
 80055a4:	4770      	bx	lr
 80055a6:	f803 1b01 	strb.w	r1, [r3], #1
 80055aa:	e7f9      	b.n	80055a0 <memset+0x4>

080055ac <__errno>:
 80055ac:	4b01      	ldr	r3, [pc, #4]	@ (80055b4 <__errno+0x8>)
 80055ae:	6818      	ldr	r0, [r3, #0]
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	20000014 	.word	0x20000014

080055b8 <__libc_init_array>:
 80055b8:	b570      	push	{r4, r5, r6, lr}
 80055ba:	4d0d      	ldr	r5, [pc, #52]	@ (80055f0 <__libc_init_array+0x38>)
 80055bc:	4c0d      	ldr	r4, [pc, #52]	@ (80055f4 <__libc_init_array+0x3c>)
 80055be:	1b64      	subs	r4, r4, r5
 80055c0:	10a4      	asrs	r4, r4, #2
 80055c2:	2600      	movs	r6, #0
 80055c4:	42a6      	cmp	r6, r4
 80055c6:	d109      	bne.n	80055dc <__libc_init_array+0x24>
 80055c8:	4d0b      	ldr	r5, [pc, #44]	@ (80055f8 <__libc_init_array+0x40>)
 80055ca:	4c0c      	ldr	r4, [pc, #48]	@ (80055fc <__libc_init_array+0x44>)
 80055cc:	f000 fc64 	bl	8005e98 <_init>
 80055d0:	1b64      	subs	r4, r4, r5
 80055d2:	10a4      	asrs	r4, r4, #2
 80055d4:	2600      	movs	r6, #0
 80055d6:	42a6      	cmp	r6, r4
 80055d8:	d105      	bne.n	80055e6 <__libc_init_array+0x2e>
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80055e0:	4798      	blx	r3
 80055e2:	3601      	adds	r6, #1
 80055e4:	e7ee      	b.n	80055c4 <__libc_init_array+0xc>
 80055e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055ea:	4798      	blx	r3
 80055ec:	3601      	adds	r6, #1
 80055ee:	e7f2      	b.n	80055d6 <__libc_init_array+0x1e>
 80055f0:	08005f6c 	.word	0x08005f6c
 80055f4:	08005f6c 	.word	0x08005f6c
 80055f8:	08005f6c 	.word	0x08005f6c
 80055fc:	08005f70 	.word	0x08005f70

08005600 <__retarget_lock_acquire_recursive>:
 8005600:	4770      	bx	lr

08005602 <__retarget_lock_release_recursive>:
 8005602:	4770      	bx	lr

08005604 <_free_r>:
 8005604:	b538      	push	{r3, r4, r5, lr}
 8005606:	4605      	mov	r5, r0
 8005608:	2900      	cmp	r1, #0
 800560a:	d041      	beq.n	8005690 <_free_r+0x8c>
 800560c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005610:	1f0c      	subs	r4, r1, #4
 8005612:	2b00      	cmp	r3, #0
 8005614:	bfb8      	it	lt
 8005616:	18e4      	addlt	r4, r4, r3
 8005618:	f000 f8e0 	bl	80057dc <__malloc_lock>
 800561c:	4a1d      	ldr	r2, [pc, #116]	@ (8005694 <_free_r+0x90>)
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	b933      	cbnz	r3, 8005630 <_free_r+0x2c>
 8005622:	6063      	str	r3, [r4, #4]
 8005624:	6014      	str	r4, [r2, #0]
 8005626:	4628      	mov	r0, r5
 8005628:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800562c:	f000 b8dc 	b.w	80057e8 <__malloc_unlock>
 8005630:	42a3      	cmp	r3, r4
 8005632:	d908      	bls.n	8005646 <_free_r+0x42>
 8005634:	6820      	ldr	r0, [r4, #0]
 8005636:	1821      	adds	r1, r4, r0
 8005638:	428b      	cmp	r3, r1
 800563a:	bf01      	itttt	eq
 800563c:	6819      	ldreq	r1, [r3, #0]
 800563e:	685b      	ldreq	r3, [r3, #4]
 8005640:	1809      	addeq	r1, r1, r0
 8005642:	6021      	streq	r1, [r4, #0]
 8005644:	e7ed      	b.n	8005622 <_free_r+0x1e>
 8005646:	461a      	mov	r2, r3
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	b10b      	cbz	r3, 8005650 <_free_r+0x4c>
 800564c:	42a3      	cmp	r3, r4
 800564e:	d9fa      	bls.n	8005646 <_free_r+0x42>
 8005650:	6811      	ldr	r1, [r2, #0]
 8005652:	1850      	adds	r0, r2, r1
 8005654:	42a0      	cmp	r0, r4
 8005656:	d10b      	bne.n	8005670 <_free_r+0x6c>
 8005658:	6820      	ldr	r0, [r4, #0]
 800565a:	4401      	add	r1, r0
 800565c:	1850      	adds	r0, r2, r1
 800565e:	4283      	cmp	r3, r0
 8005660:	6011      	str	r1, [r2, #0]
 8005662:	d1e0      	bne.n	8005626 <_free_r+0x22>
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	6053      	str	r3, [r2, #4]
 800566a:	4408      	add	r0, r1
 800566c:	6010      	str	r0, [r2, #0]
 800566e:	e7da      	b.n	8005626 <_free_r+0x22>
 8005670:	d902      	bls.n	8005678 <_free_r+0x74>
 8005672:	230c      	movs	r3, #12
 8005674:	602b      	str	r3, [r5, #0]
 8005676:	e7d6      	b.n	8005626 <_free_r+0x22>
 8005678:	6820      	ldr	r0, [r4, #0]
 800567a:	1821      	adds	r1, r4, r0
 800567c:	428b      	cmp	r3, r1
 800567e:	bf04      	itt	eq
 8005680:	6819      	ldreq	r1, [r3, #0]
 8005682:	685b      	ldreq	r3, [r3, #4]
 8005684:	6063      	str	r3, [r4, #4]
 8005686:	bf04      	itt	eq
 8005688:	1809      	addeq	r1, r1, r0
 800568a:	6021      	streq	r1, [r4, #0]
 800568c:	6054      	str	r4, [r2, #4]
 800568e:	e7ca      	b.n	8005626 <_free_r+0x22>
 8005690:	bd38      	pop	{r3, r4, r5, pc}
 8005692:	bf00      	nop
 8005694:	20000648 	.word	0x20000648

08005698 <sbrk_aligned>:
 8005698:	b570      	push	{r4, r5, r6, lr}
 800569a:	4e0f      	ldr	r6, [pc, #60]	@ (80056d8 <sbrk_aligned+0x40>)
 800569c:	460c      	mov	r4, r1
 800569e:	6831      	ldr	r1, [r6, #0]
 80056a0:	4605      	mov	r5, r0
 80056a2:	b911      	cbnz	r1, 80056aa <sbrk_aligned+0x12>
 80056a4:	f000 fba4 	bl	8005df0 <_sbrk_r>
 80056a8:	6030      	str	r0, [r6, #0]
 80056aa:	4621      	mov	r1, r4
 80056ac:	4628      	mov	r0, r5
 80056ae:	f000 fb9f 	bl	8005df0 <_sbrk_r>
 80056b2:	1c43      	adds	r3, r0, #1
 80056b4:	d103      	bne.n	80056be <sbrk_aligned+0x26>
 80056b6:	f04f 34ff 	mov.w	r4, #4294967295
 80056ba:	4620      	mov	r0, r4
 80056bc:	bd70      	pop	{r4, r5, r6, pc}
 80056be:	1cc4      	adds	r4, r0, #3
 80056c0:	f024 0403 	bic.w	r4, r4, #3
 80056c4:	42a0      	cmp	r0, r4
 80056c6:	d0f8      	beq.n	80056ba <sbrk_aligned+0x22>
 80056c8:	1a21      	subs	r1, r4, r0
 80056ca:	4628      	mov	r0, r5
 80056cc:	f000 fb90 	bl	8005df0 <_sbrk_r>
 80056d0:	3001      	adds	r0, #1
 80056d2:	d1f2      	bne.n	80056ba <sbrk_aligned+0x22>
 80056d4:	e7ef      	b.n	80056b6 <sbrk_aligned+0x1e>
 80056d6:	bf00      	nop
 80056d8:	20000644 	.word	0x20000644

080056dc <_malloc_r>:
 80056dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056e0:	1ccd      	adds	r5, r1, #3
 80056e2:	f025 0503 	bic.w	r5, r5, #3
 80056e6:	3508      	adds	r5, #8
 80056e8:	2d0c      	cmp	r5, #12
 80056ea:	bf38      	it	cc
 80056ec:	250c      	movcc	r5, #12
 80056ee:	2d00      	cmp	r5, #0
 80056f0:	4606      	mov	r6, r0
 80056f2:	db01      	blt.n	80056f8 <_malloc_r+0x1c>
 80056f4:	42a9      	cmp	r1, r5
 80056f6:	d904      	bls.n	8005702 <_malloc_r+0x26>
 80056f8:	230c      	movs	r3, #12
 80056fa:	6033      	str	r3, [r6, #0]
 80056fc:	2000      	movs	r0, #0
 80056fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005702:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057d8 <_malloc_r+0xfc>
 8005706:	f000 f869 	bl	80057dc <__malloc_lock>
 800570a:	f8d8 3000 	ldr.w	r3, [r8]
 800570e:	461c      	mov	r4, r3
 8005710:	bb44      	cbnz	r4, 8005764 <_malloc_r+0x88>
 8005712:	4629      	mov	r1, r5
 8005714:	4630      	mov	r0, r6
 8005716:	f7ff ffbf 	bl	8005698 <sbrk_aligned>
 800571a:	1c43      	adds	r3, r0, #1
 800571c:	4604      	mov	r4, r0
 800571e:	d158      	bne.n	80057d2 <_malloc_r+0xf6>
 8005720:	f8d8 4000 	ldr.w	r4, [r8]
 8005724:	4627      	mov	r7, r4
 8005726:	2f00      	cmp	r7, #0
 8005728:	d143      	bne.n	80057b2 <_malloc_r+0xd6>
 800572a:	2c00      	cmp	r4, #0
 800572c:	d04b      	beq.n	80057c6 <_malloc_r+0xea>
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	4639      	mov	r1, r7
 8005732:	4630      	mov	r0, r6
 8005734:	eb04 0903 	add.w	r9, r4, r3
 8005738:	f000 fb5a 	bl	8005df0 <_sbrk_r>
 800573c:	4581      	cmp	r9, r0
 800573e:	d142      	bne.n	80057c6 <_malloc_r+0xea>
 8005740:	6821      	ldr	r1, [r4, #0]
 8005742:	1a6d      	subs	r5, r5, r1
 8005744:	4629      	mov	r1, r5
 8005746:	4630      	mov	r0, r6
 8005748:	f7ff ffa6 	bl	8005698 <sbrk_aligned>
 800574c:	3001      	adds	r0, #1
 800574e:	d03a      	beq.n	80057c6 <_malloc_r+0xea>
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	442b      	add	r3, r5
 8005754:	6023      	str	r3, [r4, #0]
 8005756:	f8d8 3000 	ldr.w	r3, [r8]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	bb62      	cbnz	r2, 80057b8 <_malloc_r+0xdc>
 800575e:	f8c8 7000 	str.w	r7, [r8]
 8005762:	e00f      	b.n	8005784 <_malloc_r+0xa8>
 8005764:	6822      	ldr	r2, [r4, #0]
 8005766:	1b52      	subs	r2, r2, r5
 8005768:	d420      	bmi.n	80057ac <_malloc_r+0xd0>
 800576a:	2a0b      	cmp	r2, #11
 800576c:	d917      	bls.n	800579e <_malloc_r+0xc2>
 800576e:	1961      	adds	r1, r4, r5
 8005770:	42a3      	cmp	r3, r4
 8005772:	6025      	str	r5, [r4, #0]
 8005774:	bf18      	it	ne
 8005776:	6059      	strne	r1, [r3, #4]
 8005778:	6863      	ldr	r3, [r4, #4]
 800577a:	bf08      	it	eq
 800577c:	f8c8 1000 	streq.w	r1, [r8]
 8005780:	5162      	str	r2, [r4, r5]
 8005782:	604b      	str	r3, [r1, #4]
 8005784:	4630      	mov	r0, r6
 8005786:	f000 f82f 	bl	80057e8 <__malloc_unlock>
 800578a:	f104 000b 	add.w	r0, r4, #11
 800578e:	1d23      	adds	r3, r4, #4
 8005790:	f020 0007 	bic.w	r0, r0, #7
 8005794:	1ac2      	subs	r2, r0, r3
 8005796:	bf1c      	itt	ne
 8005798:	1a1b      	subne	r3, r3, r0
 800579a:	50a3      	strne	r3, [r4, r2]
 800579c:	e7af      	b.n	80056fe <_malloc_r+0x22>
 800579e:	6862      	ldr	r2, [r4, #4]
 80057a0:	42a3      	cmp	r3, r4
 80057a2:	bf0c      	ite	eq
 80057a4:	f8c8 2000 	streq.w	r2, [r8]
 80057a8:	605a      	strne	r2, [r3, #4]
 80057aa:	e7eb      	b.n	8005784 <_malloc_r+0xa8>
 80057ac:	4623      	mov	r3, r4
 80057ae:	6864      	ldr	r4, [r4, #4]
 80057b0:	e7ae      	b.n	8005710 <_malloc_r+0x34>
 80057b2:	463c      	mov	r4, r7
 80057b4:	687f      	ldr	r7, [r7, #4]
 80057b6:	e7b6      	b.n	8005726 <_malloc_r+0x4a>
 80057b8:	461a      	mov	r2, r3
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	42a3      	cmp	r3, r4
 80057be:	d1fb      	bne.n	80057b8 <_malloc_r+0xdc>
 80057c0:	2300      	movs	r3, #0
 80057c2:	6053      	str	r3, [r2, #4]
 80057c4:	e7de      	b.n	8005784 <_malloc_r+0xa8>
 80057c6:	230c      	movs	r3, #12
 80057c8:	6033      	str	r3, [r6, #0]
 80057ca:	4630      	mov	r0, r6
 80057cc:	f000 f80c 	bl	80057e8 <__malloc_unlock>
 80057d0:	e794      	b.n	80056fc <_malloc_r+0x20>
 80057d2:	6005      	str	r5, [r0, #0]
 80057d4:	e7d6      	b.n	8005784 <_malloc_r+0xa8>
 80057d6:	bf00      	nop
 80057d8:	20000648 	.word	0x20000648

080057dc <__malloc_lock>:
 80057dc:	4801      	ldr	r0, [pc, #4]	@ (80057e4 <__malloc_lock+0x8>)
 80057de:	f7ff bf0f 	b.w	8005600 <__retarget_lock_acquire_recursive>
 80057e2:	bf00      	nop
 80057e4:	20000640 	.word	0x20000640

080057e8 <__malloc_unlock>:
 80057e8:	4801      	ldr	r0, [pc, #4]	@ (80057f0 <__malloc_unlock+0x8>)
 80057ea:	f7ff bf0a 	b.w	8005602 <__retarget_lock_release_recursive>
 80057ee:	bf00      	nop
 80057f0:	20000640 	.word	0x20000640

080057f4 <__ssputs_r>:
 80057f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f8:	688e      	ldr	r6, [r1, #8]
 80057fa:	461f      	mov	r7, r3
 80057fc:	42be      	cmp	r6, r7
 80057fe:	680b      	ldr	r3, [r1, #0]
 8005800:	4682      	mov	sl, r0
 8005802:	460c      	mov	r4, r1
 8005804:	4690      	mov	r8, r2
 8005806:	d82d      	bhi.n	8005864 <__ssputs_r+0x70>
 8005808:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800580c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005810:	d026      	beq.n	8005860 <__ssputs_r+0x6c>
 8005812:	6965      	ldr	r5, [r4, #20]
 8005814:	6909      	ldr	r1, [r1, #16]
 8005816:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800581a:	eba3 0901 	sub.w	r9, r3, r1
 800581e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005822:	1c7b      	adds	r3, r7, #1
 8005824:	444b      	add	r3, r9
 8005826:	106d      	asrs	r5, r5, #1
 8005828:	429d      	cmp	r5, r3
 800582a:	bf38      	it	cc
 800582c:	461d      	movcc	r5, r3
 800582e:	0553      	lsls	r3, r2, #21
 8005830:	d527      	bpl.n	8005882 <__ssputs_r+0x8e>
 8005832:	4629      	mov	r1, r5
 8005834:	f7ff ff52 	bl	80056dc <_malloc_r>
 8005838:	4606      	mov	r6, r0
 800583a:	b360      	cbz	r0, 8005896 <__ssputs_r+0xa2>
 800583c:	6921      	ldr	r1, [r4, #16]
 800583e:	464a      	mov	r2, r9
 8005840:	f000 fae6 	bl	8005e10 <memcpy>
 8005844:	89a3      	ldrh	r3, [r4, #12]
 8005846:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800584a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800584e:	81a3      	strh	r3, [r4, #12]
 8005850:	6126      	str	r6, [r4, #16]
 8005852:	6165      	str	r5, [r4, #20]
 8005854:	444e      	add	r6, r9
 8005856:	eba5 0509 	sub.w	r5, r5, r9
 800585a:	6026      	str	r6, [r4, #0]
 800585c:	60a5      	str	r5, [r4, #8]
 800585e:	463e      	mov	r6, r7
 8005860:	42be      	cmp	r6, r7
 8005862:	d900      	bls.n	8005866 <__ssputs_r+0x72>
 8005864:	463e      	mov	r6, r7
 8005866:	6820      	ldr	r0, [r4, #0]
 8005868:	4632      	mov	r2, r6
 800586a:	4641      	mov	r1, r8
 800586c:	f000 faa6 	bl	8005dbc <memmove>
 8005870:	68a3      	ldr	r3, [r4, #8]
 8005872:	1b9b      	subs	r3, r3, r6
 8005874:	60a3      	str	r3, [r4, #8]
 8005876:	6823      	ldr	r3, [r4, #0]
 8005878:	4433      	add	r3, r6
 800587a:	6023      	str	r3, [r4, #0]
 800587c:	2000      	movs	r0, #0
 800587e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005882:	462a      	mov	r2, r5
 8005884:	f000 fad2 	bl	8005e2c <_realloc_r>
 8005888:	4606      	mov	r6, r0
 800588a:	2800      	cmp	r0, #0
 800588c:	d1e0      	bne.n	8005850 <__ssputs_r+0x5c>
 800588e:	6921      	ldr	r1, [r4, #16]
 8005890:	4650      	mov	r0, sl
 8005892:	f7ff feb7 	bl	8005604 <_free_r>
 8005896:	230c      	movs	r3, #12
 8005898:	f8ca 3000 	str.w	r3, [sl]
 800589c:	89a3      	ldrh	r3, [r4, #12]
 800589e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058a2:	81a3      	strh	r3, [r4, #12]
 80058a4:	f04f 30ff 	mov.w	r0, #4294967295
 80058a8:	e7e9      	b.n	800587e <__ssputs_r+0x8a>
	...

080058ac <_svfiprintf_r>:
 80058ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b0:	4698      	mov	r8, r3
 80058b2:	898b      	ldrh	r3, [r1, #12]
 80058b4:	061b      	lsls	r3, r3, #24
 80058b6:	b09d      	sub	sp, #116	@ 0x74
 80058b8:	4607      	mov	r7, r0
 80058ba:	460d      	mov	r5, r1
 80058bc:	4614      	mov	r4, r2
 80058be:	d510      	bpl.n	80058e2 <_svfiprintf_r+0x36>
 80058c0:	690b      	ldr	r3, [r1, #16]
 80058c2:	b973      	cbnz	r3, 80058e2 <_svfiprintf_r+0x36>
 80058c4:	2140      	movs	r1, #64	@ 0x40
 80058c6:	f7ff ff09 	bl	80056dc <_malloc_r>
 80058ca:	6028      	str	r0, [r5, #0]
 80058cc:	6128      	str	r0, [r5, #16]
 80058ce:	b930      	cbnz	r0, 80058de <_svfiprintf_r+0x32>
 80058d0:	230c      	movs	r3, #12
 80058d2:	603b      	str	r3, [r7, #0]
 80058d4:	f04f 30ff 	mov.w	r0, #4294967295
 80058d8:	b01d      	add	sp, #116	@ 0x74
 80058da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058de:	2340      	movs	r3, #64	@ 0x40
 80058e0:	616b      	str	r3, [r5, #20]
 80058e2:	2300      	movs	r3, #0
 80058e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058e6:	2320      	movs	r3, #32
 80058e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80058f0:	2330      	movs	r3, #48	@ 0x30
 80058f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a90 <_svfiprintf_r+0x1e4>
 80058f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058fa:	f04f 0901 	mov.w	r9, #1
 80058fe:	4623      	mov	r3, r4
 8005900:	469a      	mov	sl, r3
 8005902:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005906:	b10a      	cbz	r2, 800590c <_svfiprintf_r+0x60>
 8005908:	2a25      	cmp	r2, #37	@ 0x25
 800590a:	d1f9      	bne.n	8005900 <_svfiprintf_r+0x54>
 800590c:	ebba 0b04 	subs.w	fp, sl, r4
 8005910:	d00b      	beq.n	800592a <_svfiprintf_r+0x7e>
 8005912:	465b      	mov	r3, fp
 8005914:	4622      	mov	r2, r4
 8005916:	4629      	mov	r1, r5
 8005918:	4638      	mov	r0, r7
 800591a:	f7ff ff6b 	bl	80057f4 <__ssputs_r>
 800591e:	3001      	adds	r0, #1
 8005920:	f000 80a7 	beq.w	8005a72 <_svfiprintf_r+0x1c6>
 8005924:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005926:	445a      	add	r2, fp
 8005928:	9209      	str	r2, [sp, #36]	@ 0x24
 800592a:	f89a 3000 	ldrb.w	r3, [sl]
 800592e:	2b00      	cmp	r3, #0
 8005930:	f000 809f 	beq.w	8005a72 <_svfiprintf_r+0x1c6>
 8005934:	2300      	movs	r3, #0
 8005936:	f04f 32ff 	mov.w	r2, #4294967295
 800593a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800593e:	f10a 0a01 	add.w	sl, sl, #1
 8005942:	9304      	str	r3, [sp, #16]
 8005944:	9307      	str	r3, [sp, #28]
 8005946:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800594a:	931a      	str	r3, [sp, #104]	@ 0x68
 800594c:	4654      	mov	r4, sl
 800594e:	2205      	movs	r2, #5
 8005950:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005954:	484e      	ldr	r0, [pc, #312]	@ (8005a90 <_svfiprintf_r+0x1e4>)
 8005956:	f7fa fc43 	bl	80001e0 <memchr>
 800595a:	9a04      	ldr	r2, [sp, #16]
 800595c:	b9d8      	cbnz	r0, 8005996 <_svfiprintf_r+0xea>
 800595e:	06d0      	lsls	r0, r2, #27
 8005960:	bf44      	itt	mi
 8005962:	2320      	movmi	r3, #32
 8005964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005968:	0711      	lsls	r1, r2, #28
 800596a:	bf44      	itt	mi
 800596c:	232b      	movmi	r3, #43	@ 0x2b
 800596e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005972:	f89a 3000 	ldrb.w	r3, [sl]
 8005976:	2b2a      	cmp	r3, #42	@ 0x2a
 8005978:	d015      	beq.n	80059a6 <_svfiprintf_r+0xfa>
 800597a:	9a07      	ldr	r2, [sp, #28]
 800597c:	4654      	mov	r4, sl
 800597e:	2000      	movs	r0, #0
 8005980:	f04f 0c0a 	mov.w	ip, #10
 8005984:	4621      	mov	r1, r4
 8005986:	f811 3b01 	ldrb.w	r3, [r1], #1
 800598a:	3b30      	subs	r3, #48	@ 0x30
 800598c:	2b09      	cmp	r3, #9
 800598e:	d94b      	bls.n	8005a28 <_svfiprintf_r+0x17c>
 8005990:	b1b0      	cbz	r0, 80059c0 <_svfiprintf_r+0x114>
 8005992:	9207      	str	r2, [sp, #28]
 8005994:	e014      	b.n	80059c0 <_svfiprintf_r+0x114>
 8005996:	eba0 0308 	sub.w	r3, r0, r8
 800599a:	fa09 f303 	lsl.w	r3, r9, r3
 800599e:	4313      	orrs	r3, r2
 80059a0:	9304      	str	r3, [sp, #16]
 80059a2:	46a2      	mov	sl, r4
 80059a4:	e7d2      	b.n	800594c <_svfiprintf_r+0xa0>
 80059a6:	9b03      	ldr	r3, [sp, #12]
 80059a8:	1d19      	adds	r1, r3, #4
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	9103      	str	r1, [sp, #12]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	bfbb      	ittet	lt
 80059b2:	425b      	neglt	r3, r3
 80059b4:	f042 0202 	orrlt.w	r2, r2, #2
 80059b8:	9307      	strge	r3, [sp, #28]
 80059ba:	9307      	strlt	r3, [sp, #28]
 80059bc:	bfb8      	it	lt
 80059be:	9204      	strlt	r2, [sp, #16]
 80059c0:	7823      	ldrb	r3, [r4, #0]
 80059c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80059c4:	d10a      	bne.n	80059dc <_svfiprintf_r+0x130>
 80059c6:	7863      	ldrb	r3, [r4, #1]
 80059c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80059ca:	d132      	bne.n	8005a32 <_svfiprintf_r+0x186>
 80059cc:	9b03      	ldr	r3, [sp, #12]
 80059ce:	1d1a      	adds	r2, r3, #4
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	9203      	str	r2, [sp, #12]
 80059d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059d8:	3402      	adds	r4, #2
 80059da:	9305      	str	r3, [sp, #20]
 80059dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005aa0 <_svfiprintf_r+0x1f4>
 80059e0:	7821      	ldrb	r1, [r4, #0]
 80059e2:	2203      	movs	r2, #3
 80059e4:	4650      	mov	r0, sl
 80059e6:	f7fa fbfb 	bl	80001e0 <memchr>
 80059ea:	b138      	cbz	r0, 80059fc <_svfiprintf_r+0x150>
 80059ec:	9b04      	ldr	r3, [sp, #16]
 80059ee:	eba0 000a 	sub.w	r0, r0, sl
 80059f2:	2240      	movs	r2, #64	@ 0x40
 80059f4:	4082      	lsls	r2, r0
 80059f6:	4313      	orrs	r3, r2
 80059f8:	3401      	adds	r4, #1
 80059fa:	9304      	str	r3, [sp, #16]
 80059fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a00:	4824      	ldr	r0, [pc, #144]	@ (8005a94 <_svfiprintf_r+0x1e8>)
 8005a02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a06:	2206      	movs	r2, #6
 8005a08:	f7fa fbea 	bl	80001e0 <memchr>
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	d036      	beq.n	8005a7e <_svfiprintf_r+0x1d2>
 8005a10:	4b21      	ldr	r3, [pc, #132]	@ (8005a98 <_svfiprintf_r+0x1ec>)
 8005a12:	bb1b      	cbnz	r3, 8005a5c <_svfiprintf_r+0x1b0>
 8005a14:	9b03      	ldr	r3, [sp, #12]
 8005a16:	3307      	adds	r3, #7
 8005a18:	f023 0307 	bic.w	r3, r3, #7
 8005a1c:	3308      	adds	r3, #8
 8005a1e:	9303      	str	r3, [sp, #12]
 8005a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a22:	4433      	add	r3, r6
 8005a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a26:	e76a      	b.n	80058fe <_svfiprintf_r+0x52>
 8005a28:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a2c:	460c      	mov	r4, r1
 8005a2e:	2001      	movs	r0, #1
 8005a30:	e7a8      	b.n	8005984 <_svfiprintf_r+0xd8>
 8005a32:	2300      	movs	r3, #0
 8005a34:	3401      	adds	r4, #1
 8005a36:	9305      	str	r3, [sp, #20]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	f04f 0c0a 	mov.w	ip, #10
 8005a3e:	4620      	mov	r0, r4
 8005a40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a44:	3a30      	subs	r2, #48	@ 0x30
 8005a46:	2a09      	cmp	r2, #9
 8005a48:	d903      	bls.n	8005a52 <_svfiprintf_r+0x1a6>
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0c6      	beq.n	80059dc <_svfiprintf_r+0x130>
 8005a4e:	9105      	str	r1, [sp, #20]
 8005a50:	e7c4      	b.n	80059dc <_svfiprintf_r+0x130>
 8005a52:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a56:	4604      	mov	r4, r0
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e7f0      	b.n	8005a3e <_svfiprintf_r+0x192>
 8005a5c:	ab03      	add	r3, sp, #12
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	462a      	mov	r2, r5
 8005a62:	4b0e      	ldr	r3, [pc, #56]	@ (8005a9c <_svfiprintf_r+0x1f0>)
 8005a64:	a904      	add	r1, sp, #16
 8005a66:	4638      	mov	r0, r7
 8005a68:	f3af 8000 	nop.w
 8005a6c:	1c42      	adds	r2, r0, #1
 8005a6e:	4606      	mov	r6, r0
 8005a70:	d1d6      	bne.n	8005a20 <_svfiprintf_r+0x174>
 8005a72:	89ab      	ldrh	r3, [r5, #12]
 8005a74:	065b      	lsls	r3, r3, #25
 8005a76:	f53f af2d 	bmi.w	80058d4 <_svfiprintf_r+0x28>
 8005a7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a7c:	e72c      	b.n	80058d8 <_svfiprintf_r+0x2c>
 8005a7e:	ab03      	add	r3, sp, #12
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	462a      	mov	r2, r5
 8005a84:	4b05      	ldr	r3, [pc, #20]	@ (8005a9c <_svfiprintf_r+0x1f0>)
 8005a86:	a904      	add	r1, sp, #16
 8005a88:	4638      	mov	r0, r7
 8005a8a:	f000 f879 	bl	8005b80 <_printf_i>
 8005a8e:	e7ed      	b.n	8005a6c <_svfiprintf_r+0x1c0>
 8005a90:	08005f30 	.word	0x08005f30
 8005a94:	08005f3a 	.word	0x08005f3a
 8005a98:	00000000 	.word	0x00000000
 8005a9c:	080057f5 	.word	0x080057f5
 8005aa0:	08005f36 	.word	0x08005f36

08005aa4 <_printf_common>:
 8005aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa8:	4616      	mov	r6, r2
 8005aaa:	4698      	mov	r8, r3
 8005aac:	688a      	ldr	r2, [r1, #8]
 8005aae:	690b      	ldr	r3, [r1, #16]
 8005ab0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	bfb8      	it	lt
 8005ab8:	4613      	movlt	r3, r2
 8005aba:	6033      	str	r3, [r6, #0]
 8005abc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ac0:	4607      	mov	r7, r0
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	b10a      	cbz	r2, 8005aca <_printf_common+0x26>
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	6033      	str	r3, [r6, #0]
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	0699      	lsls	r1, r3, #26
 8005ace:	bf42      	ittt	mi
 8005ad0:	6833      	ldrmi	r3, [r6, #0]
 8005ad2:	3302      	addmi	r3, #2
 8005ad4:	6033      	strmi	r3, [r6, #0]
 8005ad6:	6825      	ldr	r5, [r4, #0]
 8005ad8:	f015 0506 	ands.w	r5, r5, #6
 8005adc:	d106      	bne.n	8005aec <_printf_common+0x48>
 8005ade:	f104 0a19 	add.w	sl, r4, #25
 8005ae2:	68e3      	ldr	r3, [r4, #12]
 8005ae4:	6832      	ldr	r2, [r6, #0]
 8005ae6:	1a9b      	subs	r3, r3, r2
 8005ae8:	42ab      	cmp	r3, r5
 8005aea:	dc26      	bgt.n	8005b3a <_printf_common+0x96>
 8005aec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005af0:	6822      	ldr	r2, [r4, #0]
 8005af2:	3b00      	subs	r3, #0
 8005af4:	bf18      	it	ne
 8005af6:	2301      	movne	r3, #1
 8005af8:	0692      	lsls	r2, r2, #26
 8005afa:	d42b      	bmi.n	8005b54 <_printf_common+0xb0>
 8005afc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b00:	4641      	mov	r1, r8
 8005b02:	4638      	mov	r0, r7
 8005b04:	47c8      	blx	r9
 8005b06:	3001      	adds	r0, #1
 8005b08:	d01e      	beq.n	8005b48 <_printf_common+0xa4>
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	6922      	ldr	r2, [r4, #16]
 8005b0e:	f003 0306 	and.w	r3, r3, #6
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	bf02      	ittt	eq
 8005b16:	68e5      	ldreq	r5, [r4, #12]
 8005b18:	6833      	ldreq	r3, [r6, #0]
 8005b1a:	1aed      	subeq	r5, r5, r3
 8005b1c:	68a3      	ldr	r3, [r4, #8]
 8005b1e:	bf0c      	ite	eq
 8005b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b24:	2500      	movne	r5, #0
 8005b26:	4293      	cmp	r3, r2
 8005b28:	bfc4      	itt	gt
 8005b2a:	1a9b      	subgt	r3, r3, r2
 8005b2c:	18ed      	addgt	r5, r5, r3
 8005b2e:	2600      	movs	r6, #0
 8005b30:	341a      	adds	r4, #26
 8005b32:	42b5      	cmp	r5, r6
 8005b34:	d11a      	bne.n	8005b6c <_printf_common+0xc8>
 8005b36:	2000      	movs	r0, #0
 8005b38:	e008      	b.n	8005b4c <_printf_common+0xa8>
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	4652      	mov	r2, sl
 8005b3e:	4641      	mov	r1, r8
 8005b40:	4638      	mov	r0, r7
 8005b42:	47c8      	blx	r9
 8005b44:	3001      	adds	r0, #1
 8005b46:	d103      	bne.n	8005b50 <_printf_common+0xac>
 8005b48:	f04f 30ff 	mov.w	r0, #4294967295
 8005b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b50:	3501      	adds	r5, #1
 8005b52:	e7c6      	b.n	8005ae2 <_printf_common+0x3e>
 8005b54:	18e1      	adds	r1, r4, r3
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	2030      	movs	r0, #48	@ 0x30
 8005b5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b5e:	4422      	add	r2, r4
 8005b60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b68:	3302      	adds	r3, #2
 8005b6a:	e7c7      	b.n	8005afc <_printf_common+0x58>
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	4622      	mov	r2, r4
 8005b70:	4641      	mov	r1, r8
 8005b72:	4638      	mov	r0, r7
 8005b74:	47c8      	blx	r9
 8005b76:	3001      	adds	r0, #1
 8005b78:	d0e6      	beq.n	8005b48 <_printf_common+0xa4>
 8005b7a:	3601      	adds	r6, #1
 8005b7c:	e7d9      	b.n	8005b32 <_printf_common+0x8e>
	...

08005b80 <_printf_i>:
 8005b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b84:	7e0f      	ldrb	r7, [r1, #24]
 8005b86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b88:	2f78      	cmp	r7, #120	@ 0x78
 8005b8a:	4691      	mov	r9, r2
 8005b8c:	4680      	mov	r8, r0
 8005b8e:	460c      	mov	r4, r1
 8005b90:	469a      	mov	sl, r3
 8005b92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b96:	d807      	bhi.n	8005ba8 <_printf_i+0x28>
 8005b98:	2f62      	cmp	r7, #98	@ 0x62
 8005b9a:	d80a      	bhi.n	8005bb2 <_printf_i+0x32>
 8005b9c:	2f00      	cmp	r7, #0
 8005b9e:	f000 80d1 	beq.w	8005d44 <_printf_i+0x1c4>
 8005ba2:	2f58      	cmp	r7, #88	@ 0x58
 8005ba4:	f000 80b8 	beq.w	8005d18 <_printf_i+0x198>
 8005ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bb0:	e03a      	b.n	8005c28 <_printf_i+0xa8>
 8005bb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bb6:	2b15      	cmp	r3, #21
 8005bb8:	d8f6      	bhi.n	8005ba8 <_printf_i+0x28>
 8005bba:	a101      	add	r1, pc, #4	@ (adr r1, 8005bc0 <_printf_i+0x40>)
 8005bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bc0:	08005c19 	.word	0x08005c19
 8005bc4:	08005c2d 	.word	0x08005c2d
 8005bc8:	08005ba9 	.word	0x08005ba9
 8005bcc:	08005ba9 	.word	0x08005ba9
 8005bd0:	08005ba9 	.word	0x08005ba9
 8005bd4:	08005ba9 	.word	0x08005ba9
 8005bd8:	08005c2d 	.word	0x08005c2d
 8005bdc:	08005ba9 	.word	0x08005ba9
 8005be0:	08005ba9 	.word	0x08005ba9
 8005be4:	08005ba9 	.word	0x08005ba9
 8005be8:	08005ba9 	.word	0x08005ba9
 8005bec:	08005d2b 	.word	0x08005d2b
 8005bf0:	08005c57 	.word	0x08005c57
 8005bf4:	08005ce5 	.word	0x08005ce5
 8005bf8:	08005ba9 	.word	0x08005ba9
 8005bfc:	08005ba9 	.word	0x08005ba9
 8005c00:	08005d4d 	.word	0x08005d4d
 8005c04:	08005ba9 	.word	0x08005ba9
 8005c08:	08005c57 	.word	0x08005c57
 8005c0c:	08005ba9 	.word	0x08005ba9
 8005c10:	08005ba9 	.word	0x08005ba9
 8005c14:	08005ced 	.word	0x08005ced
 8005c18:	6833      	ldr	r3, [r6, #0]
 8005c1a:	1d1a      	adds	r2, r3, #4
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6032      	str	r2, [r6, #0]
 8005c20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e09c      	b.n	8005d66 <_printf_i+0x1e6>
 8005c2c:	6833      	ldr	r3, [r6, #0]
 8005c2e:	6820      	ldr	r0, [r4, #0]
 8005c30:	1d19      	adds	r1, r3, #4
 8005c32:	6031      	str	r1, [r6, #0]
 8005c34:	0606      	lsls	r6, r0, #24
 8005c36:	d501      	bpl.n	8005c3c <_printf_i+0xbc>
 8005c38:	681d      	ldr	r5, [r3, #0]
 8005c3a:	e003      	b.n	8005c44 <_printf_i+0xc4>
 8005c3c:	0645      	lsls	r5, r0, #25
 8005c3e:	d5fb      	bpl.n	8005c38 <_printf_i+0xb8>
 8005c40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c44:	2d00      	cmp	r5, #0
 8005c46:	da03      	bge.n	8005c50 <_printf_i+0xd0>
 8005c48:	232d      	movs	r3, #45	@ 0x2d
 8005c4a:	426d      	negs	r5, r5
 8005c4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c50:	4858      	ldr	r0, [pc, #352]	@ (8005db4 <_printf_i+0x234>)
 8005c52:	230a      	movs	r3, #10
 8005c54:	e011      	b.n	8005c7a <_printf_i+0xfa>
 8005c56:	6821      	ldr	r1, [r4, #0]
 8005c58:	6833      	ldr	r3, [r6, #0]
 8005c5a:	0608      	lsls	r0, r1, #24
 8005c5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c60:	d402      	bmi.n	8005c68 <_printf_i+0xe8>
 8005c62:	0649      	lsls	r1, r1, #25
 8005c64:	bf48      	it	mi
 8005c66:	b2ad      	uxthmi	r5, r5
 8005c68:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c6a:	4852      	ldr	r0, [pc, #328]	@ (8005db4 <_printf_i+0x234>)
 8005c6c:	6033      	str	r3, [r6, #0]
 8005c6e:	bf14      	ite	ne
 8005c70:	230a      	movne	r3, #10
 8005c72:	2308      	moveq	r3, #8
 8005c74:	2100      	movs	r1, #0
 8005c76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c7a:	6866      	ldr	r6, [r4, #4]
 8005c7c:	60a6      	str	r6, [r4, #8]
 8005c7e:	2e00      	cmp	r6, #0
 8005c80:	db05      	blt.n	8005c8e <_printf_i+0x10e>
 8005c82:	6821      	ldr	r1, [r4, #0]
 8005c84:	432e      	orrs	r6, r5
 8005c86:	f021 0104 	bic.w	r1, r1, #4
 8005c8a:	6021      	str	r1, [r4, #0]
 8005c8c:	d04b      	beq.n	8005d26 <_printf_i+0x1a6>
 8005c8e:	4616      	mov	r6, r2
 8005c90:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c94:	fb03 5711 	mls	r7, r3, r1, r5
 8005c98:	5dc7      	ldrb	r7, [r0, r7]
 8005c9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c9e:	462f      	mov	r7, r5
 8005ca0:	42bb      	cmp	r3, r7
 8005ca2:	460d      	mov	r5, r1
 8005ca4:	d9f4      	bls.n	8005c90 <_printf_i+0x110>
 8005ca6:	2b08      	cmp	r3, #8
 8005ca8:	d10b      	bne.n	8005cc2 <_printf_i+0x142>
 8005caa:	6823      	ldr	r3, [r4, #0]
 8005cac:	07df      	lsls	r7, r3, #31
 8005cae:	d508      	bpl.n	8005cc2 <_printf_i+0x142>
 8005cb0:	6923      	ldr	r3, [r4, #16]
 8005cb2:	6861      	ldr	r1, [r4, #4]
 8005cb4:	4299      	cmp	r1, r3
 8005cb6:	bfde      	ittt	le
 8005cb8:	2330      	movle	r3, #48	@ 0x30
 8005cba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cc2:	1b92      	subs	r2, r2, r6
 8005cc4:	6122      	str	r2, [r4, #16]
 8005cc6:	f8cd a000 	str.w	sl, [sp]
 8005cca:	464b      	mov	r3, r9
 8005ccc:	aa03      	add	r2, sp, #12
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4640      	mov	r0, r8
 8005cd2:	f7ff fee7 	bl	8005aa4 <_printf_common>
 8005cd6:	3001      	adds	r0, #1
 8005cd8:	d14a      	bne.n	8005d70 <_printf_i+0x1f0>
 8005cda:	f04f 30ff 	mov.w	r0, #4294967295
 8005cde:	b004      	add	sp, #16
 8005ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	f043 0320 	orr.w	r3, r3, #32
 8005cea:	6023      	str	r3, [r4, #0]
 8005cec:	4832      	ldr	r0, [pc, #200]	@ (8005db8 <_printf_i+0x238>)
 8005cee:	2778      	movs	r7, #120	@ 0x78
 8005cf0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cf4:	6823      	ldr	r3, [r4, #0]
 8005cf6:	6831      	ldr	r1, [r6, #0]
 8005cf8:	061f      	lsls	r7, r3, #24
 8005cfa:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cfe:	d402      	bmi.n	8005d06 <_printf_i+0x186>
 8005d00:	065f      	lsls	r7, r3, #25
 8005d02:	bf48      	it	mi
 8005d04:	b2ad      	uxthmi	r5, r5
 8005d06:	6031      	str	r1, [r6, #0]
 8005d08:	07d9      	lsls	r1, r3, #31
 8005d0a:	bf44      	itt	mi
 8005d0c:	f043 0320 	orrmi.w	r3, r3, #32
 8005d10:	6023      	strmi	r3, [r4, #0]
 8005d12:	b11d      	cbz	r5, 8005d1c <_printf_i+0x19c>
 8005d14:	2310      	movs	r3, #16
 8005d16:	e7ad      	b.n	8005c74 <_printf_i+0xf4>
 8005d18:	4826      	ldr	r0, [pc, #152]	@ (8005db4 <_printf_i+0x234>)
 8005d1a:	e7e9      	b.n	8005cf0 <_printf_i+0x170>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	f023 0320 	bic.w	r3, r3, #32
 8005d22:	6023      	str	r3, [r4, #0]
 8005d24:	e7f6      	b.n	8005d14 <_printf_i+0x194>
 8005d26:	4616      	mov	r6, r2
 8005d28:	e7bd      	b.n	8005ca6 <_printf_i+0x126>
 8005d2a:	6833      	ldr	r3, [r6, #0]
 8005d2c:	6825      	ldr	r5, [r4, #0]
 8005d2e:	6961      	ldr	r1, [r4, #20]
 8005d30:	1d18      	adds	r0, r3, #4
 8005d32:	6030      	str	r0, [r6, #0]
 8005d34:	062e      	lsls	r6, r5, #24
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	d501      	bpl.n	8005d3e <_printf_i+0x1be>
 8005d3a:	6019      	str	r1, [r3, #0]
 8005d3c:	e002      	b.n	8005d44 <_printf_i+0x1c4>
 8005d3e:	0668      	lsls	r0, r5, #25
 8005d40:	d5fb      	bpl.n	8005d3a <_printf_i+0x1ba>
 8005d42:	8019      	strh	r1, [r3, #0]
 8005d44:	2300      	movs	r3, #0
 8005d46:	6123      	str	r3, [r4, #16]
 8005d48:	4616      	mov	r6, r2
 8005d4a:	e7bc      	b.n	8005cc6 <_printf_i+0x146>
 8005d4c:	6833      	ldr	r3, [r6, #0]
 8005d4e:	1d1a      	adds	r2, r3, #4
 8005d50:	6032      	str	r2, [r6, #0]
 8005d52:	681e      	ldr	r6, [r3, #0]
 8005d54:	6862      	ldr	r2, [r4, #4]
 8005d56:	2100      	movs	r1, #0
 8005d58:	4630      	mov	r0, r6
 8005d5a:	f7fa fa41 	bl	80001e0 <memchr>
 8005d5e:	b108      	cbz	r0, 8005d64 <_printf_i+0x1e4>
 8005d60:	1b80      	subs	r0, r0, r6
 8005d62:	6060      	str	r0, [r4, #4]
 8005d64:	6863      	ldr	r3, [r4, #4]
 8005d66:	6123      	str	r3, [r4, #16]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d6e:	e7aa      	b.n	8005cc6 <_printf_i+0x146>
 8005d70:	6923      	ldr	r3, [r4, #16]
 8005d72:	4632      	mov	r2, r6
 8005d74:	4649      	mov	r1, r9
 8005d76:	4640      	mov	r0, r8
 8005d78:	47d0      	blx	sl
 8005d7a:	3001      	adds	r0, #1
 8005d7c:	d0ad      	beq.n	8005cda <_printf_i+0x15a>
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	079b      	lsls	r3, r3, #30
 8005d82:	d413      	bmi.n	8005dac <_printf_i+0x22c>
 8005d84:	68e0      	ldr	r0, [r4, #12]
 8005d86:	9b03      	ldr	r3, [sp, #12]
 8005d88:	4298      	cmp	r0, r3
 8005d8a:	bfb8      	it	lt
 8005d8c:	4618      	movlt	r0, r3
 8005d8e:	e7a6      	b.n	8005cde <_printf_i+0x15e>
 8005d90:	2301      	movs	r3, #1
 8005d92:	4632      	mov	r2, r6
 8005d94:	4649      	mov	r1, r9
 8005d96:	4640      	mov	r0, r8
 8005d98:	47d0      	blx	sl
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	d09d      	beq.n	8005cda <_printf_i+0x15a>
 8005d9e:	3501      	adds	r5, #1
 8005da0:	68e3      	ldr	r3, [r4, #12]
 8005da2:	9903      	ldr	r1, [sp, #12]
 8005da4:	1a5b      	subs	r3, r3, r1
 8005da6:	42ab      	cmp	r3, r5
 8005da8:	dcf2      	bgt.n	8005d90 <_printf_i+0x210>
 8005daa:	e7eb      	b.n	8005d84 <_printf_i+0x204>
 8005dac:	2500      	movs	r5, #0
 8005dae:	f104 0619 	add.w	r6, r4, #25
 8005db2:	e7f5      	b.n	8005da0 <_printf_i+0x220>
 8005db4:	08005f41 	.word	0x08005f41
 8005db8:	08005f52 	.word	0x08005f52

08005dbc <memmove>:
 8005dbc:	4288      	cmp	r0, r1
 8005dbe:	b510      	push	{r4, lr}
 8005dc0:	eb01 0402 	add.w	r4, r1, r2
 8005dc4:	d902      	bls.n	8005dcc <memmove+0x10>
 8005dc6:	4284      	cmp	r4, r0
 8005dc8:	4623      	mov	r3, r4
 8005dca:	d807      	bhi.n	8005ddc <memmove+0x20>
 8005dcc:	1e43      	subs	r3, r0, #1
 8005dce:	42a1      	cmp	r1, r4
 8005dd0:	d008      	beq.n	8005de4 <memmove+0x28>
 8005dd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dda:	e7f8      	b.n	8005dce <memmove+0x12>
 8005ddc:	4402      	add	r2, r0
 8005dde:	4601      	mov	r1, r0
 8005de0:	428a      	cmp	r2, r1
 8005de2:	d100      	bne.n	8005de6 <memmove+0x2a>
 8005de4:	bd10      	pop	{r4, pc}
 8005de6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dee:	e7f7      	b.n	8005de0 <memmove+0x24>

08005df0 <_sbrk_r>:
 8005df0:	b538      	push	{r3, r4, r5, lr}
 8005df2:	4d06      	ldr	r5, [pc, #24]	@ (8005e0c <_sbrk_r+0x1c>)
 8005df4:	2300      	movs	r3, #0
 8005df6:	4604      	mov	r4, r0
 8005df8:	4608      	mov	r0, r1
 8005dfa:	602b      	str	r3, [r5, #0]
 8005dfc:	f7fb f9f0 	bl	80011e0 <_sbrk>
 8005e00:	1c43      	adds	r3, r0, #1
 8005e02:	d102      	bne.n	8005e0a <_sbrk_r+0x1a>
 8005e04:	682b      	ldr	r3, [r5, #0]
 8005e06:	b103      	cbz	r3, 8005e0a <_sbrk_r+0x1a>
 8005e08:	6023      	str	r3, [r4, #0]
 8005e0a:	bd38      	pop	{r3, r4, r5, pc}
 8005e0c:	2000063c 	.word	0x2000063c

08005e10 <memcpy>:
 8005e10:	440a      	add	r2, r1
 8005e12:	4291      	cmp	r1, r2
 8005e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e18:	d100      	bne.n	8005e1c <memcpy+0xc>
 8005e1a:	4770      	bx	lr
 8005e1c:	b510      	push	{r4, lr}
 8005e1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e26:	4291      	cmp	r1, r2
 8005e28:	d1f9      	bne.n	8005e1e <memcpy+0xe>
 8005e2a:	bd10      	pop	{r4, pc}

08005e2c <_realloc_r>:
 8005e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e30:	4607      	mov	r7, r0
 8005e32:	4614      	mov	r4, r2
 8005e34:	460d      	mov	r5, r1
 8005e36:	b921      	cbnz	r1, 8005e42 <_realloc_r+0x16>
 8005e38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	f7ff bc4d 	b.w	80056dc <_malloc_r>
 8005e42:	b92a      	cbnz	r2, 8005e50 <_realloc_r+0x24>
 8005e44:	f7ff fbde 	bl	8005604 <_free_r>
 8005e48:	4625      	mov	r5, r4
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e50:	f000 f81a 	bl	8005e88 <_malloc_usable_size_r>
 8005e54:	4284      	cmp	r4, r0
 8005e56:	4606      	mov	r6, r0
 8005e58:	d802      	bhi.n	8005e60 <_realloc_r+0x34>
 8005e5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e5e:	d8f4      	bhi.n	8005e4a <_realloc_r+0x1e>
 8005e60:	4621      	mov	r1, r4
 8005e62:	4638      	mov	r0, r7
 8005e64:	f7ff fc3a 	bl	80056dc <_malloc_r>
 8005e68:	4680      	mov	r8, r0
 8005e6a:	b908      	cbnz	r0, 8005e70 <_realloc_r+0x44>
 8005e6c:	4645      	mov	r5, r8
 8005e6e:	e7ec      	b.n	8005e4a <_realloc_r+0x1e>
 8005e70:	42b4      	cmp	r4, r6
 8005e72:	4622      	mov	r2, r4
 8005e74:	4629      	mov	r1, r5
 8005e76:	bf28      	it	cs
 8005e78:	4632      	movcs	r2, r6
 8005e7a:	f7ff ffc9 	bl	8005e10 <memcpy>
 8005e7e:	4629      	mov	r1, r5
 8005e80:	4638      	mov	r0, r7
 8005e82:	f7ff fbbf 	bl	8005604 <_free_r>
 8005e86:	e7f1      	b.n	8005e6c <_realloc_r+0x40>

08005e88 <_malloc_usable_size_r>:
 8005e88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e8c:	1f18      	subs	r0, r3, #4
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	bfbc      	itt	lt
 8005e92:	580b      	ldrlt	r3, [r1, r0]
 8005e94:	18c0      	addlt	r0, r0, r3
 8005e96:	4770      	bx	lr

08005e98 <_init>:
 8005e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9a:	bf00      	nop
 8005e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e9e:	bc08      	pop	{r3}
 8005ea0:	469e      	mov	lr, r3
 8005ea2:	4770      	bx	lr

08005ea4 <_fini>:
 8005ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ea6:	bf00      	nop
 8005ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eaa:	bc08      	pop	{r3}
 8005eac:	469e      	mov	lr, r3
 8005eae:	4770      	bx	lr
