## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Mar 20 3:14:28 PM Pakistan Standard Time 2017
##
vlib work
vlog  "adder.v"
vlog  "addercheck.v"
vlog  "D:/xilinx/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -lib work addercheck_v glbl
view wave
add wave *
add wave /glbl/GSR
do {addercheck_v.udo}
view structure
view signals
run 1000ns
