# started on Wed Jan 15 00:05:45 2025

1802.62	msec	task-clock:u	1802615250	100.00	0.996	CPUs utilized
0		context-switches:u	1802615250	100.00	0.000	/sec
0		cpu-migrations:u	1802615250	100.00	0.000	/sec
33		page-faults:u	1802615250	100.00	18.307	/sec
4319874896		cycles:u	898991978	49.00	2.396	GHz
6499540005		instructions:u	901963312	50.00	1.50	insn per cycle
2152839784		branches:u	905702584	50.00	1.194	G/sec
4595		branch-misses:u	905655807	50.00	0.00	of all branches
79326		L1-dcache-loads:u	905643740	50.00	44.006	K/sec
3759		L1-dcache-load-misses:u	905709552	50.00	4.74	of all L1-dcache accesses
8067		LLC-loads:u	905641030	50.00	4.475	K/sec
586		LLC-load-misses:u	771663773	42.00	7.26	of all LL-cache accesses
4307704339		L1-icache-loads:u	768911128	42.00	2.390	G/sec
23		L1-icache-load-misses:u	768910427	42.00	0.00	of all L1-icache accesses
4		dTLB-loads:u	768972996	42.00	2.219	/sec
2		dTLB-load-misses:u	768971103	42.00	50.00	of all dTLB cache accesses
4300488522		iTLB-loads:u	768971869	42.00	2.386	G/sec
2		iTLB-load-misses:u	768974179	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
