module hqm_list_sel_mem 
(
input     bcam_AW_bcam_2048x26_wclk,
input    [63:0]  bcam_AW_bcam_2048x26_waddr,
input    [7:0]  bcam_AW_bcam_2048x26_we,
input    [207:0]  bcam_AW_bcam_2048x26_wdata,
input     bcam_AW_bcam_2048x26_rclk,
input    [7:0]  bcam_AW_bcam_2048x26_raddr,
input     bcam_AW_bcam_2048x26_re,
output   [207:0]  bcam_AW_bcam_2048x26_rdata,
input     bcam_AW_bcam_2048x26_cclk,
input    [207:0]  bcam_AW_bcam_2048x26_cdata,
input    [7:0]  bcam_AW_bcam_2048x26_ce,
output   [2047:0]  bcam_AW_bcam_2048x26_cmatch,
input     bcam_AW_bcam_2048x26_isol_en_b,
input     bcam_AW_bcam_2048x26_dfx_clk,
input     bcam_AW_bcam_2048x26_fd,
input     bcam_AW_bcam_2048x26_rd,
input     rf_aqed_fid_cnt_wclk,
input     rf_aqed_fid_cnt_wclk_rst_n,
input     rf_aqed_fid_cnt_we,
input    [10:0]  rf_aqed_fid_cnt_waddr,
input    [16:0]  rf_aqed_fid_cnt_wdata,
input     rf_aqed_fid_cnt_rclk,
input     rf_aqed_fid_cnt_rclk_rst_n,
input     rf_aqed_fid_cnt_re,
input    [10:0]  rf_aqed_fid_cnt_raddr,
output   [16:0]  rf_aqed_fid_cnt_rdata,
input     rf_aqed_fid_cnt_isol_en,
input     rf_aqed_fid_cnt_pwr_enable_b_in,
output    rf_aqed_fid_cnt_pwr_enable_b_out,
input     rf_aqed_fifo_ap_aqed_wclk,
input     rf_aqed_fifo_ap_aqed_wclk_rst_n,
input     rf_aqed_fifo_ap_aqed_we,
input    [3:0]  rf_aqed_fifo_ap_aqed_waddr,
input    [44:0]  rf_aqed_fifo_ap_aqed_wdata,
input     rf_aqed_fifo_ap_aqed_rclk,
input     rf_aqed_fifo_ap_aqed_rclk_rst_n,
input     rf_aqed_fifo_ap_aqed_re,
input    [3:0]  rf_aqed_fifo_ap_aqed_raddr,
output   [44:0]  rf_aqed_fifo_ap_aqed_rdata,
input     rf_aqed_fifo_ap_aqed_isol_en,
input     rf_aqed_fifo_ap_aqed_pwr_enable_b_in,
output    rf_aqed_fifo_ap_aqed_pwr_enable_b_out,
input     rf_aqed_fifo_aqed_ap_enq_wclk,
input     rf_aqed_fifo_aqed_ap_enq_wclk_rst_n,
input     rf_aqed_fifo_aqed_ap_enq_we,
input    [3:0]  rf_aqed_fifo_aqed_ap_enq_waddr,
input    [23:0]  rf_aqed_fifo_aqed_ap_enq_wdata,
input     rf_aqed_fifo_aqed_ap_enq_rclk,
input     rf_aqed_fifo_aqed_ap_enq_rclk_rst_n,
input     rf_aqed_fifo_aqed_ap_enq_re,
input    [3:0]  rf_aqed_fifo_aqed_ap_enq_raddr,
output   [23:0]  rf_aqed_fifo_aqed_ap_enq_rdata,
input     rf_aqed_fifo_aqed_ap_enq_isol_en,
input     rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_in,
output    rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_out,
input     rf_aqed_fifo_aqed_chp_sch_wclk,
input     rf_aqed_fifo_aqed_chp_sch_wclk_rst_n,
input     rf_aqed_fifo_aqed_chp_sch_we,
input    [3:0]  rf_aqed_fifo_aqed_chp_sch_waddr,
input    [179:0]  rf_aqed_fifo_aqed_chp_sch_wdata,
input     rf_aqed_fifo_aqed_chp_sch_rclk,
input     rf_aqed_fifo_aqed_chp_sch_rclk_rst_n,
input     rf_aqed_fifo_aqed_chp_sch_re,
input    [3:0]  rf_aqed_fifo_aqed_chp_sch_raddr,
output   [179:0]  rf_aqed_fifo_aqed_chp_sch_rdata,
input     rf_aqed_fifo_aqed_chp_sch_isol_en,
input     rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_in,
output    rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_out,
input     rf_aqed_fifo_freelist_return_wclk,
input     rf_aqed_fifo_freelist_return_wclk_rst_n,
input     rf_aqed_fifo_freelist_return_we,
input    [3:0]  rf_aqed_fifo_freelist_return_waddr,
input    [31:0]  rf_aqed_fifo_freelist_return_wdata,
input     rf_aqed_fifo_freelist_return_rclk,
input     rf_aqed_fifo_freelist_return_rclk_rst_n,
input     rf_aqed_fifo_freelist_return_re,
input    [3:0]  rf_aqed_fifo_freelist_return_raddr,
output   [31:0]  rf_aqed_fifo_freelist_return_rdata,
input     rf_aqed_fifo_freelist_return_isol_en,
input     rf_aqed_fifo_freelist_return_pwr_enable_b_in,
output    rf_aqed_fifo_freelist_return_pwr_enable_b_out,
input     rf_aqed_fifo_lsp_aqed_cmp_wclk,
input     rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n,
input     rf_aqed_fifo_lsp_aqed_cmp_we,
input    [3:0]  rf_aqed_fifo_lsp_aqed_cmp_waddr,
input    [34:0]  rf_aqed_fifo_lsp_aqed_cmp_wdata,
input     rf_aqed_fifo_lsp_aqed_cmp_rclk,
input     rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n,
input     rf_aqed_fifo_lsp_aqed_cmp_re,
input    [3:0]  rf_aqed_fifo_lsp_aqed_cmp_raddr,
output   [34:0]  rf_aqed_fifo_lsp_aqed_cmp_rdata,
input     rf_aqed_fifo_lsp_aqed_cmp_isol_en,
input     rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_in,
output    rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_out,
input     rf_aqed_fifo_qed_aqed_enq_wclk,
input     rf_aqed_fifo_qed_aqed_enq_wclk_rst_n,
input     rf_aqed_fifo_qed_aqed_enq_we,
input    [1:0]  rf_aqed_fifo_qed_aqed_enq_waddr,
input    [154:0]  rf_aqed_fifo_qed_aqed_enq_wdata,
input     rf_aqed_fifo_qed_aqed_enq_rclk,
input     rf_aqed_fifo_qed_aqed_enq_rclk_rst_n,
input     rf_aqed_fifo_qed_aqed_enq_re,
input    [1:0]  rf_aqed_fifo_qed_aqed_enq_raddr,
output   [154:0]  rf_aqed_fifo_qed_aqed_enq_rdata,
input     rf_aqed_fifo_qed_aqed_enq_isol_en,
input     rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_in,
output    rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_out,
input     rf_aqed_fifo_qed_aqed_enq_fid_wclk,
input     rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n,
input     rf_aqed_fifo_qed_aqed_enq_fid_we,
input    [2:0]  rf_aqed_fifo_qed_aqed_enq_fid_waddr,
input    [152:0]  rf_aqed_fifo_qed_aqed_enq_fid_wdata,
input     rf_aqed_fifo_qed_aqed_enq_fid_rclk,
input     rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n,
input     rf_aqed_fifo_qed_aqed_enq_fid_re,
input    [2:0]  rf_aqed_fifo_qed_aqed_enq_fid_raddr,
output   [152:0]  rf_aqed_fifo_qed_aqed_enq_fid_rdata,
input     rf_aqed_fifo_qed_aqed_enq_fid_isol_en,
input     rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_in,
output    rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_out,
input     rf_aqed_ll_cnt_pri0_wclk,
input     rf_aqed_ll_cnt_pri0_wclk_rst_n,
input     rf_aqed_ll_cnt_pri0_we,
input    [10:0]  rf_aqed_ll_cnt_pri0_waddr,
input    [15:0]  rf_aqed_ll_cnt_pri0_wdata,
input     rf_aqed_ll_cnt_pri0_rclk,
input     rf_aqed_ll_cnt_pri0_rclk_rst_n,
input     rf_aqed_ll_cnt_pri0_re,
input    [10:0]  rf_aqed_ll_cnt_pri0_raddr,
output   [15:0]  rf_aqed_ll_cnt_pri0_rdata,
input     rf_aqed_ll_cnt_pri0_isol_en,
input     rf_aqed_ll_cnt_pri0_pwr_enable_b_in,
output    rf_aqed_ll_cnt_pri0_pwr_enable_b_out,
input     rf_aqed_ll_cnt_pri1_wclk,
input     rf_aqed_ll_cnt_pri1_wclk_rst_n,
input     rf_aqed_ll_cnt_pri1_we,
input    [10:0]  rf_aqed_ll_cnt_pri1_waddr,
input    [15:0]  rf_aqed_ll_cnt_pri1_wdata,
input     rf_aqed_ll_cnt_pri1_rclk,
input     rf_aqed_ll_cnt_pri1_rclk_rst_n,
input     rf_aqed_ll_cnt_pri1_re,
input    [10:0]  rf_aqed_ll_cnt_pri1_raddr,
output   [15:0]  rf_aqed_ll_cnt_pri1_rdata,
input     rf_aqed_ll_cnt_pri1_isol_en,
input     rf_aqed_ll_cnt_pri1_pwr_enable_b_in,
output    rf_aqed_ll_cnt_pri1_pwr_enable_b_out,
input     rf_aqed_ll_cnt_pri2_wclk,
input     rf_aqed_ll_cnt_pri2_wclk_rst_n,
input     rf_aqed_ll_cnt_pri2_we,
input    [10:0]  rf_aqed_ll_cnt_pri2_waddr,
input    [15:0]  rf_aqed_ll_cnt_pri2_wdata,
input     rf_aqed_ll_cnt_pri2_rclk,
input     rf_aqed_ll_cnt_pri2_rclk_rst_n,
input     rf_aqed_ll_cnt_pri2_re,
input    [10:0]  rf_aqed_ll_cnt_pri2_raddr,
output   [15:0]  rf_aqed_ll_cnt_pri2_rdata,
input     rf_aqed_ll_cnt_pri2_isol_en,
input     rf_aqed_ll_cnt_pri2_pwr_enable_b_in,
output    rf_aqed_ll_cnt_pri2_pwr_enable_b_out,
input     rf_aqed_ll_cnt_pri3_wclk,
input     rf_aqed_ll_cnt_pri3_wclk_rst_n,
input     rf_aqed_ll_cnt_pri3_we,
input    [10:0]  rf_aqed_ll_cnt_pri3_waddr,
input    [15:0]  rf_aqed_ll_cnt_pri3_wdata,
input     rf_aqed_ll_cnt_pri3_rclk,
input     rf_aqed_ll_cnt_pri3_rclk_rst_n,
input     rf_aqed_ll_cnt_pri3_re,
input    [10:0]  rf_aqed_ll_cnt_pri3_raddr,
output   [15:0]  rf_aqed_ll_cnt_pri3_rdata,
input     rf_aqed_ll_cnt_pri3_isol_en,
input     rf_aqed_ll_cnt_pri3_pwr_enable_b_in,
output    rf_aqed_ll_cnt_pri3_pwr_enable_b_out,
input     rf_aqed_ll_qe_hp_pri0_wclk,
input     rf_aqed_ll_qe_hp_pri0_wclk_rst_n,
input     rf_aqed_ll_qe_hp_pri0_we,
input    [10:0]  rf_aqed_ll_qe_hp_pri0_waddr,
input    [13:0]  rf_aqed_ll_qe_hp_pri0_wdata,
input     rf_aqed_ll_qe_hp_pri0_rclk,
input     rf_aqed_ll_qe_hp_pri0_rclk_rst_n,
input     rf_aqed_ll_qe_hp_pri0_re,
input    [10:0]  rf_aqed_ll_qe_hp_pri0_raddr,
output   [13:0]  rf_aqed_ll_qe_hp_pri0_rdata,
input     rf_aqed_ll_qe_hp_pri0_isol_en,
input     rf_aqed_ll_qe_hp_pri0_pwr_enable_b_in,
output    rf_aqed_ll_qe_hp_pri0_pwr_enable_b_out,
input     rf_aqed_ll_qe_hp_pri1_wclk,
input     rf_aqed_ll_qe_hp_pri1_wclk_rst_n,
input     rf_aqed_ll_qe_hp_pri1_we,
input    [10:0]  rf_aqed_ll_qe_hp_pri1_waddr,
input    [13:0]  rf_aqed_ll_qe_hp_pri1_wdata,
input     rf_aqed_ll_qe_hp_pri1_rclk,
input     rf_aqed_ll_qe_hp_pri1_rclk_rst_n,
input     rf_aqed_ll_qe_hp_pri1_re,
input    [10:0]  rf_aqed_ll_qe_hp_pri1_raddr,
output   [13:0]  rf_aqed_ll_qe_hp_pri1_rdata,
input     rf_aqed_ll_qe_hp_pri1_isol_en,
input     rf_aqed_ll_qe_hp_pri1_pwr_enable_b_in,
output    rf_aqed_ll_qe_hp_pri1_pwr_enable_b_out,
input     rf_aqed_ll_qe_hp_pri2_wclk,
input     rf_aqed_ll_qe_hp_pri2_wclk_rst_n,
input     rf_aqed_ll_qe_hp_pri2_we,
input    [10:0]  rf_aqed_ll_qe_hp_pri2_waddr,
input    [13:0]  rf_aqed_ll_qe_hp_pri2_wdata,
input     rf_aqed_ll_qe_hp_pri2_rclk,
input     rf_aqed_ll_qe_hp_pri2_rclk_rst_n,
input     rf_aqed_ll_qe_hp_pri2_re,
input    [10:0]  rf_aqed_ll_qe_hp_pri2_raddr,
output   [13:0]  rf_aqed_ll_qe_hp_pri2_rdata,
input     rf_aqed_ll_qe_hp_pri2_isol_en,
input     rf_aqed_ll_qe_hp_pri2_pwr_enable_b_in,
output    rf_aqed_ll_qe_hp_pri2_pwr_enable_b_out,
input     rf_aqed_ll_qe_hp_pri3_wclk,
input     rf_aqed_ll_qe_hp_pri3_wclk_rst_n,
input     rf_aqed_ll_qe_hp_pri3_we,
input    [10:0]  rf_aqed_ll_qe_hp_pri3_waddr,
input    [13:0]  rf_aqed_ll_qe_hp_pri3_wdata,
input     rf_aqed_ll_qe_hp_pri3_rclk,
input     rf_aqed_ll_qe_hp_pri3_rclk_rst_n,
input     rf_aqed_ll_qe_hp_pri3_re,
input    [10:0]  rf_aqed_ll_qe_hp_pri3_raddr,
output   [13:0]  rf_aqed_ll_qe_hp_pri3_rdata,
input     rf_aqed_ll_qe_hp_pri3_isol_en,
input     rf_aqed_ll_qe_hp_pri3_pwr_enable_b_in,
output    rf_aqed_ll_qe_hp_pri3_pwr_enable_b_out,
input     rf_aqed_ll_qe_tp_pri0_wclk,
input     rf_aqed_ll_qe_tp_pri0_wclk_rst_n,
input     rf_aqed_ll_qe_tp_pri0_we,
input    [10:0]  rf_aqed_ll_qe_tp_pri0_waddr,
input    [13:0]  rf_aqed_ll_qe_tp_pri0_wdata,
input     rf_aqed_ll_qe_tp_pri0_rclk,
input     rf_aqed_ll_qe_tp_pri0_rclk_rst_n,
input     rf_aqed_ll_qe_tp_pri0_re,
input    [10:0]  rf_aqed_ll_qe_tp_pri0_raddr,
output   [13:0]  rf_aqed_ll_qe_tp_pri0_rdata,
input     rf_aqed_ll_qe_tp_pri0_isol_en,
input     rf_aqed_ll_qe_tp_pri0_pwr_enable_b_in,
output    rf_aqed_ll_qe_tp_pri0_pwr_enable_b_out,
input     rf_aqed_ll_qe_tp_pri1_wclk,
input     rf_aqed_ll_qe_tp_pri1_wclk_rst_n,
input     rf_aqed_ll_qe_tp_pri1_we,
input    [10:0]  rf_aqed_ll_qe_tp_pri1_waddr,
input    [13:0]  rf_aqed_ll_qe_tp_pri1_wdata,
input     rf_aqed_ll_qe_tp_pri1_rclk,
input     rf_aqed_ll_qe_tp_pri1_rclk_rst_n,
input     rf_aqed_ll_qe_tp_pri1_re,
input    [10:0]  rf_aqed_ll_qe_tp_pri1_raddr,
output   [13:0]  rf_aqed_ll_qe_tp_pri1_rdata,
input     rf_aqed_ll_qe_tp_pri1_isol_en,
input     rf_aqed_ll_qe_tp_pri1_pwr_enable_b_in,
output    rf_aqed_ll_qe_tp_pri1_pwr_enable_b_out,
input     rf_aqed_ll_qe_tp_pri2_wclk,
input     rf_aqed_ll_qe_tp_pri2_wclk_rst_n,
input     rf_aqed_ll_qe_tp_pri2_we,
input    [10:0]  rf_aqed_ll_qe_tp_pri2_waddr,
input    [13:0]  rf_aqed_ll_qe_tp_pri2_wdata,
input     rf_aqed_ll_qe_tp_pri2_rclk,
input     rf_aqed_ll_qe_tp_pri2_rclk_rst_n,
input     rf_aqed_ll_qe_tp_pri2_re,
input    [10:0]  rf_aqed_ll_qe_tp_pri2_raddr,
output   [13:0]  rf_aqed_ll_qe_tp_pri2_rdata,
input     rf_aqed_ll_qe_tp_pri2_isol_en,
input     rf_aqed_ll_qe_tp_pri2_pwr_enable_b_in,
output    rf_aqed_ll_qe_tp_pri2_pwr_enable_b_out,
input     rf_aqed_ll_qe_tp_pri3_wclk,
input     rf_aqed_ll_qe_tp_pri3_wclk_rst_n,
input     rf_aqed_ll_qe_tp_pri3_we,
input    [10:0]  rf_aqed_ll_qe_tp_pri3_waddr,
input    [13:0]  rf_aqed_ll_qe_tp_pri3_wdata,
input     rf_aqed_ll_qe_tp_pri3_rclk,
input     rf_aqed_ll_qe_tp_pri3_rclk_rst_n,
input     rf_aqed_ll_qe_tp_pri3_re,
input    [10:0]  rf_aqed_ll_qe_tp_pri3_raddr,
output   [13:0]  rf_aqed_ll_qe_tp_pri3_rdata,
input     rf_aqed_ll_qe_tp_pri3_isol_en,
input     rf_aqed_ll_qe_tp_pri3_pwr_enable_b_in,
output    rf_aqed_ll_qe_tp_pri3_pwr_enable_b_out,
input     rf_aqed_lsp_deq_fifo_mem_wclk,
input     rf_aqed_lsp_deq_fifo_mem_wclk_rst_n,
input     rf_aqed_lsp_deq_fifo_mem_we,
input    [4:0]  rf_aqed_lsp_deq_fifo_mem_waddr,
input    [8:0]  rf_aqed_lsp_deq_fifo_mem_wdata,
input     rf_aqed_lsp_deq_fifo_mem_rclk,
input     rf_aqed_lsp_deq_fifo_mem_rclk_rst_n,
input     rf_aqed_lsp_deq_fifo_mem_re,
input    [4:0]  rf_aqed_lsp_deq_fifo_mem_raddr,
output   [8:0]  rf_aqed_lsp_deq_fifo_mem_rdata,
input     rf_aqed_lsp_deq_fifo_mem_isol_en,
input     rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_in,
output    rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_out,
input     rf_aqed_qid2cqidix_wclk,
input     rf_aqed_qid2cqidix_wclk_rst_n,
input     rf_aqed_qid2cqidix_we,
input    [4:0]  rf_aqed_qid2cqidix_waddr,
input    [527:0]  rf_aqed_qid2cqidix_wdata,
input     rf_aqed_qid2cqidix_rclk,
input     rf_aqed_qid2cqidix_rclk_rst_n,
input     rf_aqed_qid2cqidix_re,
input    [4:0]  rf_aqed_qid2cqidix_raddr,
output   [527:0]  rf_aqed_qid2cqidix_rdata,
input     rf_aqed_qid2cqidix_isol_en,
input     rf_aqed_qid2cqidix_pwr_enable_b_in,
output    rf_aqed_qid2cqidix_pwr_enable_b_out,
input     rf_aqed_qid_cnt_wclk,
input     rf_aqed_qid_cnt_wclk_rst_n,
input     rf_aqed_qid_cnt_we,
input    [4:0]  rf_aqed_qid_cnt_waddr,
input    [14:0]  rf_aqed_qid_cnt_wdata,
input     rf_aqed_qid_cnt_rclk,
input     rf_aqed_qid_cnt_rclk_rst_n,
input     rf_aqed_qid_cnt_re,
input    [4:0]  rf_aqed_qid_cnt_raddr,
output   [14:0]  rf_aqed_qid_cnt_rdata,
input     rf_aqed_qid_cnt_isol_en,
input     rf_aqed_qid_cnt_pwr_enable_b_in,
output    rf_aqed_qid_cnt_pwr_enable_b_out,
input     rf_aqed_qid_fid_limit_wclk,
input     rf_aqed_qid_fid_limit_wclk_rst_n,
input     rf_aqed_qid_fid_limit_we,
input    [4:0]  rf_aqed_qid_fid_limit_waddr,
input    [13:0]  rf_aqed_qid_fid_limit_wdata,
input     rf_aqed_qid_fid_limit_rclk,
input     rf_aqed_qid_fid_limit_rclk_rst_n,
input     rf_aqed_qid_fid_limit_re,
input    [4:0]  rf_aqed_qid_fid_limit_raddr,
output   [13:0]  rf_aqed_qid_fid_limit_rdata,
input     rf_aqed_qid_fid_limit_isol_en,
input     rf_aqed_qid_fid_limit_pwr_enable_b_in,
output    rf_aqed_qid_fid_limit_pwr_enable_b_out,
input     rf_atm_cmp_fifo_mem_wclk,
input     rf_atm_cmp_fifo_mem_wclk_rst_n,
input     rf_atm_cmp_fifo_mem_we,
input    [2:0]  rf_atm_cmp_fifo_mem_waddr,
input    [54:0]  rf_atm_cmp_fifo_mem_wdata,
input     rf_atm_cmp_fifo_mem_rclk,
input     rf_atm_cmp_fifo_mem_rclk_rst_n,
input     rf_atm_cmp_fifo_mem_re,
input    [2:0]  rf_atm_cmp_fifo_mem_raddr,
output   [54:0]  rf_atm_cmp_fifo_mem_rdata,
input     rf_atm_cmp_fifo_mem_isol_en,
input     rf_atm_cmp_fifo_mem_pwr_enable_b_in,
output    rf_atm_cmp_fifo_mem_pwr_enable_b_out,
input     rf_atm_fifo_ap_aqed_wclk,
input     rf_atm_fifo_ap_aqed_wclk_rst_n,
input     rf_atm_fifo_ap_aqed_we,
input    [3:0]  rf_atm_fifo_ap_aqed_waddr,
input    [44:0]  rf_atm_fifo_ap_aqed_wdata,
input     rf_atm_fifo_ap_aqed_rclk,
input     rf_atm_fifo_ap_aqed_rclk_rst_n,
input     rf_atm_fifo_ap_aqed_re,
input    [3:0]  rf_atm_fifo_ap_aqed_raddr,
output   [44:0]  rf_atm_fifo_ap_aqed_rdata,
input     rf_atm_fifo_ap_aqed_isol_en,
input     rf_atm_fifo_ap_aqed_pwr_enable_b_in,
output    rf_atm_fifo_ap_aqed_pwr_enable_b_out,
input     rf_atm_fifo_aqed_ap_enq_wclk,
input     rf_atm_fifo_aqed_ap_enq_wclk_rst_n,
input     rf_atm_fifo_aqed_ap_enq_we,
input    [4:0]  rf_atm_fifo_aqed_ap_enq_waddr,
input    [23:0]  rf_atm_fifo_aqed_ap_enq_wdata,
input     rf_atm_fifo_aqed_ap_enq_rclk,
input     rf_atm_fifo_aqed_ap_enq_rclk_rst_n,
input     rf_atm_fifo_aqed_ap_enq_re,
input    [4:0]  rf_atm_fifo_aqed_ap_enq_raddr,
output   [23:0]  rf_atm_fifo_aqed_ap_enq_rdata,
input     rf_atm_fifo_aqed_ap_enq_isol_en,
input     rf_atm_fifo_aqed_ap_enq_pwr_enable_b_in,
output    rf_atm_fifo_aqed_ap_enq_pwr_enable_b_out,
input     rf_cfg_atm_qid_dpth_thrsh_mem_wclk,
input     rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n,
input     rf_cfg_atm_qid_dpth_thrsh_mem_we,
input    [4:0]  rf_cfg_atm_qid_dpth_thrsh_mem_waddr,
input    [15:0]  rf_cfg_atm_qid_dpth_thrsh_mem_wdata,
input     rf_cfg_atm_qid_dpth_thrsh_mem_rclk,
input     rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n,
input     rf_cfg_atm_qid_dpth_thrsh_mem_re,
input    [4:0]  rf_cfg_atm_qid_dpth_thrsh_mem_raddr,
output   [15:0]  rf_cfg_atm_qid_dpth_thrsh_mem_rdata,
input     rf_cfg_atm_qid_dpth_thrsh_mem_isol_en,
input     rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_in,
output    rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_out,
input     rf_cfg_cq2priov_mem_wclk,
input     rf_cfg_cq2priov_mem_wclk_rst_n,
input     rf_cfg_cq2priov_mem_we,
input    [4:0]  rf_cfg_cq2priov_mem_waddr,
input    [32:0]  rf_cfg_cq2priov_mem_wdata,
input     rf_cfg_cq2priov_mem_rclk,
input     rf_cfg_cq2priov_mem_rclk_rst_n,
input     rf_cfg_cq2priov_mem_re,
input    [4:0]  rf_cfg_cq2priov_mem_raddr,
output   [32:0]  rf_cfg_cq2priov_mem_rdata,
input     rf_cfg_cq2priov_mem_isol_en,
input     rf_cfg_cq2priov_mem_pwr_enable_b_in,
output    rf_cfg_cq2priov_mem_pwr_enable_b_out,
input     rf_cfg_cq2priov_odd_mem_wclk,
input     rf_cfg_cq2priov_odd_mem_wclk_rst_n,
input     rf_cfg_cq2priov_odd_mem_we,
input    [4:0]  rf_cfg_cq2priov_odd_mem_waddr,
input    [32:0]  rf_cfg_cq2priov_odd_mem_wdata,
input     rf_cfg_cq2priov_odd_mem_rclk,
input     rf_cfg_cq2priov_odd_mem_rclk_rst_n,
input     rf_cfg_cq2priov_odd_mem_re,
input    [4:0]  rf_cfg_cq2priov_odd_mem_raddr,
output   [32:0]  rf_cfg_cq2priov_odd_mem_rdata,
input     rf_cfg_cq2priov_odd_mem_isol_en,
input     rf_cfg_cq2priov_odd_mem_pwr_enable_b_in,
output    rf_cfg_cq2priov_odd_mem_pwr_enable_b_out,
input     rf_cfg_cq2qid_0_mem_wclk,
input     rf_cfg_cq2qid_0_mem_wclk_rst_n,
input     rf_cfg_cq2qid_0_mem_we,
input    [4:0]  rf_cfg_cq2qid_0_mem_waddr,
input    [28:0]  rf_cfg_cq2qid_0_mem_wdata,
input     rf_cfg_cq2qid_0_mem_rclk,
input     rf_cfg_cq2qid_0_mem_rclk_rst_n,
input     rf_cfg_cq2qid_0_mem_re,
input    [4:0]  rf_cfg_cq2qid_0_mem_raddr,
output   [28:0]  rf_cfg_cq2qid_0_mem_rdata,
input     rf_cfg_cq2qid_0_mem_isol_en,
input     rf_cfg_cq2qid_0_mem_pwr_enable_b_in,
output    rf_cfg_cq2qid_0_mem_pwr_enable_b_out,
input     rf_cfg_cq2qid_0_odd_mem_wclk,
input     rf_cfg_cq2qid_0_odd_mem_wclk_rst_n,
input     rf_cfg_cq2qid_0_odd_mem_we,
input    [4:0]  rf_cfg_cq2qid_0_odd_mem_waddr,
input    [28:0]  rf_cfg_cq2qid_0_odd_mem_wdata,
input     rf_cfg_cq2qid_0_odd_mem_rclk,
input     rf_cfg_cq2qid_0_odd_mem_rclk_rst_n,
input     rf_cfg_cq2qid_0_odd_mem_re,
input    [4:0]  rf_cfg_cq2qid_0_odd_mem_raddr,
output   [28:0]  rf_cfg_cq2qid_0_odd_mem_rdata,
input     rf_cfg_cq2qid_0_odd_mem_isol_en,
input     rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_in,
output    rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_out,
input     rf_cfg_cq2qid_1_mem_wclk,
input     rf_cfg_cq2qid_1_mem_wclk_rst_n,
input     rf_cfg_cq2qid_1_mem_we,
input    [4:0]  rf_cfg_cq2qid_1_mem_waddr,
input    [28:0]  rf_cfg_cq2qid_1_mem_wdata,
input     rf_cfg_cq2qid_1_mem_rclk,
input     rf_cfg_cq2qid_1_mem_rclk_rst_n,
input     rf_cfg_cq2qid_1_mem_re,
input    [4:0]  rf_cfg_cq2qid_1_mem_raddr,
output   [28:0]  rf_cfg_cq2qid_1_mem_rdata,
input     rf_cfg_cq2qid_1_mem_isol_en,
input     rf_cfg_cq2qid_1_mem_pwr_enable_b_in,
output    rf_cfg_cq2qid_1_mem_pwr_enable_b_out,
input     rf_cfg_cq2qid_1_odd_mem_wclk,
input     rf_cfg_cq2qid_1_odd_mem_wclk_rst_n,
input     rf_cfg_cq2qid_1_odd_mem_we,
input    [4:0]  rf_cfg_cq2qid_1_odd_mem_waddr,
input    [28:0]  rf_cfg_cq2qid_1_odd_mem_wdata,
input     rf_cfg_cq2qid_1_odd_mem_rclk,
input     rf_cfg_cq2qid_1_odd_mem_rclk_rst_n,
input     rf_cfg_cq2qid_1_odd_mem_re,
input    [4:0]  rf_cfg_cq2qid_1_odd_mem_raddr,
output   [28:0]  rf_cfg_cq2qid_1_odd_mem_rdata,
input     rf_cfg_cq2qid_1_odd_mem_isol_en,
input     rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_in,
output    rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_out,
input     rf_cfg_cq_ldb_inflight_limit_mem_wclk,
input     rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n,
input     rf_cfg_cq_ldb_inflight_limit_mem_we,
input    [5:0]  rf_cfg_cq_ldb_inflight_limit_mem_waddr,
input    [13:0]  rf_cfg_cq_ldb_inflight_limit_mem_wdata,
input     rf_cfg_cq_ldb_inflight_limit_mem_rclk,
input     rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n,
input     rf_cfg_cq_ldb_inflight_limit_mem_re,
input    [5:0]  rf_cfg_cq_ldb_inflight_limit_mem_raddr,
output   [13:0]  rf_cfg_cq_ldb_inflight_limit_mem_rdata,
input     rf_cfg_cq_ldb_inflight_limit_mem_isol_en,
input     rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_in,
output    rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_out,
input     rf_cfg_cq_ldb_inflight_threshold_mem_wclk,
input     rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n,
input     rf_cfg_cq_ldb_inflight_threshold_mem_we,
input    [5:0]  rf_cfg_cq_ldb_inflight_threshold_mem_waddr,
input    [13:0]  rf_cfg_cq_ldb_inflight_threshold_mem_wdata,
input     rf_cfg_cq_ldb_inflight_threshold_mem_rclk,
input     rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n,
input     rf_cfg_cq_ldb_inflight_threshold_mem_re,
input    [5:0]  rf_cfg_cq_ldb_inflight_threshold_mem_raddr,
output   [13:0]  rf_cfg_cq_ldb_inflight_threshold_mem_rdata,
input     rf_cfg_cq_ldb_inflight_threshold_mem_isol_en,
input     rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_in,
output    rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_out,
input     rf_cfg_cq_ldb_token_depth_select_mem_wclk,
input     rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n,
input     rf_cfg_cq_ldb_token_depth_select_mem_we,
input    [5:0]  rf_cfg_cq_ldb_token_depth_select_mem_waddr,
input    [4:0]  rf_cfg_cq_ldb_token_depth_select_mem_wdata,
input     rf_cfg_cq_ldb_token_depth_select_mem_rclk,
input     rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n,
input     rf_cfg_cq_ldb_token_depth_select_mem_re,
input    [5:0]  rf_cfg_cq_ldb_token_depth_select_mem_raddr,
output   [4:0]  rf_cfg_cq_ldb_token_depth_select_mem_rdata,
input     rf_cfg_cq_ldb_token_depth_select_mem_isol_en,
input     rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_in,
output    rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_out,
input     rf_cfg_cq_ldb_wu_limit_mem_wclk,
input     rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n,
input     rf_cfg_cq_ldb_wu_limit_mem_we,
input    [5:0]  rf_cfg_cq_ldb_wu_limit_mem_waddr,
input    [16:0]  rf_cfg_cq_ldb_wu_limit_mem_wdata,
input     rf_cfg_cq_ldb_wu_limit_mem_rclk,
input     rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n,
input     rf_cfg_cq_ldb_wu_limit_mem_re,
input    [5:0]  rf_cfg_cq_ldb_wu_limit_mem_raddr,
output   [16:0]  rf_cfg_cq_ldb_wu_limit_mem_rdata,
input     rf_cfg_cq_ldb_wu_limit_mem_isol_en,
input     rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_in,
output    rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_out,
input     rf_cfg_dir_qid_dpth_thrsh_mem_wclk,
input     rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n,
input     rf_cfg_dir_qid_dpth_thrsh_mem_we,
input    [5:0]  rf_cfg_dir_qid_dpth_thrsh_mem_waddr,
input    [15:0]  rf_cfg_dir_qid_dpth_thrsh_mem_wdata,
input     rf_cfg_dir_qid_dpth_thrsh_mem_rclk,
input     rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n,
input     rf_cfg_dir_qid_dpth_thrsh_mem_re,
input    [5:0]  rf_cfg_dir_qid_dpth_thrsh_mem_raddr,
output   [15:0]  rf_cfg_dir_qid_dpth_thrsh_mem_rdata,
input     rf_cfg_dir_qid_dpth_thrsh_mem_isol_en,
input     rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_in,
output    rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_out,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_wclk,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_we,
input    [4:0]  rf_cfg_nalb_qid_dpth_thrsh_mem_waddr,
input    [15:0]  rf_cfg_nalb_qid_dpth_thrsh_mem_wdata,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_rclk,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_re,
input    [4:0]  rf_cfg_nalb_qid_dpth_thrsh_mem_raddr,
output   [15:0]  rf_cfg_nalb_qid_dpth_thrsh_mem_rdata,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_isol_en,
input     rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_in,
output    rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_out,
input     rf_cfg_qid_aqed_active_limit_mem_wclk,
input     rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n,
input     rf_cfg_qid_aqed_active_limit_mem_we,
input    [4:0]  rf_cfg_qid_aqed_active_limit_mem_waddr,
input    [12:0]  rf_cfg_qid_aqed_active_limit_mem_wdata,
input     rf_cfg_qid_aqed_active_limit_mem_rclk,
input     rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n,
input     rf_cfg_qid_aqed_active_limit_mem_re,
input    [4:0]  rf_cfg_qid_aqed_active_limit_mem_raddr,
output   [12:0]  rf_cfg_qid_aqed_active_limit_mem_rdata,
input     rf_cfg_qid_aqed_active_limit_mem_isol_en,
input     rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_in,
output    rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_out,
input     rf_cfg_qid_ldb_inflight_limit_mem_wclk,
input     rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n,
input     rf_cfg_qid_ldb_inflight_limit_mem_we,
input    [4:0]  rf_cfg_qid_ldb_inflight_limit_mem_waddr,
input    [12:0]  rf_cfg_qid_ldb_inflight_limit_mem_wdata,
input     rf_cfg_qid_ldb_inflight_limit_mem_rclk,
input     rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n,
input     rf_cfg_qid_ldb_inflight_limit_mem_re,
input    [4:0]  rf_cfg_qid_ldb_inflight_limit_mem_raddr,
output   [12:0]  rf_cfg_qid_ldb_inflight_limit_mem_rdata,
input     rf_cfg_qid_ldb_inflight_limit_mem_isol_en,
input     rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_in,
output    rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_out,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_wclk,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_we,
input    [4:0]  rf_cfg_qid_ldb_qid2cqidix2_mem_waddr,
input    [527:0]  rf_cfg_qid_ldb_qid2cqidix2_mem_wdata,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_rclk,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_re,
input    [4:0]  rf_cfg_qid_ldb_qid2cqidix2_mem_raddr,
output   [527:0]  rf_cfg_qid_ldb_qid2cqidix2_mem_rdata,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_isol_en,
input     rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_in,
output    rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_out,
input     rf_cfg_qid_ldb_qid2cqidix_mem_wclk,
input     rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n,
input     rf_cfg_qid_ldb_qid2cqidix_mem_we,
input    [4:0]  rf_cfg_qid_ldb_qid2cqidix_mem_waddr,
input    [527:0]  rf_cfg_qid_ldb_qid2cqidix_mem_wdata,
input     rf_cfg_qid_ldb_qid2cqidix_mem_rclk,
input     rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n,
input     rf_cfg_qid_ldb_qid2cqidix_mem_re,
input    [4:0]  rf_cfg_qid_ldb_qid2cqidix_mem_raddr,
output   [527:0]  rf_cfg_qid_ldb_qid2cqidix_mem_rdata,
input     rf_cfg_qid_ldb_qid2cqidix_mem_isol_en,
input     rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_in,
output    rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_out,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_we,
input    [1:0]  rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr,
input    [72:0]  rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_re,
input    [1:0]  rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr,
output   [72:0]  rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_isol_en,
input     rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_chp_lsp_token_rx_sync_fifo_mem_wclk,
input     rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n,
input     rf_chp_lsp_token_rx_sync_fifo_mem_we,
input    [1:0]  rf_chp_lsp_token_rx_sync_fifo_mem_waddr,
input    [24:0]  rf_chp_lsp_token_rx_sync_fifo_mem_wdata,
input     rf_chp_lsp_token_rx_sync_fifo_mem_rclk,
input     rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n,
input     rf_chp_lsp_token_rx_sync_fifo_mem_re,
input    [1:0]  rf_chp_lsp_token_rx_sync_fifo_mem_raddr,
output   [24:0]  rf_chp_lsp_token_rx_sync_fifo_mem_rdata,
input     rf_chp_lsp_token_rx_sync_fifo_mem_isol_en,
input     rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_cq_atm_pri_arbindex_mem_wclk,
input     rf_cq_atm_pri_arbindex_mem_wclk_rst_n,
input     rf_cq_atm_pri_arbindex_mem_we,
input    [4:0]  rf_cq_atm_pri_arbindex_mem_waddr,
input    [95:0]  rf_cq_atm_pri_arbindex_mem_wdata,
input     rf_cq_atm_pri_arbindex_mem_rclk,
input     rf_cq_atm_pri_arbindex_mem_rclk_rst_n,
input     rf_cq_atm_pri_arbindex_mem_re,
input    [4:0]  rf_cq_atm_pri_arbindex_mem_raddr,
output   [95:0]  rf_cq_atm_pri_arbindex_mem_rdata,
input     rf_cq_atm_pri_arbindex_mem_isol_en,
input     rf_cq_atm_pri_arbindex_mem_pwr_enable_b_in,
output    rf_cq_atm_pri_arbindex_mem_pwr_enable_b_out,
input     rf_cq_dir_tot_sch_cnt_mem_wclk,
input     rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n,
input     rf_cq_dir_tot_sch_cnt_mem_we,
input    [5:0]  rf_cq_dir_tot_sch_cnt_mem_waddr,
input    [65:0]  rf_cq_dir_tot_sch_cnt_mem_wdata,
input     rf_cq_dir_tot_sch_cnt_mem_rclk,
input     rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n,
input     rf_cq_dir_tot_sch_cnt_mem_re,
input    [5:0]  rf_cq_dir_tot_sch_cnt_mem_raddr,
output   [65:0]  rf_cq_dir_tot_sch_cnt_mem_rdata,
input     rf_cq_dir_tot_sch_cnt_mem_isol_en,
input     rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_in,
output    rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_out,
input     rf_cq_ldb_inflight_count_mem_wclk,
input     rf_cq_ldb_inflight_count_mem_wclk_rst_n,
input     rf_cq_ldb_inflight_count_mem_we,
input    [5:0]  rf_cq_ldb_inflight_count_mem_waddr,
input    [14:0]  rf_cq_ldb_inflight_count_mem_wdata,
input     rf_cq_ldb_inflight_count_mem_rclk,
input     rf_cq_ldb_inflight_count_mem_rclk_rst_n,
input     rf_cq_ldb_inflight_count_mem_re,
input    [5:0]  rf_cq_ldb_inflight_count_mem_raddr,
output   [14:0]  rf_cq_ldb_inflight_count_mem_rdata,
input     rf_cq_ldb_inflight_count_mem_isol_en,
input     rf_cq_ldb_inflight_count_mem_pwr_enable_b_in,
output    rf_cq_ldb_inflight_count_mem_pwr_enable_b_out,
input     rf_cq_ldb_token_count_mem_wclk,
input     rf_cq_ldb_token_count_mem_wclk_rst_n,
input     rf_cq_ldb_token_count_mem_we,
input    [5:0]  rf_cq_ldb_token_count_mem_waddr,
input    [12:0]  rf_cq_ldb_token_count_mem_wdata,
input     rf_cq_ldb_token_count_mem_rclk,
input     rf_cq_ldb_token_count_mem_rclk_rst_n,
input     rf_cq_ldb_token_count_mem_re,
input    [5:0]  rf_cq_ldb_token_count_mem_raddr,
output   [12:0]  rf_cq_ldb_token_count_mem_rdata,
input     rf_cq_ldb_token_count_mem_isol_en,
input     rf_cq_ldb_token_count_mem_pwr_enable_b_in,
output    rf_cq_ldb_token_count_mem_pwr_enable_b_out,
input     rf_cq_ldb_tot_sch_cnt_mem_wclk,
input     rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n,
input     rf_cq_ldb_tot_sch_cnt_mem_we,
input    [5:0]  rf_cq_ldb_tot_sch_cnt_mem_waddr,
input    [65:0]  rf_cq_ldb_tot_sch_cnt_mem_wdata,
input     rf_cq_ldb_tot_sch_cnt_mem_rclk,
input     rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n,
input     rf_cq_ldb_tot_sch_cnt_mem_re,
input    [5:0]  rf_cq_ldb_tot_sch_cnt_mem_raddr,
output   [65:0]  rf_cq_ldb_tot_sch_cnt_mem_rdata,
input     rf_cq_ldb_tot_sch_cnt_mem_isol_en,
input     rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_in,
output    rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_out,
input     rf_cq_ldb_wu_count_mem_wclk,
input     rf_cq_ldb_wu_count_mem_wclk_rst_n,
input     rf_cq_ldb_wu_count_mem_we,
input    [5:0]  rf_cq_ldb_wu_count_mem_waddr,
input    [18:0]  rf_cq_ldb_wu_count_mem_wdata,
input     rf_cq_ldb_wu_count_mem_rclk,
input     rf_cq_ldb_wu_count_mem_rclk_rst_n,
input     rf_cq_ldb_wu_count_mem_re,
input    [5:0]  rf_cq_ldb_wu_count_mem_raddr,
output   [18:0]  rf_cq_ldb_wu_count_mem_rdata,
input     rf_cq_ldb_wu_count_mem_isol_en,
input     rf_cq_ldb_wu_count_mem_pwr_enable_b_in,
output    rf_cq_ldb_wu_count_mem_pwr_enable_b_out,
input     rf_cq_nalb_pri_arbindex_mem_wclk,
input     rf_cq_nalb_pri_arbindex_mem_wclk_rst_n,
input     rf_cq_nalb_pri_arbindex_mem_we,
input    [4:0]  rf_cq_nalb_pri_arbindex_mem_waddr,
input    [95:0]  rf_cq_nalb_pri_arbindex_mem_wdata,
input     rf_cq_nalb_pri_arbindex_mem_rclk,
input     rf_cq_nalb_pri_arbindex_mem_rclk_rst_n,
input     rf_cq_nalb_pri_arbindex_mem_re,
input    [4:0]  rf_cq_nalb_pri_arbindex_mem_raddr,
output   [95:0]  rf_cq_nalb_pri_arbindex_mem_rdata,
input     rf_cq_nalb_pri_arbindex_mem_isol_en,
input     rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_in,
output    rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_out,
input     rf_dir_enq_cnt_mem_wclk,
input     rf_dir_enq_cnt_mem_wclk_rst_n,
input     rf_dir_enq_cnt_mem_we,
input    [5:0]  rf_dir_enq_cnt_mem_waddr,
input    [16:0]  rf_dir_enq_cnt_mem_wdata,
input     rf_dir_enq_cnt_mem_rclk,
input     rf_dir_enq_cnt_mem_rclk_rst_n,
input     rf_dir_enq_cnt_mem_re,
input    [5:0]  rf_dir_enq_cnt_mem_raddr,
output   [16:0]  rf_dir_enq_cnt_mem_rdata,
input     rf_dir_enq_cnt_mem_isol_en,
input     rf_dir_enq_cnt_mem_pwr_enable_b_in,
output    rf_dir_enq_cnt_mem_pwr_enable_b_out,
input     rf_dir_tok_cnt_mem_wclk,
input     rf_dir_tok_cnt_mem_wclk_rst_n,
input     rf_dir_tok_cnt_mem_we,
input    [5:0]  rf_dir_tok_cnt_mem_waddr,
input    [12:0]  rf_dir_tok_cnt_mem_wdata,
input     rf_dir_tok_cnt_mem_rclk,
input     rf_dir_tok_cnt_mem_rclk_rst_n,
input     rf_dir_tok_cnt_mem_re,
input    [5:0]  rf_dir_tok_cnt_mem_raddr,
output   [12:0]  rf_dir_tok_cnt_mem_rdata,
input     rf_dir_tok_cnt_mem_isol_en,
input     rf_dir_tok_cnt_mem_pwr_enable_b_in,
output    rf_dir_tok_cnt_mem_pwr_enable_b_out,
input     rf_dir_tok_lim_mem_wclk,
input     rf_dir_tok_lim_mem_wclk_rst_n,
input     rf_dir_tok_lim_mem_we,
input    [5:0]  rf_dir_tok_lim_mem_waddr,
input    [7:0]  rf_dir_tok_lim_mem_wdata,
input     rf_dir_tok_lim_mem_rclk,
input     rf_dir_tok_lim_mem_rclk_rst_n,
input     rf_dir_tok_lim_mem_re,
input    [5:0]  rf_dir_tok_lim_mem_raddr,
output   [7:0]  rf_dir_tok_lim_mem_rdata,
input     rf_dir_tok_lim_mem_isol_en,
input     rf_dir_tok_lim_mem_pwr_enable_b_in,
output    rf_dir_tok_lim_mem_pwr_enable_b_out,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we,
input    [1:0]  rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr,
input    [7:0]  rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re,
input    [1:0]  rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr,
output   [7:0]  rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_isol_en,
input     rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we,
input    [1:0]  rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr,
input    [22:0]  rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re,
input    [1:0]  rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr,
output   [22:0]  rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_isol_en,
input     rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_enq_nalb_fifo_mem_wclk,
input     rf_enq_nalb_fifo_mem_wclk_rst_n,
input     rf_enq_nalb_fifo_mem_we,
input    [1:0]  rf_enq_nalb_fifo_mem_waddr,
input    [9:0]  rf_enq_nalb_fifo_mem_wdata,
input     rf_enq_nalb_fifo_mem_rclk,
input     rf_enq_nalb_fifo_mem_rclk_rst_n,
input     rf_enq_nalb_fifo_mem_re,
input    [1:0]  rf_enq_nalb_fifo_mem_raddr,
output   [9:0]  rf_enq_nalb_fifo_mem_rdata,
input     rf_enq_nalb_fifo_mem_isol_en,
input     rf_enq_nalb_fifo_mem_pwr_enable_b_in,
output    rf_enq_nalb_fifo_mem_pwr_enable_b_out,
input     rf_fid2cqqidix_wclk,
input     rf_fid2cqqidix_wclk_rst_n,
input     rf_fid2cqqidix_we,
input    [10:0]  rf_fid2cqqidix_waddr,
input    [11:0]  rf_fid2cqqidix_wdata,
input     rf_fid2cqqidix_rclk,
input     rf_fid2cqqidix_rclk_rst_n,
input     rf_fid2cqqidix_re,
input    [10:0]  rf_fid2cqqidix_raddr,
output   [11:0]  rf_fid2cqqidix_rdata,
input     rf_fid2cqqidix_isol_en,
input     rf_fid2cqqidix_pwr_enable_b_in,
output    rf_fid2cqqidix_pwr_enable_b_out,
input     rf_ldb_token_rtn_fifo_mem_wclk,
input     rf_ldb_token_rtn_fifo_mem_wclk_rst_n,
input     rf_ldb_token_rtn_fifo_mem_we,
input    [2:0]  rf_ldb_token_rtn_fifo_mem_waddr,
input    [24:0]  rf_ldb_token_rtn_fifo_mem_wdata,
input     rf_ldb_token_rtn_fifo_mem_rclk,
input     rf_ldb_token_rtn_fifo_mem_rclk_rst_n,
input     rf_ldb_token_rtn_fifo_mem_re,
input    [2:0]  rf_ldb_token_rtn_fifo_mem_raddr,
output   [24:0]  rf_ldb_token_rtn_fifo_mem_rdata,
input     rf_ldb_token_rtn_fifo_mem_isol_en,
input     rf_ldb_token_rtn_fifo_mem_pwr_enable_b_in,
output    rf_ldb_token_rtn_fifo_mem_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin0_dup0_wclk,
input     rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup0_we,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup0_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin0_dup0_wdata,
input     rf_ll_enq_cnt_r_bin0_dup0_rclk,
input     rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup0_re,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup0_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin0_dup0_rdata,
input     rf_ll_enq_cnt_r_bin0_dup0_isol_en,
input     rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin0_dup1_wclk,
input     rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup1_we,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup1_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin0_dup1_wdata,
input     rf_ll_enq_cnt_r_bin0_dup1_rclk,
input     rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup1_re,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup1_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin0_dup1_rdata,
input     rf_ll_enq_cnt_r_bin0_dup1_isol_en,
input     rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin0_dup2_wclk,
input     rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup2_we,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup2_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin0_dup2_wdata,
input     rf_ll_enq_cnt_r_bin0_dup2_rclk,
input     rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup2_re,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup2_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin0_dup2_rdata,
input     rf_ll_enq_cnt_r_bin0_dup2_isol_en,
input     rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin0_dup3_wclk,
input     rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup3_we,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup3_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin0_dup3_wdata,
input     rf_ll_enq_cnt_r_bin0_dup3_rclk,
input     rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin0_dup3_re,
input    [10:0]  rf_ll_enq_cnt_r_bin0_dup3_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin0_dup3_rdata,
input     rf_ll_enq_cnt_r_bin0_dup3_isol_en,
input     rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin1_dup0_wclk,
input     rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup0_we,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup0_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin1_dup0_wdata,
input     rf_ll_enq_cnt_r_bin1_dup0_rclk,
input     rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup0_re,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup0_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin1_dup0_rdata,
input     rf_ll_enq_cnt_r_bin1_dup0_isol_en,
input     rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin1_dup1_wclk,
input     rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup1_we,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup1_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin1_dup1_wdata,
input     rf_ll_enq_cnt_r_bin1_dup1_rclk,
input     rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup1_re,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup1_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin1_dup1_rdata,
input     rf_ll_enq_cnt_r_bin1_dup1_isol_en,
input     rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin1_dup2_wclk,
input     rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup2_we,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup2_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin1_dup2_wdata,
input     rf_ll_enq_cnt_r_bin1_dup2_rclk,
input     rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup2_re,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup2_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin1_dup2_rdata,
input     rf_ll_enq_cnt_r_bin1_dup2_isol_en,
input     rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin1_dup3_wclk,
input     rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup3_we,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup3_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin1_dup3_wdata,
input     rf_ll_enq_cnt_r_bin1_dup3_rclk,
input     rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin1_dup3_re,
input    [10:0]  rf_ll_enq_cnt_r_bin1_dup3_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin1_dup3_rdata,
input     rf_ll_enq_cnt_r_bin1_dup3_isol_en,
input     rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin2_dup0_wclk,
input     rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup0_we,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup0_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin2_dup0_wdata,
input     rf_ll_enq_cnt_r_bin2_dup0_rclk,
input     rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup0_re,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup0_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin2_dup0_rdata,
input     rf_ll_enq_cnt_r_bin2_dup0_isol_en,
input     rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin2_dup1_wclk,
input     rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup1_we,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup1_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin2_dup1_wdata,
input     rf_ll_enq_cnt_r_bin2_dup1_rclk,
input     rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup1_re,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup1_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin2_dup1_rdata,
input     rf_ll_enq_cnt_r_bin2_dup1_isol_en,
input     rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin2_dup2_wclk,
input     rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup2_we,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup2_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin2_dup2_wdata,
input     rf_ll_enq_cnt_r_bin2_dup2_rclk,
input     rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup2_re,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup2_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin2_dup2_rdata,
input     rf_ll_enq_cnt_r_bin2_dup2_isol_en,
input     rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin2_dup3_wclk,
input     rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup3_we,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup3_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin2_dup3_wdata,
input     rf_ll_enq_cnt_r_bin2_dup3_rclk,
input     rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin2_dup3_re,
input    [10:0]  rf_ll_enq_cnt_r_bin2_dup3_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin2_dup3_rdata,
input     rf_ll_enq_cnt_r_bin2_dup3_isol_en,
input     rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin3_dup0_wclk,
input     rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup0_we,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup0_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin3_dup0_wdata,
input     rf_ll_enq_cnt_r_bin3_dup0_rclk,
input     rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup0_re,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup0_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin3_dup0_rdata,
input     rf_ll_enq_cnt_r_bin3_dup0_isol_en,
input     rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin3_dup1_wclk,
input     rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup1_we,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup1_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin3_dup1_wdata,
input     rf_ll_enq_cnt_r_bin3_dup1_rclk,
input     rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup1_re,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup1_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin3_dup1_rdata,
input     rf_ll_enq_cnt_r_bin3_dup1_isol_en,
input     rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin3_dup2_wclk,
input     rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup2_we,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup2_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin3_dup2_wdata,
input     rf_ll_enq_cnt_r_bin3_dup2_rclk,
input     rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup2_re,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup2_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin3_dup2_rdata,
input     rf_ll_enq_cnt_r_bin3_dup2_isol_en,
input     rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_out,
input     rf_ll_enq_cnt_r_bin3_dup3_wclk,
input     rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup3_we,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup3_waddr,
input    [15:0]  rf_ll_enq_cnt_r_bin3_dup3_wdata,
input     rf_ll_enq_cnt_r_bin3_dup3_rclk,
input     rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n,
input     rf_ll_enq_cnt_r_bin3_dup3_re,
input    [10:0]  rf_ll_enq_cnt_r_bin3_dup3_raddr,
output   [15:0]  rf_ll_enq_cnt_r_bin3_dup3_rdata,
input     rf_ll_enq_cnt_r_bin3_dup3_isol_en,
input     rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_in,
output    rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_out,
input     rf_ll_enq_cnt_s_bin0_wclk,
input     rf_ll_enq_cnt_s_bin0_wclk_rst_n,
input     rf_ll_enq_cnt_s_bin0_we,
input    [10:0]  rf_ll_enq_cnt_s_bin0_waddr,
input    [15:0]  rf_ll_enq_cnt_s_bin0_wdata,
input     rf_ll_enq_cnt_s_bin0_rclk,
input     rf_ll_enq_cnt_s_bin0_rclk_rst_n,
input     rf_ll_enq_cnt_s_bin0_re,
input    [10:0]  rf_ll_enq_cnt_s_bin0_raddr,
output   [15:0]  rf_ll_enq_cnt_s_bin0_rdata,
input     rf_ll_enq_cnt_s_bin0_isol_en,
input     rf_ll_enq_cnt_s_bin0_pwr_enable_b_in,
output    rf_ll_enq_cnt_s_bin0_pwr_enable_b_out,
input     rf_ll_enq_cnt_s_bin1_wclk,
input     rf_ll_enq_cnt_s_bin1_wclk_rst_n,
input     rf_ll_enq_cnt_s_bin1_we,
input    [10:0]  rf_ll_enq_cnt_s_bin1_waddr,
input    [15:0]  rf_ll_enq_cnt_s_bin1_wdata,
input     rf_ll_enq_cnt_s_bin1_rclk,
input     rf_ll_enq_cnt_s_bin1_rclk_rst_n,
input     rf_ll_enq_cnt_s_bin1_re,
input    [10:0]  rf_ll_enq_cnt_s_bin1_raddr,
output   [15:0]  rf_ll_enq_cnt_s_bin1_rdata,
input     rf_ll_enq_cnt_s_bin1_isol_en,
input     rf_ll_enq_cnt_s_bin1_pwr_enable_b_in,
output    rf_ll_enq_cnt_s_bin1_pwr_enable_b_out,
input     rf_ll_enq_cnt_s_bin2_wclk,
input     rf_ll_enq_cnt_s_bin2_wclk_rst_n,
input     rf_ll_enq_cnt_s_bin2_we,
input    [10:0]  rf_ll_enq_cnt_s_bin2_waddr,
input    [15:0]  rf_ll_enq_cnt_s_bin2_wdata,
input     rf_ll_enq_cnt_s_bin2_rclk,
input     rf_ll_enq_cnt_s_bin2_rclk_rst_n,
input     rf_ll_enq_cnt_s_bin2_re,
input    [10:0]  rf_ll_enq_cnt_s_bin2_raddr,
output   [15:0]  rf_ll_enq_cnt_s_bin2_rdata,
input     rf_ll_enq_cnt_s_bin2_isol_en,
input     rf_ll_enq_cnt_s_bin2_pwr_enable_b_in,
output    rf_ll_enq_cnt_s_bin2_pwr_enable_b_out,
input     rf_ll_enq_cnt_s_bin3_wclk,
input     rf_ll_enq_cnt_s_bin3_wclk_rst_n,
input     rf_ll_enq_cnt_s_bin3_we,
input    [10:0]  rf_ll_enq_cnt_s_bin3_waddr,
input    [15:0]  rf_ll_enq_cnt_s_bin3_wdata,
input     rf_ll_enq_cnt_s_bin3_rclk,
input     rf_ll_enq_cnt_s_bin3_rclk_rst_n,
input     rf_ll_enq_cnt_s_bin3_re,
input    [10:0]  rf_ll_enq_cnt_s_bin3_raddr,
output   [15:0]  rf_ll_enq_cnt_s_bin3_rdata,
input     rf_ll_enq_cnt_s_bin3_isol_en,
input     rf_ll_enq_cnt_s_bin3_pwr_enable_b_in,
output    rf_ll_enq_cnt_s_bin3_pwr_enable_b_out,
input     rf_ll_rdylst_hp_bin0_wclk,
input     rf_ll_rdylst_hp_bin0_wclk_rst_n,
input     rf_ll_rdylst_hp_bin0_we,
input    [4:0]  rf_ll_rdylst_hp_bin0_waddr,
input    [13:0]  rf_ll_rdylst_hp_bin0_wdata,
input     rf_ll_rdylst_hp_bin0_rclk,
input     rf_ll_rdylst_hp_bin0_rclk_rst_n,
input     rf_ll_rdylst_hp_bin0_re,
input    [4:0]  rf_ll_rdylst_hp_bin0_raddr,
output   [13:0]  rf_ll_rdylst_hp_bin0_rdata,
input     rf_ll_rdylst_hp_bin0_isol_en,
input     rf_ll_rdylst_hp_bin0_pwr_enable_b_in,
output    rf_ll_rdylst_hp_bin0_pwr_enable_b_out,
input     rf_ll_rdylst_hp_bin1_wclk,
input     rf_ll_rdylst_hp_bin1_wclk_rst_n,
input     rf_ll_rdylst_hp_bin1_we,
input    [4:0]  rf_ll_rdylst_hp_bin1_waddr,
input    [13:0]  rf_ll_rdylst_hp_bin1_wdata,
input     rf_ll_rdylst_hp_bin1_rclk,
input     rf_ll_rdylst_hp_bin1_rclk_rst_n,
input     rf_ll_rdylst_hp_bin1_re,
input    [4:0]  rf_ll_rdylst_hp_bin1_raddr,
output   [13:0]  rf_ll_rdylst_hp_bin1_rdata,
input     rf_ll_rdylst_hp_bin1_isol_en,
input     rf_ll_rdylst_hp_bin1_pwr_enable_b_in,
output    rf_ll_rdylst_hp_bin1_pwr_enable_b_out,
input     rf_ll_rdylst_hp_bin2_wclk,
input     rf_ll_rdylst_hp_bin2_wclk_rst_n,
input     rf_ll_rdylst_hp_bin2_we,
input    [4:0]  rf_ll_rdylst_hp_bin2_waddr,
input    [13:0]  rf_ll_rdylst_hp_bin2_wdata,
input     rf_ll_rdylst_hp_bin2_rclk,
input     rf_ll_rdylst_hp_bin2_rclk_rst_n,
input     rf_ll_rdylst_hp_bin2_re,
input    [4:0]  rf_ll_rdylst_hp_bin2_raddr,
output   [13:0]  rf_ll_rdylst_hp_bin2_rdata,
input     rf_ll_rdylst_hp_bin2_isol_en,
input     rf_ll_rdylst_hp_bin2_pwr_enable_b_in,
output    rf_ll_rdylst_hp_bin2_pwr_enable_b_out,
input     rf_ll_rdylst_hp_bin3_wclk,
input     rf_ll_rdylst_hp_bin3_wclk_rst_n,
input     rf_ll_rdylst_hp_bin3_we,
input    [4:0]  rf_ll_rdylst_hp_bin3_waddr,
input    [13:0]  rf_ll_rdylst_hp_bin3_wdata,
input     rf_ll_rdylst_hp_bin3_rclk,
input     rf_ll_rdylst_hp_bin3_rclk_rst_n,
input     rf_ll_rdylst_hp_bin3_re,
input    [4:0]  rf_ll_rdylst_hp_bin3_raddr,
output   [13:0]  rf_ll_rdylst_hp_bin3_rdata,
input     rf_ll_rdylst_hp_bin3_isol_en,
input     rf_ll_rdylst_hp_bin3_pwr_enable_b_in,
output    rf_ll_rdylst_hp_bin3_pwr_enable_b_out,
input     rf_ll_rdylst_hpnxt_bin0_wclk,
input     rf_ll_rdylst_hpnxt_bin0_wclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin0_we,
input    [10:0]  rf_ll_rdylst_hpnxt_bin0_waddr,
input    [15:0]  rf_ll_rdylst_hpnxt_bin0_wdata,
input     rf_ll_rdylst_hpnxt_bin0_rclk,
input     rf_ll_rdylst_hpnxt_bin0_rclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin0_re,
input    [10:0]  rf_ll_rdylst_hpnxt_bin0_raddr,
output   [15:0]  rf_ll_rdylst_hpnxt_bin0_rdata,
input     rf_ll_rdylst_hpnxt_bin0_isol_en,
input     rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_in,
output    rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_out,
input     rf_ll_rdylst_hpnxt_bin1_wclk,
input     rf_ll_rdylst_hpnxt_bin1_wclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin1_we,
input    [10:0]  rf_ll_rdylst_hpnxt_bin1_waddr,
input    [15:0]  rf_ll_rdylst_hpnxt_bin1_wdata,
input     rf_ll_rdylst_hpnxt_bin1_rclk,
input     rf_ll_rdylst_hpnxt_bin1_rclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin1_re,
input    [10:0]  rf_ll_rdylst_hpnxt_bin1_raddr,
output   [15:0]  rf_ll_rdylst_hpnxt_bin1_rdata,
input     rf_ll_rdylst_hpnxt_bin1_isol_en,
input     rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_in,
output    rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_out,
input     rf_ll_rdylst_hpnxt_bin2_wclk,
input     rf_ll_rdylst_hpnxt_bin2_wclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin2_we,
input    [10:0]  rf_ll_rdylst_hpnxt_bin2_waddr,
input    [15:0]  rf_ll_rdylst_hpnxt_bin2_wdata,
input     rf_ll_rdylst_hpnxt_bin2_rclk,
input     rf_ll_rdylst_hpnxt_bin2_rclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin2_re,
input    [10:0]  rf_ll_rdylst_hpnxt_bin2_raddr,
output   [15:0]  rf_ll_rdylst_hpnxt_bin2_rdata,
input     rf_ll_rdylst_hpnxt_bin2_isol_en,
input     rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_in,
output    rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_out,
input     rf_ll_rdylst_hpnxt_bin3_wclk,
input     rf_ll_rdylst_hpnxt_bin3_wclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin3_we,
input    [10:0]  rf_ll_rdylst_hpnxt_bin3_waddr,
input    [15:0]  rf_ll_rdylst_hpnxt_bin3_wdata,
input     rf_ll_rdylst_hpnxt_bin3_rclk,
input     rf_ll_rdylst_hpnxt_bin3_rclk_rst_n,
input     rf_ll_rdylst_hpnxt_bin3_re,
input    [10:0]  rf_ll_rdylst_hpnxt_bin3_raddr,
output   [15:0]  rf_ll_rdylst_hpnxt_bin3_rdata,
input     rf_ll_rdylst_hpnxt_bin3_isol_en,
input     rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_in,
output    rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_out,
input     rf_ll_rdylst_tp_bin0_wclk,
input     rf_ll_rdylst_tp_bin0_wclk_rst_n,
input     rf_ll_rdylst_tp_bin0_we,
input    [4:0]  rf_ll_rdylst_tp_bin0_waddr,
input    [13:0]  rf_ll_rdylst_tp_bin0_wdata,
input     rf_ll_rdylst_tp_bin0_rclk,
input     rf_ll_rdylst_tp_bin0_rclk_rst_n,
input     rf_ll_rdylst_tp_bin0_re,
input    [4:0]  rf_ll_rdylst_tp_bin0_raddr,
output   [13:0]  rf_ll_rdylst_tp_bin0_rdata,
input     rf_ll_rdylst_tp_bin0_isol_en,
input     rf_ll_rdylst_tp_bin0_pwr_enable_b_in,
output    rf_ll_rdylst_tp_bin0_pwr_enable_b_out,
input     rf_ll_rdylst_tp_bin1_wclk,
input     rf_ll_rdylst_tp_bin1_wclk_rst_n,
input     rf_ll_rdylst_tp_bin1_we,
input    [4:0]  rf_ll_rdylst_tp_bin1_waddr,
input    [13:0]  rf_ll_rdylst_tp_bin1_wdata,
input     rf_ll_rdylst_tp_bin1_rclk,
input     rf_ll_rdylst_tp_bin1_rclk_rst_n,
input     rf_ll_rdylst_tp_bin1_re,
input    [4:0]  rf_ll_rdylst_tp_bin1_raddr,
output   [13:0]  rf_ll_rdylst_tp_bin1_rdata,
input     rf_ll_rdylst_tp_bin1_isol_en,
input     rf_ll_rdylst_tp_bin1_pwr_enable_b_in,
output    rf_ll_rdylst_tp_bin1_pwr_enable_b_out,
input     rf_ll_rdylst_tp_bin2_wclk,
input     rf_ll_rdylst_tp_bin2_wclk_rst_n,
input     rf_ll_rdylst_tp_bin2_we,
input    [4:0]  rf_ll_rdylst_tp_bin2_waddr,
input    [13:0]  rf_ll_rdylst_tp_bin2_wdata,
input     rf_ll_rdylst_tp_bin2_rclk,
input     rf_ll_rdylst_tp_bin2_rclk_rst_n,
input     rf_ll_rdylst_tp_bin2_re,
input    [4:0]  rf_ll_rdylst_tp_bin2_raddr,
output   [13:0]  rf_ll_rdylst_tp_bin2_rdata,
input     rf_ll_rdylst_tp_bin2_isol_en,
input     rf_ll_rdylst_tp_bin2_pwr_enable_b_in,
output    rf_ll_rdylst_tp_bin2_pwr_enable_b_out,
input     rf_ll_rdylst_tp_bin3_wclk,
input     rf_ll_rdylst_tp_bin3_wclk_rst_n,
input     rf_ll_rdylst_tp_bin3_we,
input    [4:0]  rf_ll_rdylst_tp_bin3_waddr,
input    [13:0]  rf_ll_rdylst_tp_bin3_wdata,
input     rf_ll_rdylst_tp_bin3_rclk,
input     rf_ll_rdylst_tp_bin3_rclk_rst_n,
input     rf_ll_rdylst_tp_bin3_re,
input    [4:0]  rf_ll_rdylst_tp_bin3_raddr,
output   [13:0]  rf_ll_rdylst_tp_bin3_rdata,
input     rf_ll_rdylst_tp_bin3_isol_en,
input     rf_ll_rdylst_tp_bin3_pwr_enable_b_in,
output    rf_ll_rdylst_tp_bin3_pwr_enable_b_out,
input     rf_ll_rlst_cnt_wclk,
input     rf_ll_rlst_cnt_wclk_rst_n,
input     rf_ll_rlst_cnt_we,
input    [4:0]  rf_ll_rlst_cnt_waddr,
input    [55:0]  rf_ll_rlst_cnt_wdata,
input     rf_ll_rlst_cnt_rclk,
input     rf_ll_rlst_cnt_rclk_rst_n,
input     rf_ll_rlst_cnt_re,
input    [4:0]  rf_ll_rlst_cnt_raddr,
output   [55:0]  rf_ll_rlst_cnt_rdata,
input     rf_ll_rlst_cnt_isol_en,
input     rf_ll_rlst_cnt_pwr_enable_b_in,
output    rf_ll_rlst_cnt_pwr_enable_b_out,
input     rf_ll_sch_cnt_dup0_wclk,
input     rf_ll_sch_cnt_dup0_wclk_rst_n,
input     rf_ll_sch_cnt_dup0_we,
input    [10:0]  rf_ll_sch_cnt_dup0_waddr,
input    [16:0]  rf_ll_sch_cnt_dup0_wdata,
input     rf_ll_sch_cnt_dup0_rclk,
input     rf_ll_sch_cnt_dup0_rclk_rst_n,
input     rf_ll_sch_cnt_dup0_re,
input    [10:0]  rf_ll_sch_cnt_dup0_raddr,
output   [16:0]  rf_ll_sch_cnt_dup0_rdata,
input     rf_ll_sch_cnt_dup0_isol_en,
input     rf_ll_sch_cnt_dup0_pwr_enable_b_in,
output    rf_ll_sch_cnt_dup0_pwr_enable_b_out,
input     rf_ll_sch_cnt_dup1_wclk,
input     rf_ll_sch_cnt_dup1_wclk_rst_n,
input     rf_ll_sch_cnt_dup1_we,
input    [10:0]  rf_ll_sch_cnt_dup1_waddr,
input    [16:0]  rf_ll_sch_cnt_dup1_wdata,
input     rf_ll_sch_cnt_dup1_rclk,
input     rf_ll_sch_cnt_dup1_rclk_rst_n,
input     rf_ll_sch_cnt_dup1_re,
input    [10:0]  rf_ll_sch_cnt_dup1_raddr,
output   [16:0]  rf_ll_sch_cnt_dup1_rdata,
input     rf_ll_sch_cnt_dup1_isol_en,
input     rf_ll_sch_cnt_dup1_pwr_enable_b_in,
output    rf_ll_sch_cnt_dup1_pwr_enable_b_out,
input     rf_ll_sch_cnt_dup2_wclk,
input     rf_ll_sch_cnt_dup2_wclk_rst_n,
input     rf_ll_sch_cnt_dup2_we,
input    [10:0]  rf_ll_sch_cnt_dup2_waddr,
input    [16:0]  rf_ll_sch_cnt_dup2_wdata,
input     rf_ll_sch_cnt_dup2_rclk,
input     rf_ll_sch_cnt_dup2_rclk_rst_n,
input     rf_ll_sch_cnt_dup2_re,
input    [10:0]  rf_ll_sch_cnt_dup2_raddr,
output   [16:0]  rf_ll_sch_cnt_dup2_rdata,
input     rf_ll_sch_cnt_dup2_isol_en,
input     rf_ll_sch_cnt_dup2_pwr_enable_b_in,
output    rf_ll_sch_cnt_dup2_pwr_enable_b_out,
input     rf_ll_sch_cnt_dup3_wclk,
input     rf_ll_sch_cnt_dup3_wclk_rst_n,
input     rf_ll_sch_cnt_dup3_we,
input    [10:0]  rf_ll_sch_cnt_dup3_waddr,
input    [16:0]  rf_ll_sch_cnt_dup3_wdata,
input     rf_ll_sch_cnt_dup3_rclk,
input     rf_ll_sch_cnt_dup3_rclk_rst_n,
input     rf_ll_sch_cnt_dup3_re,
input    [10:0]  rf_ll_sch_cnt_dup3_raddr,
output   [16:0]  rf_ll_sch_cnt_dup3_rdata,
input     rf_ll_sch_cnt_dup3_isol_en,
input     rf_ll_sch_cnt_dup3_pwr_enable_b_in,
output    rf_ll_sch_cnt_dup3_pwr_enable_b_out,
input     rf_ll_schlst_hp_bin0_wclk,
input     rf_ll_schlst_hp_bin0_wclk_rst_n,
input     rf_ll_schlst_hp_bin0_we,
input    [8:0]  rf_ll_schlst_hp_bin0_waddr,
input    [13:0]  rf_ll_schlst_hp_bin0_wdata,
input     rf_ll_schlst_hp_bin0_rclk,
input     rf_ll_schlst_hp_bin0_rclk_rst_n,
input     rf_ll_schlst_hp_bin0_re,
input    [8:0]  rf_ll_schlst_hp_bin0_raddr,
output   [13:0]  rf_ll_schlst_hp_bin0_rdata,
input     rf_ll_schlst_hp_bin0_isol_en,
input     rf_ll_schlst_hp_bin0_pwr_enable_b_in,
output    rf_ll_schlst_hp_bin0_pwr_enable_b_out,
input     rf_ll_schlst_hp_bin1_wclk,
input     rf_ll_schlst_hp_bin1_wclk_rst_n,
input     rf_ll_schlst_hp_bin1_we,
input    [8:0]  rf_ll_schlst_hp_bin1_waddr,
input    [13:0]  rf_ll_schlst_hp_bin1_wdata,
input     rf_ll_schlst_hp_bin1_rclk,
input     rf_ll_schlst_hp_bin1_rclk_rst_n,
input     rf_ll_schlst_hp_bin1_re,
input    [8:0]  rf_ll_schlst_hp_bin1_raddr,
output   [13:0]  rf_ll_schlst_hp_bin1_rdata,
input     rf_ll_schlst_hp_bin1_isol_en,
input     rf_ll_schlst_hp_bin1_pwr_enable_b_in,
output    rf_ll_schlst_hp_bin1_pwr_enable_b_out,
input     rf_ll_schlst_hp_bin2_wclk,
input     rf_ll_schlst_hp_bin2_wclk_rst_n,
input     rf_ll_schlst_hp_bin2_we,
input    [8:0]  rf_ll_schlst_hp_bin2_waddr,
input    [13:0]  rf_ll_schlst_hp_bin2_wdata,
input     rf_ll_schlst_hp_bin2_rclk,
input     rf_ll_schlst_hp_bin2_rclk_rst_n,
input     rf_ll_schlst_hp_bin2_re,
input    [8:0]  rf_ll_schlst_hp_bin2_raddr,
output   [13:0]  rf_ll_schlst_hp_bin2_rdata,
input     rf_ll_schlst_hp_bin2_isol_en,
input     rf_ll_schlst_hp_bin2_pwr_enable_b_in,
output    rf_ll_schlst_hp_bin2_pwr_enable_b_out,
input     rf_ll_schlst_hp_bin3_wclk,
input     rf_ll_schlst_hp_bin3_wclk_rst_n,
input     rf_ll_schlst_hp_bin3_we,
input    [8:0]  rf_ll_schlst_hp_bin3_waddr,
input    [13:0]  rf_ll_schlst_hp_bin3_wdata,
input     rf_ll_schlst_hp_bin3_rclk,
input     rf_ll_schlst_hp_bin3_rclk_rst_n,
input     rf_ll_schlst_hp_bin3_re,
input    [8:0]  rf_ll_schlst_hp_bin3_raddr,
output   [13:0]  rf_ll_schlst_hp_bin3_rdata,
input     rf_ll_schlst_hp_bin3_isol_en,
input     rf_ll_schlst_hp_bin3_pwr_enable_b_in,
output    rf_ll_schlst_hp_bin3_pwr_enable_b_out,
input     rf_ll_schlst_hpnxt_bin0_wclk,
input     rf_ll_schlst_hpnxt_bin0_wclk_rst_n,
input     rf_ll_schlst_hpnxt_bin0_we,
input    [10:0]  rf_ll_schlst_hpnxt_bin0_waddr,
input    [15:0]  rf_ll_schlst_hpnxt_bin0_wdata,
input     rf_ll_schlst_hpnxt_bin0_rclk,
input     rf_ll_schlst_hpnxt_bin0_rclk_rst_n,
input     rf_ll_schlst_hpnxt_bin0_re,
input    [10:0]  rf_ll_schlst_hpnxt_bin0_raddr,
output   [15:0]  rf_ll_schlst_hpnxt_bin0_rdata,
input     rf_ll_schlst_hpnxt_bin0_isol_en,
input     rf_ll_schlst_hpnxt_bin0_pwr_enable_b_in,
output    rf_ll_schlst_hpnxt_bin0_pwr_enable_b_out,
input     rf_ll_schlst_hpnxt_bin1_wclk,
input     rf_ll_schlst_hpnxt_bin1_wclk_rst_n,
input     rf_ll_schlst_hpnxt_bin1_we,
input    [10:0]  rf_ll_schlst_hpnxt_bin1_waddr,
input    [15:0]  rf_ll_schlst_hpnxt_bin1_wdata,
input     rf_ll_schlst_hpnxt_bin1_rclk,
input     rf_ll_schlst_hpnxt_bin1_rclk_rst_n,
input     rf_ll_schlst_hpnxt_bin1_re,
input    [10:0]  rf_ll_schlst_hpnxt_bin1_raddr,
output   [15:0]  rf_ll_schlst_hpnxt_bin1_rdata,
input     rf_ll_schlst_hpnxt_bin1_isol_en,
input     rf_ll_schlst_hpnxt_bin1_pwr_enable_b_in,
output    rf_ll_schlst_hpnxt_bin1_pwr_enable_b_out,
input     rf_ll_schlst_hpnxt_bin2_wclk,
input     rf_ll_schlst_hpnxt_bin2_wclk_rst_n,
input     rf_ll_schlst_hpnxt_bin2_we,
input    [10:0]  rf_ll_schlst_hpnxt_bin2_waddr,
input    [15:0]  rf_ll_schlst_hpnxt_bin2_wdata,
input     rf_ll_schlst_hpnxt_bin2_rclk,
input     rf_ll_schlst_hpnxt_bin2_rclk_rst_n,
input     rf_ll_schlst_hpnxt_bin2_re,
input    [10:0]  rf_ll_schlst_hpnxt_bin2_raddr,
output   [15:0]  rf_ll_schlst_hpnxt_bin2_rdata,
input     rf_ll_schlst_hpnxt_bin2_isol_en,
input     rf_ll_schlst_hpnxt_bin2_pwr_enable_b_in,
output    rf_ll_schlst_hpnxt_bin2_pwr_enable_b_out,
input     rf_ll_schlst_hpnxt_bin3_wclk,
input     rf_ll_schlst_hpnxt_bin3_wclk_rst_n,
input     rf_ll_schlst_hpnxt_bin3_we,
input    [10:0]  rf_ll_schlst_hpnxt_bin3_waddr,
input    [15:0]  rf_ll_schlst_hpnxt_bin3_wdata,
input     rf_ll_schlst_hpnxt_bin3_rclk,
input     rf_ll_schlst_hpnxt_bin3_rclk_rst_n,
input     rf_ll_schlst_hpnxt_bin3_re,
input    [10:0]  rf_ll_schlst_hpnxt_bin3_raddr,
output   [15:0]  rf_ll_schlst_hpnxt_bin3_rdata,
input     rf_ll_schlst_hpnxt_bin3_isol_en,
input     rf_ll_schlst_hpnxt_bin3_pwr_enable_b_in,
output    rf_ll_schlst_hpnxt_bin3_pwr_enable_b_out,
input     rf_ll_schlst_tp_bin0_wclk,
input     rf_ll_schlst_tp_bin0_wclk_rst_n,
input     rf_ll_schlst_tp_bin0_we,
input    [8:0]  rf_ll_schlst_tp_bin0_waddr,
input    [13:0]  rf_ll_schlst_tp_bin0_wdata,
input     rf_ll_schlst_tp_bin0_rclk,
input     rf_ll_schlst_tp_bin0_rclk_rst_n,
input     rf_ll_schlst_tp_bin0_re,
input    [8:0]  rf_ll_schlst_tp_bin0_raddr,
output   [13:0]  rf_ll_schlst_tp_bin0_rdata,
input     rf_ll_schlst_tp_bin0_isol_en,
input     rf_ll_schlst_tp_bin0_pwr_enable_b_in,
output    rf_ll_schlst_tp_bin0_pwr_enable_b_out,
input     rf_ll_schlst_tp_bin1_wclk,
input     rf_ll_schlst_tp_bin1_wclk_rst_n,
input     rf_ll_schlst_tp_bin1_we,
input    [8:0]  rf_ll_schlst_tp_bin1_waddr,
input    [13:0]  rf_ll_schlst_tp_bin1_wdata,
input     rf_ll_schlst_tp_bin1_rclk,
input     rf_ll_schlst_tp_bin1_rclk_rst_n,
input     rf_ll_schlst_tp_bin1_re,
input    [8:0]  rf_ll_schlst_tp_bin1_raddr,
output   [13:0]  rf_ll_schlst_tp_bin1_rdata,
input     rf_ll_schlst_tp_bin1_isol_en,
input     rf_ll_schlst_tp_bin1_pwr_enable_b_in,
output    rf_ll_schlst_tp_bin1_pwr_enable_b_out,
input     rf_ll_schlst_tp_bin2_wclk,
input     rf_ll_schlst_tp_bin2_wclk_rst_n,
input     rf_ll_schlst_tp_bin2_we,
input    [8:0]  rf_ll_schlst_tp_bin2_waddr,
input    [13:0]  rf_ll_schlst_tp_bin2_wdata,
input     rf_ll_schlst_tp_bin2_rclk,
input     rf_ll_schlst_tp_bin2_rclk_rst_n,
input     rf_ll_schlst_tp_bin2_re,
input    [8:0]  rf_ll_schlst_tp_bin2_raddr,
output   [13:0]  rf_ll_schlst_tp_bin2_rdata,
input     rf_ll_schlst_tp_bin2_isol_en,
input     rf_ll_schlst_tp_bin2_pwr_enable_b_in,
output    rf_ll_schlst_tp_bin2_pwr_enable_b_out,
input     rf_ll_schlst_tp_bin3_wclk,
input     rf_ll_schlst_tp_bin3_wclk_rst_n,
input     rf_ll_schlst_tp_bin3_we,
input    [8:0]  rf_ll_schlst_tp_bin3_waddr,
input    [13:0]  rf_ll_schlst_tp_bin3_wdata,
input     rf_ll_schlst_tp_bin3_rclk,
input     rf_ll_schlst_tp_bin3_rclk_rst_n,
input     rf_ll_schlst_tp_bin3_re,
input    [8:0]  rf_ll_schlst_tp_bin3_raddr,
output   [13:0]  rf_ll_schlst_tp_bin3_rdata,
input     rf_ll_schlst_tp_bin3_isol_en,
input     rf_ll_schlst_tp_bin3_pwr_enable_b_in,
output    rf_ll_schlst_tp_bin3_pwr_enable_b_out,
input     rf_ll_schlst_tpprv_bin0_wclk,
input     rf_ll_schlst_tpprv_bin0_wclk_rst_n,
input     rf_ll_schlst_tpprv_bin0_we,
input    [10:0]  rf_ll_schlst_tpprv_bin0_waddr,
input    [15:0]  rf_ll_schlst_tpprv_bin0_wdata,
input     rf_ll_schlst_tpprv_bin0_rclk,
input     rf_ll_schlst_tpprv_bin0_rclk_rst_n,
input     rf_ll_schlst_tpprv_bin0_re,
input    [10:0]  rf_ll_schlst_tpprv_bin0_raddr,
output   [15:0]  rf_ll_schlst_tpprv_bin0_rdata,
input     rf_ll_schlst_tpprv_bin0_isol_en,
input     rf_ll_schlst_tpprv_bin0_pwr_enable_b_in,
output    rf_ll_schlst_tpprv_bin0_pwr_enable_b_out,
input     rf_ll_schlst_tpprv_bin1_wclk,
input     rf_ll_schlst_tpprv_bin1_wclk_rst_n,
input     rf_ll_schlst_tpprv_bin1_we,
input    [10:0]  rf_ll_schlst_tpprv_bin1_waddr,
input    [15:0]  rf_ll_schlst_tpprv_bin1_wdata,
input     rf_ll_schlst_tpprv_bin1_rclk,
input     rf_ll_schlst_tpprv_bin1_rclk_rst_n,
input     rf_ll_schlst_tpprv_bin1_re,
input    [10:0]  rf_ll_schlst_tpprv_bin1_raddr,
output   [15:0]  rf_ll_schlst_tpprv_bin1_rdata,
input     rf_ll_schlst_tpprv_bin1_isol_en,
input     rf_ll_schlst_tpprv_bin1_pwr_enable_b_in,
output    rf_ll_schlst_tpprv_bin1_pwr_enable_b_out,
input     rf_ll_schlst_tpprv_bin2_wclk,
input     rf_ll_schlst_tpprv_bin2_wclk_rst_n,
input     rf_ll_schlst_tpprv_bin2_we,
input    [10:0]  rf_ll_schlst_tpprv_bin2_waddr,
input    [15:0]  rf_ll_schlst_tpprv_bin2_wdata,
input     rf_ll_schlst_tpprv_bin2_rclk,
input     rf_ll_schlst_tpprv_bin2_rclk_rst_n,
input     rf_ll_schlst_tpprv_bin2_re,
input    [10:0]  rf_ll_schlst_tpprv_bin2_raddr,
output   [15:0]  rf_ll_schlst_tpprv_bin2_rdata,
input     rf_ll_schlst_tpprv_bin2_isol_en,
input     rf_ll_schlst_tpprv_bin2_pwr_enable_b_in,
output    rf_ll_schlst_tpprv_bin2_pwr_enable_b_out,
input     rf_ll_schlst_tpprv_bin3_wclk,
input     rf_ll_schlst_tpprv_bin3_wclk_rst_n,
input     rf_ll_schlst_tpprv_bin3_we,
input    [10:0]  rf_ll_schlst_tpprv_bin3_waddr,
input    [15:0]  rf_ll_schlst_tpprv_bin3_wdata,
input     rf_ll_schlst_tpprv_bin3_rclk,
input     rf_ll_schlst_tpprv_bin3_rclk_rst_n,
input     rf_ll_schlst_tpprv_bin3_re,
input    [10:0]  rf_ll_schlst_tpprv_bin3_raddr,
output   [15:0]  rf_ll_schlst_tpprv_bin3_rdata,
input     rf_ll_schlst_tpprv_bin3_isol_en,
input     rf_ll_schlst_tpprv_bin3_pwr_enable_b_in,
output    rf_ll_schlst_tpprv_bin3_pwr_enable_b_out,
input     rf_ll_slst_cnt_wclk,
input     rf_ll_slst_cnt_wclk_rst_n,
input     rf_ll_slst_cnt_we,
input    [8:0]  rf_ll_slst_cnt_waddr,
input    [59:0]  rf_ll_slst_cnt_wdata,
input     rf_ll_slst_cnt_rclk,
input     rf_ll_slst_cnt_rclk_rst_n,
input     rf_ll_slst_cnt_re,
input    [8:0]  rf_ll_slst_cnt_raddr,
output   [59:0]  rf_ll_slst_cnt_rdata,
input     rf_ll_slst_cnt_isol_en,
input     rf_ll_slst_cnt_pwr_enable_b_in,
output    rf_ll_slst_cnt_pwr_enable_b_out,
input     rf_nalb_cmp_fifo_mem_wclk,
input     rf_nalb_cmp_fifo_mem_wclk_rst_n,
input     rf_nalb_cmp_fifo_mem_we,
input    [2:0]  rf_nalb_cmp_fifo_mem_waddr,
input    [17:0]  rf_nalb_cmp_fifo_mem_wdata,
input     rf_nalb_cmp_fifo_mem_rclk,
input     rf_nalb_cmp_fifo_mem_rclk_rst_n,
input     rf_nalb_cmp_fifo_mem_re,
input    [2:0]  rf_nalb_cmp_fifo_mem_raddr,
output   [17:0]  rf_nalb_cmp_fifo_mem_rdata,
input     rf_nalb_cmp_fifo_mem_isol_en,
input     rf_nalb_cmp_fifo_mem_pwr_enable_b_in,
output    rf_nalb_cmp_fifo_mem_pwr_enable_b_out,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we,
input    [1:0]  rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr,
input    [9:0]  rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re,
input    [1:0]  rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr,
output   [9:0]  rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_isol_en,
input     rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we,
input    [1:0]  rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr,
input    [26:0]  rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re,
input    [1:0]  rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr,
output   [26:0]  rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_isol_en,
input     rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_nalb_sel_nalb_fifo_mem_wclk,
input     rf_nalb_sel_nalb_fifo_mem_wclk_rst_n,
input     rf_nalb_sel_nalb_fifo_mem_we,
input    [3:0]  rf_nalb_sel_nalb_fifo_mem_waddr,
input    [26:0]  rf_nalb_sel_nalb_fifo_mem_wdata,
input     rf_nalb_sel_nalb_fifo_mem_rclk,
input     rf_nalb_sel_nalb_fifo_mem_rclk_rst_n,
input     rf_nalb_sel_nalb_fifo_mem_re,
input    [3:0]  rf_nalb_sel_nalb_fifo_mem_raddr,
output   [26:0]  rf_nalb_sel_nalb_fifo_mem_rdata,
input     rf_nalb_sel_nalb_fifo_mem_isol_en,
input     rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_in,
output    rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_out,
input     rf_qed_lsp_deq_fifo_mem_wclk,
input     rf_qed_lsp_deq_fifo_mem_wclk_rst_n,
input     rf_qed_lsp_deq_fifo_mem_we,
input    [4:0]  rf_qed_lsp_deq_fifo_mem_waddr,
input    [8:0]  rf_qed_lsp_deq_fifo_mem_wdata,
input     rf_qed_lsp_deq_fifo_mem_rclk,
input     rf_qed_lsp_deq_fifo_mem_rclk_rst_n,
input     rf_qed_lsp_deq_fifo_mem_re,
input    [4:0]  rf_qed_lsp_deq_fifo_mem_raddr,
output   [8:0]  rf_qed_lsp_deq_fifo_mem_rdata,
input     rf_qed_lsp_deq_fifo_mem_isol_en,
input     rf_qed_lsp_deq_fifo_mem_pwr_enable_b_in,
output    rf_qed_lsp_deq_fifo_mem_pwr_enable_b_out,
input     rf_qid_aqed_active_count_mem_wclk,
input     rf_qid_aqed_active_count_mem_wclk_rst_n,
input     rf_qid_aqed_active_count_mem_we,
input    [4:0]  rf_qid_aqed_active_count_mem_waddr,
input    [13:0]  rf_qid_aqed_active_count_mem_wdata,
input     rf_qid_aqed_active_count_mem_rclk,
input     rf_qid_aqed_active_count_mem_rclk_rst_n,
input     rf_qid_aqed_active_count_mem_re,
input    [4:0]  rf_qid_aqed_active_count_mem_raddr,
output   [13:0]  rf_qid_aqed_active_count_mem_rdata,
input     rf_qid_aqed_active_count_mem_isol_en,
input     rf_qid_aqed_active_count_mem_pwr_enable_b_in,
output    rf_qid_aqed_active_count_mem_pwr_enable_b_out,
input     rf_qid_atm_active_mem_wclk,
input     rf_qid_atm_active_mem_wclk_rst_n,
input     rf_qid_atm_active_mem_we,
input    [4:0]  rf_qid_atm_active_mem_waddr,
input    [16:0]  rf_qid_atm_active_mem_wdata,
input     rf_qid_atm_active_mem_rclk,
input     rf_qid_atm_active_mem_rclk_rst_n,
input     rf_qid_atm_active_mem_re,
input    [4:0]  rf_qid_atm_active_mem_raddr,
output   [16:0]  rf_qid_atm_active_mem_rdata,
input     rf_qid_atm_active_mem_isol_en,
input     rf_qid_atm_active_mem_pwr_enable_b_in,
output    rf_qid_atm_active_mem_pwr_enable_b_out,
input     rf_qid_atm_tot_enq_cnt_mem_wclk,
input     rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n,
input     rf_qid_atm_tot_enq_cnt_mem_we,
input    [4:0]  rf_qid_atm_tot_enq_cnt_mem_waddr,
input    [65:0]  rf_qid_atm_tot_enq_cnt_mem_wdata,
input     rf_qid_atm_tot_enq_cnt_mem_rclk,
input     rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n,
input     rf_qid_atm_tot_enq_cnt_mem_re,
input    [4:0]  rf_qid_atm_tot_enq_cnt_mem_raddr,
output   [65:0]  rf_qid_atm_tot_enq_cnt_mem_rdata,
input     rf_qid_atm_tot_enq_cnt_mem_isol_en,
input     rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_in,
output    rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_out,
input     rf_qid_atq_enqueue_count_mem_wclk,
input     rf_qid_atq_enqueue_count_mem_wclk_rst_n,
input     rf_qid_atq_enqueue_count_mem_we,
input    [4:0]  rf_qid_atq_enqueue_count_mem_waddr,
input    [16:0]  rf_qid_atq_enqueue_count_mem_wdata,
input     rf_qid_atq_enqueue_count_mem_rclk,
input     rf_qid_atq_enqueue_count_mem_rclk_rst_n,
input     rf_qid_atq_enqueue_count_mem_re,
input    [4:0]  rf_qid_atq_enqueue_count_mem_raddr,
output   [16:0]  rf_qid_atq_enqueue_count_mem_rdata,
input     rf_qid_atq_enqueue_count_mem_isol_en,
input     rf_qid_atq_enqueue_count_mem_pwr_enable_b_in,
output    rf_qid_atq_enqueue_count_mem_pwr_enable_b_out,
input     rf_qid_dir_max_depth_mem_wclk,
input     rf_qid_dir_max_depth_mem_wclk_rst_n,
input     rf_qid_dir_max_depth_mem_we,
input    [5:0]  rf_qid_dir_max_depth_mem_waddr,
input    [14:0]  rf_qid_dir_max_depth_mem_wdata,
input     rf_qid_dir_max_depth_mem_rclk,
input     rf_qid_dir_max_depth_mem_rclk_rst_n,
input     rf_qid_dir_max_depth_mem_re,
input    [5:0]  rf_qid_dir_max_depth_mem_raddr,
output   [14:0]  rf_qid_dir_max_depth_mem_rdata,
input     rf_qid_dir_max_depth_mem_isol_en,
input     rf_qid_dir_max_depth_mem_pwr_enable_b_in,
output    rf_qid_dir_max_depth_mem_pwr_enable_b_out,
input     rf_qid_dir_replay_count_mem_wclk,
input     rf_qid_dir_replay_count_mem_wclk_rst_n,
input     rf_qid_dir_replay_count_mem_we,
input    [4:0]  rf_qid_dir_replay_count_mem_waddr,
input    [16:0]  rf_qid_dir_replay_count_mem_wdata,
input     rf_qid_dir_replay_count_mem_rclk,
input     rf_qid_dir_replay_count_mem_rclk_rst_n,
input     rf_qid_dir_replay_count_mem_re,
input    [4:0]  rf_qid_dir_replay_count_mem_raddr,
output   [16:0]  rf_qid_dir_replay_count_mem_rdata,
input     rf_qid_dir_replay_count_mem_isol_en,
input     rf_qid_dir_replay_count_mem_pwr_enable_b_in,
output    rf_qid_dir_replay_count_mem_pwr_enable_b_out,
input     rf_qid_dir_tot_enq_cnt_mem_wclk,
input     rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n,
input     rf_qid_dir_tot_enq_cnt_mem_we,
input    [5:0]  rf_qid_dir_tot_enq_cnt_mem_waddr,
input    [65:0]  rf_qid_dir_tot_enq_cnt_mem_wdata,
input     rf_qid_dir_tot_enq_cnt_mem_rclk,
input     rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n,
input     rf_qid_dir_tot_enq_cnt_mem_re,
input    [5:0]  rf_qid_dir_tot_enq_cnt_mem_raddr,
output   [65:0]  rf_qid_dir_tot_enq_cnt_mem_rdata,
input     rf_qid_dir_tot_enq_cnt_mem_isol_en,
input     rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_in,
output    rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_out,
input     rf_qid_ldb_enqueue_count_mem_wclk,
input     rf_qid_ldb_enqueue_count_mem_wclk_rst_n,
input     rf_qid_ldb_enqueue_count_mem_we,
input    [4:0]  rf_qid_ldb_enqueue_count_mem_waddr,
input    [16:0]  rf_qid_ldb_enqueue_count_mem_wdata,
input     rf_qid_ldb_enqueue_count_mem_rclk,
input     rf_qid_ldb_enqueue_count_mem_rclk_rst_n,
input     rf_qid_ldb_enqueue_count_mem_re,
input    [4:0]  rf_qid_ldb_enqueue_count_mem_raddr,
output   [16:0]  rf_qid_ldb_enqueue_count_mem_rdata,
input     rf_qid_ldb_enqueue_count_mem_isol_en,
input     rf_qid_ldb_enqueue_count_mem_pwr_enable_b_in,
output    rf_qid_ldb_enqueue_count_mem_pwr_enable_b_out,
input     rf_qid_ldb_inflight_count_mem_wclk,
input     rf_qid_ldb_inflight_count_mem_wclk_rst_n,
input     rf_qid_ldb_inflight_count_mem_we,
input    [4:0]  rf_qid_ldb_inflight_count_mem_waddr,
input    [13:0]  rf_qid_ldb_inflight_count_mem_wdata,
input     rf_qid_ldb_inflight_count_mem_rclk,
input     rf_qid_ldb_inflight_count_mem_rclk_rst_n,
input     rf_qid_ldb_inflight_count_mem_re,
input    [4:0]  rf_qid_ldb_inflight_count_mem_raddr,
output   [13:0]  rf_qid_ldb_inflight_count_mem_rdata,
input     rf_qid_ldb_inflight_count_mem_isol_en,
input     rf_qid_ldb_inflight_count_mem_pwr_enable_b_in,
output    rf_qid_ldb_inflight_count_mem_pwr_enable_b_out,
input     rf_qid_ldb_replay_count_mem_wclk,
input     rf_qid_ldb_replay_count_mem_wclk_rst_n,
input     rf_qid_ldb_replay_count_mem_we,
input    [4:0]  rf_qid_ldb_replay_count_mem_waddr,
input    [16:0]  rf_qid_ldb_replay_count_mem_wdata,
input     rf_qid_ldb_replay_count_mem_rclk,
input     rf_qid_ldb_replay_count_mem_rclk_rst_n,
input     rf_qid_ldb_replay_count_mem_re,
input    [4:0]  rf_qid_ldb_replay_count_mem_raddr,
output   [16:0]  rf_qid_ldb_replay_count_mem_rdata,
input     rf_qid_ldb_replay_count_mem_isol_en,
input     rf_qid_ldb_replay_count_mem_pwr_enable_b_in,
output    rf_qid_ldb_replay_count_mem_pwr_enable_b_out,
input     rf_qid_naldb_max_depth_mem_wclk,
input     rf_qid_naldb_max_depth_mem_wclk_rst_n,
input     rf_qid_naldb_max_depth_mem_we,
input    [4:0]  rf_qid_naldb_max_depth_mem_waddr,
input    [14:0]  rf_qid_naldb_max_depth_mem_wdata,
input     rf_qid_naldb_max_depth_mem_rclk,
input     rf_qid_naldb_max_depth_mem_rclk_rst_n,
input     rf_qid_naldb_max_depth_mem_re,
input    [4:0]  rf_qid_naldb_max_depth_mem_raddr,
output   [14:0]  rf_qid_naldb_max_depth_mem_rdata,
input     rf_qid_naldb_max_depth_mem_isol_en,
input     rf_qid_naldb_max_depth_mem_pwr_enable_b_in,
output    rf_qid_naldb_max_depth_mem_pwr_enable_b_out,
input     rf_qid_naldb_tot_enq_cnt_mem_wclk,
input     rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n,
input     rf_qid_naldb_tot_enq_cnt_mem_we,
input    [4:0]  rf_qid_naldb_tot_enq_cnt_mem_waddr,
input    [65:0]  rf_qid_naldb_tot_enq_cnt_mem_wdata,
input     rf_qid_naldb_tot_enq_cnt_mem_rclk,
input     rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n,
input     rf_qid_naldb_tot_enq_cnt_mem_re,
input    [4:0]  rf_qid_naldb_tot_enq_cnt_mem_raddr,
output   [65:0]  rf_qid_naldb_tot_enq_cnt_mem_rdata,
input     rf_qid_naldb_tot_enq_cnt_mem_isol_en,
input     rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_in,
output    rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_out,
input     rf_qid_rdylst_clamp_wclk,
input     rf_qid_rdylst_clamp_wclk_rst_n,
input     rf_qid_rdylst_clamp_we,
input    [4:0]  rf_qid_rdylst_clamp_waddr,
input    [5:0]  rf_qid_rdylst_clamp_wdata,
input     rf_qid_rdylst_clamp_rclk,
input     rf_qid_rdylst_clamp_rclk_rst_n,
input     rf_qid_rdylst_clamp_re,
input    [4:0]  rf_qid_rdylst_clamp_raddr,
output   [5:0]  rf_qid_rdylst_clamp_rdata,
input     rf_qid_rdylst_clamp_isol_en,
input     rf_qid_rdylst_clamp_pwr_enable_b_in,
output    rf_qid_rdylst_clamp_pwr_enable_b_out,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we,
input    [2:0]  rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr,
input    [16:0]  rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re,
input    [2:0]  rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr,
output   [16:0]  rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_isol_en,
input     rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_rx_sync_qed_aqed_enq_wclk,
input     rf_rx_sync_qed_aqed_enq_wclk_rst_n,
input     rf_rx_sync_qed_aqed_enq_we,
input    [1:0]  rf_rx_sync_qed_aqed_enq_waddr,
input    [138:0]  rf_rx_sync_qed_aqed_enq_wdata,
input     rf_rx_sync_qed_aqed_enq_rclk,
input     rf_rx_sync_qed_aqed_enq_rclk_rst_n,
input     rf_rx_sync_qed_aqed_enq_re,
input    [1:0]  rf_rx_sync_qed_aqed_enq_raddr,
output   [138:0]  rf_rx_sync_qed_aqed_enq_rdata,
input     rf_rx_sync_qed_aqed_enq_isol_en,
input     rf_rx_sync_qed_aqed_enq_pwr_enable_b_in,
output    rf_rx_sync_qed_aqed_enq_pwr_enable_b_out,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_wclk,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_we,
input    [1:0]  rf_send_atm_to_cq_rx_sync_fifo_mem_waddr,
input    [34:0]  rf_send_atm_to_cq_rx_sync_fifo_mem_wdata,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_rclk,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_re,
input    [1:0]  rf_send_atm_to_cq_rx_sync_fifo_mem_raddr,
output   [34:0]  rf_send_atm_to_cq_rx_sync_fifo_mem_rdata,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_isol_en,
input     rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_in,
output    rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_out,
input     rf_uno_atm_cmp_fifo_mem_wclk,
input     rf_uno_atm_cmp_fifo_mem_wclk_rst_n,
input     rf_uno_atm_cmp_fifo_mem_we,
input    [2:0]  rf_uno_atm_cmp_fifo_mem_waddr,
input    [19:0]  rf_uno_atm_cmp_fifo_mem_wdata,
input     rf_uno_atm_cmp_fifo_mem_rclk,
input     rf_uno_atm_cmp_fifo_mem_rclk_rst_n,
input     rf_uno_atm_cmp_fifo_mem_re,
input    [2:0]  rf_uno_atm_cmp_fifo_mem_raddr,
output   [19:0]  rf_uno_atm_cmp_fifo_mem_rdata,
input     rf_uno_atm_cmp_fifo_mem_isol_en,
input     rf_uno_atm_cmp_fifo_mem_pwr_enable_b_in,
output    rf_uno_atm_cmp_fifo_mem_pwr_enable_b_out,
input     sr_aqed_clk,
input     sr_aqed_clk_rst_n,
input    [10:0]  sr_aqed_addr,
input     sr_aqed_we,
input    [138:0]  sr_aqed_wdata,
input     sr_aqed_re,
output   [138:0]  sr_aqed_rdata,
input     sr_aqed_isol_en,
input     sr_aqed_pwr_enable_b_in,
output    sr_aqed_pwr_enable_b_out,
input     sr_aqed_freelist_clk,
input     sr_aqed_freelist_clk_rst_n,
input    [10:0]  sr_aqed_freelist_addr,
input     sr_aqed_freelist_we,
input    [15:0]  sr_aqed_freelist_wdata,
input     sr_aqed_freelist_re,
output   [15:0]  sr_aqed_freelist_rdata,
input     sr_aqed_freelist_isol_en,
input     sr_aqed_freelist_pwr_enable_b_in,
output    sr_aqed_freelist_pwr_enable_b_out,
input     sr_aqed_ll_qe_hpnxt_clk,
input     sr_aqed_ll_qe_hpnxt_clk_rst_n,
input    [10:0]  sr_aqed_ll_qe_hpnxt_addr,
input     sr_aqed_ll_qe_hpnxt_we,
input    [15:0]  sr_aqed_ll_qe_hpnxt_wdata,
input     sr_aqed_ll_qe_hpnxt_re,
output   [15:0]  sr_aqed_ll_qe_hpnxt_rdata,
input     sr_aqed_ll_qe_hpnxt_isol_en,
input     sr_aqed_ll_qe_hpnxt_pwr_enable_b_in,
output    sr_aqed_ll_qe_hpnxt_pwr_enable_b_out,
input     hqm_pwrgood_rst_b,
input     powergood_rst_b,
input     fscan_byprst_b,
input     fscan_clkungate,
input     fscan_rstbypen
);

endmodule // hqm_list_sel_mem
