INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/FSM_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bcgni/Documents/School/Spring 2018/CmpE125/Projects/Lab7/FSM/FSM.srcs/sim_1/new/FSM_DP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_DP_tb
