<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/Mips16InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ade3e9027c4a59e8bb8d540eb1bd7c25.html">Mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Mips16InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Mips16InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- Mips16InstrInfo.h - Mips16 Instruction Information -------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Mips16 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Mips16RegisterInfo_8h.html">Mips16RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsInstrInfo_8h.html">MipsInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCInstrDesc;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MipsSubtarget;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1Mips16InstrInfo.html">Mips16InstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Mips16RegisterInfo.html">Mips16RegisterInfo</a> RI;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">Mips16InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">getRegisterInfo</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// load from a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// the destination along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// any side effects other than loading from the stack slot.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// isStoreToStackSlot - If the specified machine instruction is a direct</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// store to a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// any side effects other than storing to the stack slot.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a3861659aa0f537f10c972f74adaa284c">storeRegToStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                       int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ac7a25dceffe54b50ba8163203c97ef62">loadRegFromStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                        <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                        int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a03e5fc82260111f52a33f03743ede428">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">getOppositeBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// Adjust SP by FrameSize bytes. Save RA, S0, S1</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1ae314e6d4d78cd50108dbe69ad317b0">makeFrame</a>(<span class="keywordtype">unsigned</span> SP, int64_t FrameSize, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Adjust SP by FrameSize bytes. Restore RA, S0, S1</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#aa742ec29cd5bc4d080c170cb881d050b">restoreFrame</a>(<span class="keywordtype">unsigned</span> SP, int64_t FrameSize, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// Adjust SP by Amount bytes.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">adjustStackPtr</a>(<span class="keywordtype">unsigned</span> SP, int64_t Amount, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// Emit a series of instructions to load an immediate.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>  <span class="comment">// This is to adjust some FrameReg. We return the new register to be used</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// in place of FrameReg and the adjusted immediate field (&amp;NewImm)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">loadImmediate</a>(<span class="keywordtype">unsigned</span> FrameReg, int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                         <span class="keywordtype">unsigned</span> &amp;NewImm) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">validImmediate</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, int64_t Amount);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">   94</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">validSpImm8</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">return</span> ((offset &amp; 7) == 0) &amp;&amp; isInt&lt;11&gt;(offset);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// build the proper one based on the Imm field</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">AddiuSpImm</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">BuildAddiuSpImm</a></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span>  std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a6f48763ab2e4d9f55ca1cf0e4947e956">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">unsigned</span> getAnalyzableBrOpc(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">void</span> ExpandRetRA16(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                   <span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// Adjust SP by Amount bytes where bytes can be up to 32bit number.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> adjustStackPtrBig(<span class="keywordtype">unsigned</span> SP, int64_t Amount, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                         <span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// Adjust SP by Amount bytes where bytes can be up to 32bit number.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">void</span> adjustStackPtrBigUnrestricted(<span class="keywordtype">unsigned</span> SP, int64_t Amount,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;};</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_add408e809d2f4f9db9e5fd3eebed3788"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">llvm::Mips16InstrInfo::adjustStackPtr</a></div><div class="ttdeci">void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const override</div><div class="ttdoc">Adjust SP by Amount bytes.</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00306">Mips16InstrInfo.cpp:306</a></div></div>
<div class="ttc" id="aMips16RegisterInfo_8h_html"><div class="ttname"><a href="Mips16RegisterInfo_8h.html">Mips16RegisterInfo.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_aa742ec29cd5bc4d080c170cb881d050b"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#aa742ec29cd5bc4d080c170cb881d050b">llvm::Mips16InstrInfo::restoreFrame</a></div><div class="ttdeci">void restoreFrame(unsigned SP, int64_t FrameSize, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00240">Mips16InstrInfo.cpp:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_aef44058dad2df6da2342080ab66436fe"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">llvm::Mips16InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot,...</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00064">Mips16InstrInfo.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_afd5a5420d4d64a9ee3c6bb1e32a90516"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">llvm::Mips16InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const MipsRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00045">Mips16InstrInfo.cpp:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a10d6d6cf0b9689cbcd6ba473036bd7b6"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">llvm::Mips16InstrInfo::AddiuSpImm</a></div><div class="ttdeci">const MCInstrDesc &amp; AddiuSpImm(int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00455">Mips16InstrInfo.cpp:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_ac7a25dceffe54b50ba8163203c97ef62"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ac7a25dceffe54b50ba8163203c97ef62">llvm::Mips16InstrInfo::loadRegFromStack</a></div><div class="ttdeci">void loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00124">Mips16InstrInfo.cpp:124</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a444324f1f44eb5e4648b340853074254"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">llvm::Mips16InstrInfo::getOppositeBranchOpc</a></div><div class="ttdeci">unsigned getOppositeBranchOpc(unsigned Opc) const override</div><div class="ttdoc">GetOppositeBranchOpc - Return the inverse of the specified opcode, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00158">Mips16InstrInfo.cpp:158</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_ac2baea8bb9d49761e98815146cb5059c"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">llvm::Mips16InstrInfo::Mips16InstrInfo</a></div><div class="ttdeci">Mips16InstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00042">Mips16InstrInfo.cpp:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a0ab77cfcec8bd5d96d5a28f3be23cb05"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">llvm::Mips16InstrInfo::validImmediate</a></div><div class="ttdeci">static bool validImmediate(unsigned Opcode, unsigned Reg, int64_t Amount)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00472">Mips16InstrInfo.cpp:472</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1Mips16RegisterInfo.html">llvm::Mips16RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="Mips16RegisterInfo_8h_source.html#l00020">Mips16RegisterInfo.h:20</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MipsInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00041">MipsInstrInfo.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_ae4a9abdf5f5e059ad7b02d989ef1fd05"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">llvm::Mips16InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00069">Mips16InstrInfo.cpp:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html">llvm::Mips16InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8h_source.html#l00027">Mips16InstrInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a7fce04fee8e560f61b782a3bf2c87e6b"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">llvm::Mips16InstrInfo::validSpImm8</a></div><div class="ttdeci">static bool validSpImm8(int offset)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8h_source.html#l00094">Mips16InstrInfo.h:94</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1MipsRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html">llvm::MipsRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8h_source.html#l00027">MipsRegisterInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_acd22577c1abdac8d676fc8dc30e7c223"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">llvm::Mips16InstrInfo::loadImmediate</a></div><div class="ttdeci">unsigned loadImmediate(unsigned FrameReg, int64_t Imm, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, unsigned &amp;NewImm) const</div><div class="ttdoc">Emit a series of instructions to load an immediate.</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00320">Mips16InstrInfo.cpp:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a6f48763ab2e4d9f55ca1cf0e4947e956"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a6f48763ab2e4d9f55ca1cf0e4947e956">llvm::Mips16InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00100">Mips16InstrInfo.cpp:100</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MipsSubtarget_html"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html">llvm::MipsSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00039">MipsSubtarget.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a1ae314e6d4d78cd50108dbe69ad317b0"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a1ae314e6d4d78cd50108dbe69ad317b0">llvm::Mips16InstrInfo::makeFrame</a></div><div class="ttdeci">void makeFrame(unsigned SP, int64_t FrameSize, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00210">Mips16InstrInfo.cpp:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a3d50935d88e90236cd33856116d21dbe"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">llvm::Mips16InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot,...</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00054">Mips16InstrInfo.cpp:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a3861659aa0f537f10c972f74adaa284c"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a3861659aa0f537f10c972f74adaa284c">llvm::Mips16InstrInfo::storeRegToStack</a></div><div class="ttdeci">void storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00106">Mips16InstrInfo.cpp:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a1f2aa5be123d8c29912da422ca2e32a3"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">llvm::Mips16InstrInfo::BuildAddiuSpImm</a></div><div class="ttdeci">void BuildAddiuSpImm(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00463">Mips16InstrInfo.cpp:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aMipsInstrInfo_8h_html"><div class="ttname"><a href="MipsInstrInfo_8h.html">MipsInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1Mips16InstrInfo_html_a03e5fc82260111f52a33f03743ede428"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a03e5fc82260111f52a33f03743ede428">llvm::Mips16InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00142">Mips16InstrInfo.cpp:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:13:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
