==17890== Cachegrind, a cache and branch-prediction profiler
==17890== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==17890== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==17890== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==17890== 
--17890-- warning: L3 cache found, using its data for the LL simulation.
--17890-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--17890-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==17890== 
==17890== I   refs:      33,946,172,953
==17890== I1  misses:             6,366
==17890== LLi misses:             5,290
==17890== I1  miss rate:           0.00%
==17890== LLi miss rate:           0.00%
==17890== 
==17890== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==17890== D1  misses:        95,726,349  (   42,463,528 rd   +    53,262,821 wr)
==17890== LLd misses:           107,638  (       44,819 rd   +        62,819 wr)
==17890== D1  miss rate:            1.1% (          0.6%     +           3.4%  )
==17890== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==17890== 
==17890== LL refs:           95,732,715  (   42,469,894 rd   +    53,262,821 wr)
==17890== LL misses:            112,928  (       50,109 rd   +        62,819 wr)
==17890== LL miss rate:             0.0% (          0.0%     +           0.0%  )
