;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* M1 */
M1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
M1__0__MASK EQU 0x02
M1__0__PC EQU CYREG_IO_PC_PRT15_PC1
M1__0__PORT EQU 15
M1__0__SHIFT EQU 1
M1__AG EQU CYREG_PRT15_AG
M1__AMUX EQU CYREG_PRT15_AMUX
M1__BIE EQU CYREG_PRT15_BIE
M1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M1__BYP EQU CYREG_PRT15_BYP
M1__CTL EQU CYREG_PRT15_CTL
M1__DM0 EQU CYREG_PRT15_DM0
M1__DM1 EQU CYREG_PRT15_DM1
M1__DM2 EQU CYREG_PRT15_DM2
M1__DR EQU CYREG_PRT15_DR
M1__INP_DIS EQU CYREG_PRT15_INP_DIS
M1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M1__LCD_EN EQU CYREG_PRT15_LCD_EN
M1__MASK EQU 0x02
M1__PORT EQU 15
M1__PRT EQU CYREG_PRT15_PRT
M1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M1__PS EQU CYREG_PRT15_PS
M1__SHIFT EQU 1
M1__SLW EQU CYREG_PRT15_SLW
M1_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
M1_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
M1_Int__INTC_MASK EQU 0x01
M1_Int__INTC_NUMBER EQU 0
M1_Int__INTC_PRIOR_NUM EQU 7
M1_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
M1_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
M1_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MR */
MR__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MR__0__MASK EQU 0x40
MR__0__PC EQU CYREG_PRT1_PC6
MR__0__PORT EQU 1
MR__0__SHIFT EQU 6
MR__AG EQU CYREG_PRT1_AG
MR__AMUX EQU CYREG_PRT1_AMUX
MR__BIE EQU CYREG_PRT1_BIE
MR__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MR__BYP EQU CYREG_PRT1_BYP
MR__CTL EQU CYREG_PRT1_CTL
MR__DM0 EQU CYREG_PRT1_DM0
MR__DM1 EQU CYREG_PRT1_DM1
MR__DM2 EQU CYREG_PRT1_DM2
MR__DR EQU CYREG_PRT1_DR
MR__INP_DIS EQU CYREG_PRT1_INP_DIS
MR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MR__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MR__LCD_EN EQU CYREG_PRT1_LCD_EN
MR__MASK EQU 0x40
MR__PORT EQU 1
MR__PRT EQU CYREG_PRT1_PRT
MR__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MR__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MR__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MR__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MR__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MR__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MR__PS EQU CYREG_PRT1_PS
MR__SHIFT EQU 6
MR__SLW EQU CYREG_PRT1_SLW

/* MW */
MW__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MW__0__MASK EQU 0x80
MW__0__PC EQU CYREG_PRT1_PC7
MW__0__PORT EQU 1
MW__0__SHIFT EQU 7
MW__AG EQU CYREG_PRT1_AG
MW__AMUX EQU CYREG_PRT1_AMUX
MW__BIE EQU CYREG_PRT1_BIE
MW__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MW__BYP EQU CYREG_PRT1_BYP
MW__CTL EQU CYREG_PRT1_CTL
MW__DM0 EQU CYREG_PRT1_DM0
MW__DM1 EQU CYREG_PRT1_DM1
MW__DM2 EQU CYREG_PRT1_DM2
MW__DR EQU CYREG_PRT1_DR
MW__INP_DIS EQU CYREG_PRT1_INP_DIS
MW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MW__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MW__LCD_EN EQU CYREG_PRT1_LCD_EN
MW__MASK EQU 0x80
MW__PORT EQU 1
MW__PRT EQU CYREG_PRT1_PRT
MW__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MW__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MW__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MW__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MW__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MW__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MW__PS EQU CYREG_PRT1_PS
MW__SHIFT EQU 7
MW__SLW EQU CYREG_PRT1_SLW

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

/* WE */
WE__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
WE__0__MASK EQU 0x04
WE__0__PC EQU CYREG_IO_PC_PRT15_PC2
WE__0__PORT EQU 15
WE__0__SHIFT EQU 2
WE__AG EQU CYREG_PRT15_AG
WE__AMUX EQU CYREG_PRT15_AMUX
WE__BIE EQU CYREG_PRT15_BIE
WE__BIT_MASK EQU CYREG_PRT15_BIT_MASK
WE__BYP EQU CYREG_PRT15_BYP
WE__CTL EQU CYREG_PRT15_CTL
WE__DM0 EQU CYREG_PRT15_DM0
WE__DM1 EQU CYREG_PRT15_DM1
WE__DM2 EQU CYREG_PRT15_DM2
WE__DR EQU CYREG_PRT15_DR
WE__INP_DIS EQU CYREG_PRT15_INP_DIS
WE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
WE__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
WE__LCD_EN EQU CYREG_PRT15_LCD_EN
WE__MASK EQU 0x04
WE__PORT EQU 15
WE__PRT EQU CYREG_PRT15_PRT
WE__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
WE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
WE__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
WE__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
WE__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
WE__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
WE__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
WE__PS EQU CYREG_PRT15_PS
WE__SHIFT EQU 2
WE__SLW EQU CYREG_PRT15_SLW

/* CTS */
CTS__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
CTS__0__MASK EQU 0x04
CTS__0__PC EQU CYREG_PRT12_PC2
CTS__0__PORT EQU 12
CTS__0__SHIFT EQU 2
CTS__AG EQU CYREG_PRT12_AG
CTS__BIE EQU CYREG_PRT12_BIE
CTS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CTS__BYP EQU CYREG_PRT12_BYP
CTS__DM0 EQU CYREG_PRT12_DM0
CTS__DM1 EQU CYREG_PRT12_DM1
CTS__DM2 EQU CYREG_PRT12_DM2
CTS__DR EQU CYREG_PRT12_DR
CTS__INP_DIS EQU CYREG_PRT12_INP_DIS
CTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CTS__MASK EQU 0x04
CTS__PORT EQU 12
CTS__PRT EQU CYREG_PRT12_PRT
CTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CTS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CTS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CTS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CTS__PS EQU CYREG_PRT12_PS
CTS__SHIFT EQU 2
CTS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CTS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CTS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CTS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CTS__SLW EQU CYREG_PRT12_SLW

/* Dta */
Dta__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dta__0__MASK EQU 0x01
Dta__0__PC EQU CYREG_PRT0_PC0
Dta__0__PORT EQU 0
Dta__0__SHIFT EQU 0
Dta__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dta__1__MASK EQU 0x02
Dta__1__PC EQU CYREG_PRT0_PC1
Dta__1__PORT EQU 0
Dta__1__SHIFT EQU 1
Dta__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Dta__2__MASK EQU 0x04
Dta__2__PC EQU CYREG_PRT0_PC2
Dta__2__PORT EQU 0
Dta__2__SHIFT EQU 2
Dta__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Dta__3__MASK EQU 0x08
Dta__3__PC EQU CYREG_PRT0_PC3
Dta__3__PORT EQU 0
Dta__3__SHIFT EQU 3
Dta__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
Dta__4__MASK EQU 0x10
Dta__4__PC EQU CYREG_PRT0_PC4
Dta__4__PORT EQU 0
Dta__4__SHIFT EQU 4
Dta__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
Dta__5__MASK EQU 0x20
Dta__5__PC EQU CYREG_PRT0_PC5
Dta__5__PORT EQU 0
Dta__5__SHIFT EQU 5
Dta__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
Dta__6__MASK EQU 0x40
Dta__6__PC EQU CYREG_PRT0_PC6
Dta__6__PORT EQU 0
Dta__6__SHIFT EQU 6
Dta__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
Dta__7__MASK EQU 0x80
Dta__7__PC EQU CYREG_PRT0_PC7
Dta__7__PORT EQU 0
Dta__7__SHIFT EQU 7
Dta__AG EQU CYREG_PRT0_AG
Dta__AMUX EQU CYREG_PRT0_AMUX
Dta__BIE EQU CYREG_PRT0_BIE
Dta__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Dta__BYP EQU CYREG_PRT0_BYP
Dta__CTL EQU CYREG_PRT0_CTL
Dta__DM0 EQU CYREG_PRT0_DM0
Dta__DM1 EQU CYREG_PRT0_DM1
Dta__DM2 EQU CYREG_PRT0_DM2
Dta__DR EQU CYREG_PRT0_DR
Dta__INP_DIS EQU CYREG_PRT0_INP_DIS
Dta__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Dta__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Dta__LCD_EN EQU CYREG_PRT0_LCD_EN
Dta__MASK EQU 0xFF
Dta__PORT EQU 0
Dta__PRT EQU CYREG_PRT0_PRT
Dta__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Dta__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Dta__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Dta__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Dta__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Dta__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Dta__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Dta__PS EQU CYREG_PRT0_PS
Dta__SHIFT EQU 0
Dta__SLW EQU CYREG_PRT0_SLW

/* IOR */
IOR__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
IOR__0__MASK EQU 0x10
IOR__0__PC EQU CYREG_PRT1_PC4
IOR__0__PORT EQU 1
IOR__0__SHIFT EQU 4
IOR__AG EQU CYREG_PRT1_AG
IOR__AMUX EQU CYREG_PRT1_AMUX
IOR__BIE EQU CYREG_PRT1_BIE
IOR__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IOR__BYP EQU CYREG_PRT1_BYP
IOR__CTL EQU CYREG_PRT1_CTL
IOR__DM0 EQU CYREG_PRT1_DM0
IOR__DM1 EQU CYREG_PRT1_DM1
IOR__DM2 EQU CYREG_PRT1_DM2
IOR__DR EQU CYREG_PRT1_DR
IOR__INP_DIS EQU CYREG_PRT1_INP_DIS
IOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IOR__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IOR__LCD_EN EQU CYREG_PRT1_LCD_EN
IOR__MASK EQU 0x10
IOR__PORT EQU 1
IOR__PRT EQU CYREG_PRT1_PRT
IOR__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IOR__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IOR__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IOR__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IOR__PS EQU CYREG_PRT1_PS
IOR__SHIFT EQU 4
IOR__SLW EQU CYREG_PRT1_SLW

/* IOW */
IOW__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
IOW__0__MASK EQU 0x20
IOW__0__PC EQU CYREG_PRT1_PC5
IOW__0__PORT EQU 1
IOW__0__SHIFT EQU 5
IOW__AG EQU CYREG_PRT1_AG
IOW__AMUX EQU CYREG_PRT1_AMUX
IOW__BIE EQU CYREG_PRT1_BIE
IOW__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IOW__BYP EQU CYREG_PRT1_BYP
IOW__CTL EQU CYREG_PRT1_CTL
IOW__DM0 EQU CYREG_PRT1_DM0
IOW__DM1 EQU CYREG_PRT1_DM1
IOW__DM2 EQU CYREG_PRT1_DM2
IOW__DR EQU CYREG_PRT1_DR
IOW__INP_DIS EQU CYREG_PRT1_INP_DIS
IOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IOW__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IOW__LCD_EN EQU CYREG_PRT1_LCD_EN
IOW__MASK EQU 0x20
IOW__PORT EQU 1
IOW__PRT EQU CYREG_PRT1_PRT
IOW__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IOW__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IOW__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IOW__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IOW__PS EQU CYREG_PRT1_PS
IOW__SHIFT EQU 5
IOW__SLW EQU CYREG_PRT1_SLW

/* OER */
OER__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
OER__0__MASK EQU 0x20
OER__0__PC EQU CYREG_IO_PC_PRT15_PC5
OER__0__PORT EQU 15
OER__0__SHIFT EQU 5
OER__AG EQU CYREG_PRT15_AG
OER__AMUX EQU CYREG_PRT15_AMUX
OER__BIE EQU CYREG_PRT15_BIE
OER__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OER__BYP EQU CYREG_PRT15_BYP
OER__CTL EQU CYREG_PRT15_CTL
OER__DM0 EQU CYREG_PRT15_DM0
OER__DM1 EQU CYREG_PRT15_DM1
OER__DM2 EQU CYREG_PRT15_DM2
OER__DR EQU CYREG_PRT15_DR
OER__INP_DIS EQU CYREG_PRT15_INP_DIS
OER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OER__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OER__LCD_EN EQU CYREG_PRT15_LCD_EN
OER__MASK EQU 0x20
OER__PORT EQU 15
OER__PRT EQU CYREG_PRT15_PRT
OER__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OER__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OER__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OER__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OER__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OER__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OER__PS EQU CYREG_PRT15_PS
OER__SHIFT EQU 5
OER__SLW EQU CYREG_PRT15_SLW

/* RCM */
RCM_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RCM_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RCM_Int__INTC_MASK EQU 0x02
RCM_Int__INTC_NUMBER EQU 1
RCM_Int__INTC_PRIOR_NUM EQU 7
RCM_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RCM_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RCM_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
RCM_sts_sts_reg__0__MASK EQU 0x01
RCM_sts_sts_reg__0__POS EQU 0
RCM_sts_sts_reg__1__MASK EQU 0x02
RCM_sts_sts_reg__1__POS EQU 1
RCM_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RCM_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
RCM_sts_sts_reg__2__MASK EQU 0x04
RCM_sts_sts_reg__2__POS EQU 2
RCM_sts_sts_reg__3__MASK EQU 0x08
RCM_sts_sts_reg__3__POS EQU 3
RCM_sts_sts_reg__4__MASK EQU 0x10
RCM_sts_sts_reg__4__POS EQU 4
RCM_sts_sts_reg__5__MASK EQU 0x20
RCM_sts_sts_reg__5__POS EQU 5
RCM_sts_sts_reg__6__MASK EQU 0x40
RCM_sts_sts_reg__6__POS EQU 6
RCM_sts_sts_reg__7__MASK EQU 0x80
RCM_sts_sts_reg__7__POS EQU 7
RCM_sts_sts_reg__MASK EQU 0xFF
RCM_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
RCM_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RCM_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* RCU */
RCU_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RCU_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RCU_Int__INTC_MASK EQU 0x04
RCU_Int__INTC_NUMBER EQU 2
RCU_Int__INTC_PRIOR_NUM EQU 7
RCU_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
RCU_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RCU_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
RCU_sts_sts_reg__0__MASK EQU 0x01
RCU_sts_sts_reg__0__POS EQU 0
RCU_sts_sts_reg__1__MASK EQU 0x02
RCU_sts_sts_reg__1__POS EQU 1
RCU_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RCU_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
RCU_sts_sts_reg__2__MASK EQU 0x04
RCU_sts_sts_reg__2__POS EQU 2
RCU_sts_sts_reg__3__MASK EQU 0x08
RCU_sts_sts_reg__3__POS EQU 3
RCU_sts_sts_reg__4__MASK EQU 0x10
RCU_sts_sts_reg__4__POS EQU 4
RCU_sts_sts_reg__5__MASK EQU 0x20
RCU_sts_sts_reg__5__POS EQU 5
RCU_sts_sts_reg__6__MASK EQU 0x40
RCU_sts_sts_reg__6__POS EQU 6
RCU_sts_sts_reg__7__MASK EQU 0x80
RCU_sts_sts_reg__7__POS EQU 7
RCU_sts_sts_reg__MASK EQU 0xFF
RCU_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
RCU_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RCU_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RCU_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RCU_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
RCU_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
RCU_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* RES */
RES__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RES__0__MASK EQU 0x10
RES__0__PC EQU CYREG_PRT12_PC4
RES__0__PORT EQU 12
RES__0__SHIFT EQU 4
RES__AG EQU CYREG_PRT12_AG
RES__BIE EQU CYREG_PRT12_BIE
RES__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RES__BYP EQU CYREG_PRT12_BYP
RES__DM0 EQU CYREG_PRT12_DM0
RES__DM1 EQU CYREG_PRT12_DM1
RES__DM2 EQU CYREG_PRT12_DM2
RES__DR EQU CYREG_PRT12_DR
RES__INP_DIS EQU CYREG_PRT12_INP_DIS
RES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RES__MASK EQU 0x10
RES__PORT EQU 12
RES__PRT EQU CYREG_PRT12_PRT
RES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RES__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RES__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RES__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RES__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RES__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RES__PS EQU CYREG_PRT12_PS
RES__SHIFT EQU 4
RES__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RES__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RES__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RES__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RES__SLW EQU CYREG_PRT12_SLW

/* ROD */
ROD_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ROD_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ROD_Int__INTC_MASK EQU 0x08
ROD_Int__INTC_NUMBER EQU 3
ROD_Int__INTC_PRIOR_NUM EQU 7
ROD_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ROD_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ROD_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ROD_sts_sts_reg__0__MASK EQU 0x01
ROD_sts_sts_reg__0__POS EQU 0
ROD_sts_sts_reg__1__MASK EQU 0x02
ROD_sts_sts_reg__1__POS EQU 1
ROD_sts_sts_reg__2__MASK EQU 0x04
ROD_sts_sts_reg__2__POS EQU 2
ROD_sts_sts_reg__3__MASK EQU 0x08
ROD_sts_sts_reg__3__POS EQU 3
ROD_sts_sts_reg__4__MASK EQU 0x10
ROD_sts_sts_reg__4__POS EQU 4
ROD_sts_sts_reg__5__MASK EQU 0x20
ROD_sts_sts_reg__5__POS EQU 5
ROD_sts_sts_reg__6__MASK EQU 0x40
ROD_sts_sts_reg__6__POS EQU 6
ROD_sts_sts_reg__7__MASK EQU 0x80
ROD_sts_sts_reg__7__POS EQU 7
ROD_sts_sts_reg__MASK EQU 0xFF
ROD_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB15_MSK
ROD_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ROD_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB15_ST

/* RRD */
RRD_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RRD_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RRD_Int__INTC_MASK EQU 0x10
RRD_Int__INTC_NUMBER EQU 4
RRD_Int__INTC_PRIOR_NUM EQU 7
RRD_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
RRD_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RRD_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
RRD_Sync_ctrl_reg__0__MASK EQU 0x01
RRD_Sync_ctrl_reg__0__POS EQU 0
RRD_Sync_ctrl_reg__1__MASK EQU 0x02
RRD_Sync_ctrl_reg__1__POS EQU 1
RRD_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RRD_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
RRD_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
RRD_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
RRD_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
RRD_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
RRD_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
RRD_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
RRD_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
RRD_Sync_ctrl_reg__2__MASK EQU 0x04
RRD_Sync_ctrl_reg__2__POS EQU 2
RRD_Sync_ctrl_reg__3__MASK EQU 0x08
RRD_Sync_ctrl_reg__3__POS EQU 3
RRD_Sync_ctrl_reg__4__MASK EQU 0x10
RRD_Sync_ctrl_reg__4__POS EQU 4
RRD_Sync_ctrl_reg__5__MASK EQU 0x20
RRD_Sync_ctrl_reg__5__POS EQU 5
RRD_Sync_ctrl_reg__6__MASK EQU 0x40
RRD_Sync_ctrl_reg__6__POS EQU 6
RRD_Sync_ctrl_reg__7__MASK EQU 0x80
RRD_Sync_ctrl_reg__7__POS EQU 7
RRD_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RRD_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
RRD_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
RRD_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
RRD_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
RRD_Sync_ctrl_reg__MASK EQU 0xFF
RRD_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RRD_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RRD_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* RSM */
RSM_Sync_ctrl_reg__0__MASK EQU 0x01
RSM_Sync_ctrl_reg__0__POS EQU 0
RSM_Sync_ctrl_reg__1__MASK EQU 0x02
RSM_Sync_ctrl_reg__1__POS EQU 1
RSM_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RSM_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RSM_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RSM_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RSM_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RSM_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RSM_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RSM_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RSM_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RSM_Sync_ctrl_reg__2__MASK EQU 0x04
RSM_Sync_ctrl_reg__2__POS EQU 2
RSM_Sync_ctrl_reg__3__MASK EQU 0x08
RSM_Sync_ctrl_reg__3__POS EQU 3
RSM_Sync_ctrl_reg__4__MASK EQU 0x10
RSM_Sync_ctrl_reg__4__POS EQU 4
RSM_Sync_ctrl_reg__5__MASK EQU 0x20
RSM_Sync_ctrl_reg__5__POS EQU 5
RSM_Sync_ctrl_reg__6__MASK EQU 0x40
RSM_Sync_ctrl_reg__6__POS EQU 6
RSM_Sync_ctrl_reg__7__MASK EQU 0x80
RSM_Sync_ctrl_reg__7__POS EQU 7
RSM_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RSM_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
RSM_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RSM_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
RSM_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RSM_Sync_ctrl_reg__MASK EQU 0xFF
RSM_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RSM_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RSM_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

/* RST */
RST_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RST_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RST_Int__INTC_MASK EQU 0x20
RST_Int__INTC_NUMBER EQU 5
RST_Int__INTC_PRIOR_NUM EQU 7
RST_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
RST_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RST_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
RST_sts_sts_reg__0__MASK EQU 0x01
RST_sts_sts_reg__0__POS EQU 0
RST_sts_sts_reg__1__MASK EQU 0x02
RST_sts_sts_reg__1__POS EQU 1
RST_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RST_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
RST_sts_sts_reg__2__MASK EQU 0x04
RST_sts_sts_reg__2__POS EQU 2
RST_sts_sts_reg__3__MASK EQU 0x08
RST_sts_sts_reg__3__POS EQU 3
RST_sts_sts_reg__4__MASK EQU 0x10
RST_sts_sts_reg__4__POS EQU 4
RST_sts_sts_reg__5__MASK EQU 0x20
RST_sts_sts_reg__5__POS EQU 5
RST_sts_sts_reg__6__MASK EQU 0x40
RST_sts_sts_reg__6__POS EQU 6
RST_sts_sts_reg__7__MASK EQU 0x80
RST_sts_sts_reg__7__POS EQU 7
RST_sts_sts_reg__MASK EQU 0xFF
RST_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB04_MSK
RST_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RST_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* RSU */
RSU_Sync_ctrl_reg__0__MASK EQU 0x01
RSU_Sync_ctrl_reg__0__POS EQU 0
RSU_Sync_ctrl_reg__1__MASK EQU 0x02
RSU_Sync_ctrl_reg__1__POS EQU 1
RSU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RSU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
RSU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
RSU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
RSU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
RSU_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
RSU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
RSU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
RSU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
RSU_Sync_ctrl_reg__2__MASK EQU 0x04
RSU_Sync_ctrl_reg__2__POS EQU 2
RSU_Sync_ctrl_reg__3__MASK EQU 0x08
RSU_Sync_ctrl_reg__3__POS EQU 3
RSU_Sync_ctrl_reg__4__MASK EQU 0x10
RSU_Sync_ctrl_reg__4__POS EQU 4
RSU_Sync_ctrl_reg__5__MASK EQU 0x20
RSU_Sync_ctrl_reg__5__POS EQU 5
RSU_Sync_ctrl_reg__6__MASK EQU 0x40
RSU_Sync_ctrl_reg__6__POS EQU 6
RSU_Sync_ctrl_reg__7__MASK EQU 0x80
RSU_Sync_ctrl_reg__7__POS EQU 7
RSU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RSU_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
RSU_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
RSU_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB00_CTL
RSU_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
RSU_Sync_ctrl_reg__MASK EQU 0xFF
RSU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RSU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RSU_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

/* RTL */
RTL__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
RTL__0__MASK EQU 0x20
RTL__0__PC EQU CYREG_PRT12_PC5
RTL__0__PORT EQU 12
RTL__0__SHIFT EQU 5
RTL__AG EQU CYREG_PRT12_AG
RTL__BIE EQU CYREG_PRT12_BIE
RTL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTL__BYP EQU CYREG_PRT12_BYP
RTL__DM0 EQU CYREG_PRT12_DM0
RTL__DM1 EQU CYREG_PRT12_DM1
RTL__DM2 EQU CYREG_PRT12_DM2
RTL__DR EQU CYREG_PRT12_DR
RTL__INP_DIS EQU CYREG_PRT12_INP_DIS
RTL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTL__MASK EQU 0x20
RTL__PORT EQU 12
RTL__PRT EQU CYREG_PRT12_PRT
RTL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTL__PS EQU CYREG_PRT12_PS
RTL__SHIFT EQU 5
RTL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTL__SLW EQU CYREG_PRT12_SLW

/* RTS */
RTS__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
RTS__0__MASK EQU 0x08
RTS__0__PC EQU CYREG_PRT12_PC3
RTS__0__PORT EQU 12
RTS__0__SHIFT EQU 3
RTS__AG EQU CYREG_PRT12_AG
RTS__BIE EQU CYREG_PRT12_BIE
RTS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTS__BYP EQU CYREG_PRT12_BYP
RTS__DM0 EQU CYREG_PRT12_DM0
RTS__DM1 EQU CYREG_PRT12_DM1
RTS__DM2 EQU CYREG_PRT12_DM2
RTS__DR EQU CYREG_PRT12_DR
RTS__INP_DIS EQU CYREG_PRT12_INP_DIS
RTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTS__MASK EQU 0x08
RTS__PORT EQU 12
RTS__PRT EQU CYREG_PRT12_PRT
RTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTS__PS EQU CYREG_PRT12_PS
RTS__SHIFT EQU 3
RTS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTS__SLW EQU CYREG_PRT12_SLW

/* MAP1 */
MAP1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
MAP1__0__MASK EQU 0x08
MAP1__0__PC EQU CYREG_PRT1_PC3
MAP1__0__PORT EQU 1
MAP1__0__SHIFT EQU 3
MAP1__AG EQU CYREG_PRT1_AG
MAP1__AMUX EQU CYREG_PRT1_AMUX
MAP1__BIE EQU CYREG_PRT1_BIE
MAP1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MAP1__BYP EQU CYREG_PRT1_BYP
MAP1__CTL EQU CYREG_PRT1_CTL
MAP1__DM0 EQU CYREG_PRT1_DM0
MAP1__DM1 EQU CYREG_PRT1_DM1
MAP1__DM2 EQU CYREG_PRT1_DM2
MAP1__DR EQU CYREG_PRT1_DR
MAP1__INP_DIS EQU CYREG_PRT1_INP_DIS
MAP1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MAP1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MAP1__LCD_EN EQU CYREG_PRT1_LCD_EN
MAP1__MASK EQU 0x08
MAP1__PORT EQU 1
MAP1__PRT EQU CYREG_PRT1_PRT
MAP1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MAP1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MAP1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MAP1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MAP1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MAP1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MAP1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MAP1__PS EQU CYREG_PRT1_PS
MAP1__SHIFT EQU 3
MAP1__SLW EQU CYREG_PRT1_SLW

/* MSEL */
MSEL__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
MSEL__0__MASK EQU 0x08
MSEL__0__PC EQU CYREG_IO_PC_PRT15_PC3
MSEL__0__PORT EQU 15
MSEL__0__SHIFT EQU 3
MSEL__AG EQU CYREG_PRT15_AG
MSEL__AMUX EQU CYREG_PRT15_AMUX
MSEL__BIE EQU CYREG_PRT15_BIE
MSEL__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MSEL__BYP EQU CYREG_PRT15_BYP
MSEL__CTL EQU CYREG_PRT15_CTL
MSEL__DM0 EQU CYREG_PRT15_DM0
MSEL__DM1 EQU CYREG_PRT15_DM1
MSEL__DM2 EQU CYREG_PRT15_DM2
MSEL__DR EQU CYREG_PRT15_DR
MSEL__INP_DIS EQU CYREG_PRT15_INP_DIS
MSEL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MSEL__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MSEL__LCD_EN EQU CYREG_PRT15_LCD_EN
MSEL__MASK EQU 0x08
MSEL__PORT EQU 15
MSEL__PRT EQU CYREG_PRT15_PRT
MSEL__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MSEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MSEL__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MSEL__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MSEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MSEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MSEL__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MSEL__PS EQU CYREG_PRT15_PS
MSEL__SHIFT EQU 3
MSEL__SLW EQU CYREG_PRT15_SLW

/* UART */
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__2__MASK EQU 0x04
UART_BUART_sCR_SyncCtl_CtrlReg__2__POS EQU 2
UART_BUART_sCR_SyncCtl_CtrlReg__3__MASK EQU 0x08
UART_BUART_sCR_SyncCtl_CtrlReg__3__POS EQU 3
UART_BUART_sCR_SyncCtl_CtrlReg__4__MASK EQU 0x10
UART_BUART_sCR_SyncCtl_CtrlReg__4__POS EQU 4
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x1C
UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_BUART_sRX_RxSts__2__POS EQU 2
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3C
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

/* AddrH */
AddrH__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
AddrH__0__MASK EQU 0x01
AddrH__0__PC EQU CYREG_PRT3_PC0
AddrH__0__PORT EQU 3
AddrH__0__SHIFT EQU 0
AddrH__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
AddrH__1__MASK EQU 0x02
AddrH__1__PC EQU CYREG_PRT3_PC1
AddrH__1__PORT EQU 3
AddrH__1__SHIFT EQU 1
AddrH__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
AddrH__2__MASK EQU 0x04
AddrH__2__PC EQU CYREG_PRT3_PC2
AddrH__2__PORT EQU 3
AddrH__2__SHIFT EQU 2
AddrH__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
AddrH__3__MASK EQU 0x08
AddrH__3__PC EQU CYREG_PRT3_PC3
AddrH__3__PORT EQU 3
AddrH__3__SHIFT EQU 3
AddrH__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
AddrH__4__MASK EQU 0x10
AddrH__4__PC EQU CYREG_PRT3_PC4
AddrH__4__PORT EQU 3
AddrH__4__SHIFT EQU 4
AddrH__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
AddrH__5__MASK EQU 0x20
AddrH__5__PC EQU CYREG_PRT3_PC5
AddrH__5__PORT EQU 3
AddrH__5__SHIFT EQU 5
AddrH__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
AddrH__6__MASK EQU 0x40
AddrH__6__PC EQU CYREG_PRT3_PC6
AddrH__6__PORT EQU 3
AddrH__6__SHIFT EQU 6
AddrH__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
AddrH__7__MASK EQU 0x80
AddrH__7__PC EQU CYREG_PRT3_PC7
AddrH__7__PORT EQU 3
AddrH__7__SHIFT EQU 7
AddrH__AG EQU CYREG_PRT3_AG
AddrH__AMUX EQU CYREG_PRT3_AMUX
AddrH__BIE EQU CYREG_PRT3_BIE
AddrH__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AddrH__BYP EQU CYREG_PRT3_BYP
AddrH__CTL EQU CYREG_PRT3_CTL
AddrH__DM0 EQU CYREG_PRT3_DM0
AddrH__DM1 EQU CYREG_PRT3_DM1
AddrH__DM2 EQU CYREG_PRT3_DM2
AddrH__DR EQU CYREG_PRT3_DR
AddrH__INP_DIS EQU CYREG_PRT3_INP_DIS
AddrH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AddrH__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AddrH__LCD_EN EQU CYREG_PRT3_LCD_EN
AddrH__MASK EQU 0xFF
AddrH__PORT EQU 3
AddrH__PRT EQU CYREG_PRT3_PRT
AddrH__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AddrH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AddrH__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AddrH__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AddrH__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AddrH__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AddrH__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AddrH__PS EQU CYREG_PRT3_PS
AddrH__SHIFT EQU 0
AddrH__SLW EQU CYREG_PRT3_SLW

/* AddrL */
AddrL__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
AddrL__0__MASK EQU 0x01
AddrL__0__PC EQU CYREG_PRT2_PC0
AddrL__0__PORT EQU 2
AddrL__0__SHIFT EQU 0
AddrL__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
AddrL__1__MASK EQU 0x02
AddrL__1__PC EQU CYREG_PRT2_PC1
AddrL__1__PORT EQU 2
AddrL__1__SHIFT EQU 1
AddrL__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
AddrL__2__MASK EQU 0x04
AddrL__2__PC EQU CYREG_PRT2_PC2
AddrL__2__PORT EQU 2
AddrL__2__SHIFT EQU 2
AddrL__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
AddrL__3__MASK EQU 0x08
AddrL__3__PC EQU CYREG_PRT2_PC3
AddrL__3__PORT EQU 2
AddrL__3__SHIFT EQU 3
AddrL__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
AddrL__4__MASK EQU 0x10
AddrL__4__PC EQU CYREG_PRT2_PC4
AddrL__4__PORT EQU 2
AddrL__4__SHIFT EQU 4
AddrL__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
AddrL__5__MASK EQU 0x20
AddrL__5__PC EQU CYREG_PRT2_PC5
AddrL__5__PORT EQU 2
AddrL__5__SHIFT EQU 5
AddrL__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
AddrL__6__MASK EQU 0x40
AddrL__6__PC EQU CYREG_PRT2_PC6
AddrL__6__PORT EQU 2
AddrL__6__SHIFT EQU 6
AddrL__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
AddrL__7__MASK EQU 0x80
AddrL__7__PC EQU CYREG_PRT2_PC7
AddrL__7__PORT EQU 2
AddrL__7__SHIFT EQU 7
AddrL__AG EQU CYREG_PRT2_AG
AddrL__AMUX EQU CYREG_PRT2_AMUX
AddrL__BIE EQU CYREG_PRT2_BIE
AddrL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
AddrL__BYP EQU CYREG_PRT2_BYP
AddrL__CTL EQU CYREG_PRT2_CTL
AddrL__DM0 EQU CYREG_PRT2_DM0
AddrL__DM1 EQU CYREG_PRT2_DM1
AddrL__DM2 EQU CYREG_PRT2_DM2
AddrL__DR EQU CYREG_PRT2_DR
AddrL__INP_DIS EQU CYREG_PRT2_INP_DIS
AddrL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
AddrL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
AddrL__LCD_EN EQU CYREG_PRT2_LCD_EN
AddrL__MASK EQU 0xFF
AddrL__PORT EQU 2
AddrL__PRT EQU CYREG_PRT2_PRT
AddrL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
AddrL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
AddrL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
AddrL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
AddrL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
AddrL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
AddrL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
AddrL__PS EQU CYREG_PRT2_PS
AddrL__SHIFT EQU 0
AddrL__SLW EQU CYREG_PRT2_SLW

/* BUSAK */
BUSAK__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
BUSAK__0__MASK EQU 0x04
BUSAK__0__PC EQU CYREG_PRT1_PC2
BUSAK__0__PORT EQU 1
BUSAK__0__SHIFT EQU 2
BUSAK__AG EQU CYREG_PRT1_AG
BUSAK__AMUX EQU CYREG_PRT1_AMUX
BUSAK__BIE EQU CYREG_PRT1_BIE
BUSAK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BUSAK__BYP EQU CYREG_PRT1_BYP
BUSAK__CTL EQU CYREG_PRT1_CTL
BUSAK__DM0 EQU CYREG_PRT1_DM0
BUSAK__DM1 EQU CYREG_PRT1_DM1
BUSAK__DM2 EQU CYREG_PRT1_DM2
BUSAK__DR EQU CYREG_PRT1_DR
BUSAK__INP_DIS EQU CYREG_PRT1_INP_DIS
BUSAK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BUSAK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BUSAK__LCD_EN EQU CYREG_PRT1_LCD_EN
BUSAK__MASK EQU 0x04
BUSAK__PORT EQU 1
BUSAK__PRT EQU CYREG_PRT1_PRT
BUSAK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BUSAK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BUSAK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BUSAK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BUSAK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BUSAK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BUSAK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BUSAK__PS EQU CYREG_PRT1_PS
BUSAK__SHIFT EQU 2
BUSAK__SLW EQU CYREG_PRT1_SLW

/* BUSRQ */
BUSRQ__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
BUSRQ__0__MASK EQU 0x10
BUSRQ__0__PC EQU CYREG_IO_PC_PRT15_PC4
BUSRQ__0__PORT EQU 15
BUSRQ__0__SHIFT EQU 4
BUSRQ__AG EQU CYREG_PRT15_AG
BUSRQ__AMUX EQU CYREG_PRT15_AMUX
BUSRQ__BIE EQU CYREG_PRT15_BIE
BUSRQ__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BUSRQ__BYP EQU CYREG_PRT15_BYP
BUSRQ__CTL EQU CYREG_PRT15_CTL
BUSRQ__DM0 EQU CYREG_PRT15_DM0
BUSRQ__DM1 EQU CYREG_PRT15_DM1
BUSRQ__DM2 EQU CYREG_PRT15_DM2
BUSRQ__DR EQU CYREG_PRT15_DR
BUSRQ__INP_DIS EQU CYREG_PRT15_INP_DIS
BUSRQ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BUSRQ__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BUSRQ__LCD_EN EQU CYREG_PRT15_LCD_EN
BUSRQ__MASK EQU 0x10
BUSRQ__PORT EQU 15
BUSRQ__PRT EQU CYREG_PRT15_PRT
BUSRQ__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BUSRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BUSRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BUSRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BUSRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BUSRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BUSRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BUSRQ__PS EQU CYREG_PRT15_PS
BUSRQ__SHIFT EQU 4
BUSRQ__SLW EQU CYREG_PRT15_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* nWAIT */
nWAIT__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
nWAIT__0__MASK EQU 0x01
nWAIT__0__PC EQU CYREG_IO_PC_PRT15_PC0
nWAIT__0__PORT EQU 15
nWAIT__0__SHIFT EQU 0
nWAIT__AG EQU CYREG_PRT15_AG
nWAIT__AMUX EQU CYREG_PRT15_AMUX
nWAIT__BIE EQU CYREG_PRT15_BIE
nWAIT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
nWAIT__BYP EQU CYREG_PRT15_BYP
nWAIT__CTL EQU CYREG_PRT15_CTL
nWAIT__DM0 EQU CYREG_PRT15_DM0
nWAIT__DM1 EQU CYREG_PRT15_DM1
nWAIT__DM2 EQU CYREG_PRT15_DM2
nWAIT__DR EQU CYREG_PRT15_DR
nWAIT__INP_DIS EQU CYREG_PRT15_INP_DIS
nWAIT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
nWAIT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
nWAIT__LCD_EN EQU CYREG_PRT15_LCD_EN
nWAIT__MASK EQU 0x01
nWAIT__PORT EQU 15
nWAIT__PRT EQU CYREG_PRT15_PRT
nWAIT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
nWAIT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
nWAIT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
nWAIT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
nWAIT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
nWAIT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
nWAIT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
nWAIT__PS EQU CYREG_PRT15_PS
nWAIT__SHIFT EQU 0
nWAIT__SLW EQU CYREG_PRT15_SLW

/* BusDta */
BusDta_Sync_ctrl_reg__0__MASK EQU 0x01
BusDta_Sync_ctrl_reg__0__POS EQU 0
BusDta_Sync_ctrl_reg__1__MASK EQU 0x02
BusDta_Sync_ctrl_reg__1__POS EQU 1
BusDta_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
BusDta_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
BusDta_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
BusDta_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
BusDta_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
BusDta_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
BusDta_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
BusDta_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
BusDta_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
BusDta_Sync_ctrl_reg__2__MASK EQU 0x04
BusDta_Sync_ctrl_reg__2__POS EQU 2
BusDta_Sync_ctrl_reg__3__MASK EQU 0x08
BusDta_Sync_ctrl_reg__3__POS EQU 3
BusDta_Sync_ctrl_reg__4__MASK EQU 0x10
BusDta_Sync_ctrl_reg__4__POS EQU 4
BusDta_Sync_ctrl_reg__5__MASK EQU 0x20
BusDta_Sync_ctrl_reg__5__POS EQU 5
BusDta_Sync_ctrl_reg__6__MASK EQU 0x40
BusDta_Sync_ctrl_reg__6__POS EQU 6
BusDta_Sync_ctrl_reg__7__MASK EQU 0x80
BusDta_Sync_ctrl_reg__7__POS EQU 7
BusDta_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
BusDta_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
BusDta_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
BusDta_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
BusDta_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
BusDta_Sync_ctrl_reg__MASK EQU 0xFF
BusDta_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
BusDta_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
BusDta_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* DT_Reg */
DT_Reg_sts_sts_reg__0__MASK EQU 0x01
DT_Reg_sts_sts_reg__0__POS EQU 0
DT_Reg_sts_sts_reg__1__MASK EQU 0x02
DT_Reg_sts_sts_reg__1__POS EQU 1
DT_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
DT_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
DT_Reg_sts_sts_reg__2__MASK EQU 0x04
DT_Reg_sts_sts_reg__2__POS EQU 2
DT_Reg_sts_sts_reg__3__MASK EQU 0x08
DT_Reg_sts_sts_reg__3__POS EQU 3
DT_Reg_sts_sts_reg__4__MASK EQU 0x10
DT_Reg_sts_sts_reg__4__POS EQU 4
DT_Reg_sts_sts_reg__5__MASK EQU 0x20
DT_Reg_sts_sts_reg__5__POS EQU 5
DT_Reg_sts_sts_reg__6__MASK EQU 0x40
DT_Reg_sts_sts_reg__6__POS EQU 6
DT_Reg_sts_sts_reg__7__MASK EQU 0x80
DT_Reg_sts_sts_reg__7__POS EQU 7
DT_Reg_sts_sts_reg__MASK EQU 0xFF
DT_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
DT_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
DT_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
DT_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
DT_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
DT_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
DT_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* Millis */
Millis_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Millis_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Millis_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Millis_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Millis_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Millis_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Millis_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Millis_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Millis_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Millis_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Millis_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Millis_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Millis_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Millis_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Millis_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Millis_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Millis_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Millis_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Millis_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Millis_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Millis_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Millis_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Millis_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Millis_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Millis_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Millis_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Millis_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Millis_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Millis_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Millis_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Millis_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Millis_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Millis_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Millis_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Millis_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Millis_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Millis_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Millis_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Millis_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Millis_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Millis_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Millis_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Millis_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Millis_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Millis_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Millis_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Millis_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Millis_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Millis_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Millis_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Millis_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Millis_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Millis_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Millis_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Millis_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Millis_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Millis_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Millis_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Millis_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Millis_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Millis_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Millis_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Millis_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Millis_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Millis_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Millis_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Millis_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Millis_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Millis_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Millis_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Millis_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Millis_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Millis_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Millis_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Millis_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Millis_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Millis_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Millis_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Millis_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Millis_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Millis_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Millis_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Millis_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Millis_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* ADH_Reg */
ADH_Reg_sts_sts_reg__0__MASK EQU 0x01
ADH_Reg_sts_sts_reg__0__POS EQU 0
ADH_Reg_sts_sts_reg__1__MASK EQU 0x02
ADH_Reg_sts_sts_reg__1__POS EQU 1
ADH_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADH_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ADH_Reg_sts_sts_reg__2__MASK EQU 0x04
ADH_Reg_sts_sts_reg__2__POS EQU 2
ADH_Reg_sts_sts_reg__3__MASK EQU 0x08
ADH_Reg_sts_sts_reg__3__POS EQU 3
ADH_Reg_sts_sts_reg__4__MASK EQU 0x10
ADH_Reg_sts_sts_reg__4__POS EQU 4
ADH_Reg_sts_sts_reg__5__MASK EQU 0x20
ADH_Reg_sts_sts_reg__5__POS EQU 5
ADH_Reg_sts_sts_reg__6__MASK EQU 0x40
ADH_Reg_sts_sts_reg__6__POS EQU 6
ADH_Reg_sts_sts_reg__7__MASK EQU 0x80
ADH_Reg_sts_sts_reg__7__POS EQU 7
ADH_Reg_sts_sts_reg__MASK EQU 0xFF
ADH_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
ADH_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADH_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* ADL_Reg */
ADL_Reg_sts_sts_reg__0__MASK EQU 0x01
ADL_Reg_sts_sts_reg__0__POS EQU 0
ADL_Reg_sts_sts_reg__1__MASK EQU 0x02
ADL_Reg_sts_sts_reg__1__POS EQU 1
ADL_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ADL_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ADL_Reg_sts_sts_reg__2__MASK EQU 0x04
ADL_Reg_sts_sts_reg__2__POS EQU 2
ADL_Reg_sts_sts_reg__3__MASK EQU 0x08
ADL_Reg_sts_sts_reg__3__POS EQU 3
ADL_Reg_sts_sts_reg__4__MASK EQU 0x10
ADL_Reg_sts_sts_reg__4__POS EQU 4
ADL_Reg_sts_sts_reg__5__MASK EQU 0x20
ADL_Reg_sts_sts_reg__5__POS EQU 5
ADL_Reg_sts_sts_reg__6__MASK EQU 0x40
ADL_Reg_sts_sts_reg__6__POS EQU 6
ADL_Reg_sts_sts_reg__7__MASK EQU 0x80
ADL_Reg_sts_sts_reg__7__POS EQU 7
ADL_Reg_sts_sts_reg__MASK EQU 0xFF
ADL_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB09_MSK
ADL_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ADL_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* I2COLED */
I2COLED_I2C_FF__ADR EQU CYREG_I2C_ADR
I2COLED_I2C_FF__CFG EQU CYREG_I2C_CFG
I2COLED_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2COLED_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2COLED_I2C_FF__CSR EQU CYREG_I2C_CSR
I2COLED_I2C_FF__D EQU CYREG_I2C_D
I2COLED_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2COLED_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2COLED_I2C_FF__PM_ACT_MSK EQU 0x04
I2COLED_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2COLED_I2C_FF__PM_STBY_MSK EQU 0x04
I2COLED_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2COLED_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2COLED_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2COLED_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2COLED_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2COLED_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2COLED_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2COLED_I2C_IRQ__INTC_MASK EQU 0x8000
I2COLED_I2C_IRQ__INTC_NUMBER EQU 15
I2COLED_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2COLED_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2COLED_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2COLED_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x40
USBUART_ep_1__INTC_NUMBER EQU 6
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x80
USBUART_ep_2__INTC_NUMBER EQU 7
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x100
USBUART_ep_3__INTC_NUMBER EQU 8
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Clk_1kHz */
Clk_1kHz__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clk_1kHz__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clk_1kHz__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clk_1kHz__CFG2_SRC_SEL_MASK EQU 0x07
Clk_1kHz__INDEX EQU 0x03
Clk_1kHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_1kHz__PM_ACT_MSK EQU 0x08
Clk_1kHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_1kHz__PM_STBY_MSK EQU 0x08

/* SRAM_Ctl */
SRAM_Ctl_Sync_ctrl_reg__0__MASK EQU 0x01
SRAM_Ctl_Sync_ctrl_reg__0__POS EQU 0
SRAM_Ctl_Sync_ctrl_reg__1__MASK EQU 0x02
SRAM_Ctl_Sync_ctrl_reg__1__POS EQU 1
SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SRAM_Ctl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SRAM_Ctl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SRAM_Ctl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SRAM_Ctl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SRAM_Ctl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SRAM_Ctl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SRAM_Ctl_Sync_ctrl_reg__2__MASK EQU 0x04
SRAM_Ctl_Sync_ctrl_reg__2__POS EQU 2
SRAM_Ctl_Sync_ctrl_reg__3__MASK EQU 0x08
SRAM_Ctl_Sync_ctrl_reg__3__POS EQU 3
SRAM_Ctl_Sync_ctrl_reg__4__MASK EQU 0x10
SRAM_Ctl_Sync_ctrl_reg__4__POS EQU 4
SRAM_Ctl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SRAM_Ctl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SRAM_Ctl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SRAM_Ctl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SRAM_Ctl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SRAM_Ctl_Sync_ctrl_reg__MASK EQU 0x1F
SRAM_Ctl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SRAM_Ctl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SRAM_Ctl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Clk_24MHz */
Clk_24MHz__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clk_24MHz__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clk_24MHz__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clk_24MHz__CFG2_SRC_SEL_MASK EQU 0x07
Clk_24MHz__INDEX EQU 0x00
Clk_24MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_24MHz__PM_ACT_MSK EQU 0x01
Clk_24MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_24MHz__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 78857142
BCLK__BUS_CLK__KHZ EQU 78857
BCLK__BUS_CLK__MHZ EQU 78
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x2000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000803F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x6000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
