$date
	Sun Oct 23 08:06:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#303393
b10101 !
1"
#303394
b10101 &
b10101 %
1$
#303395
0"
#303398
b1000000 &
b1000000 %
#303402
b100000 &
b100000 %
#303406
b10000 &
b10000 %
#303410
b1000 &
b1000 %
#303414
b100 &
b100 %
#303418
b10 &
b10 %
#303422
b1 &
1#
b1 %
#303426
b0 &
b0 %
0#
0$
#1275498
b10001 &
b10001 %
1$
b10001 !
1"
#1275499
0"
#1275502
b110100 &
b110100 %
#1275506
b11010 &
b11010 %
#1275510
b1101 &
b1101 %
#1275514
b101000 &
b101000 %
#1275518
b10100 &
b10100 %
#1275522
b1010 &
b1010 %
#1275526
b101 &
b101 %
#1275530
b10000 &
b10000 %
#1275534
b1000 &
b1000 %
#1275538
b100 &
b100 %
#1275542
b10 &
b10 %
#1275546
b1 &
b1 %
1#
#1275550
b0 &
0#
b0 %
0$
#2354438
b10100 &
b10100 %
1$
b10100 !
1"
#2354439
0"
#2354442
b1010 &
b1010 %
#2354446
b101 &
b101 %
#2354450
b10000 &
b10000 %
#2354454
b1000 &
b1000 %
#2354458
b100 &
b100 %
#2354462
b10 &
b10 %
#2354466
b1 &
b1 %
1#
#2354470
b0 &
0#
b0 %
0$
#4500012
