<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xcvu9p_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="5B1867D01F60551181B9F082A1ECD11D"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="75000003"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[7]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[6]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[5]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[4]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[3]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[2]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[1]"/>
        <net name="design_5_i/dimm_scheduler_1_test_nearrPM_status[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="5B1867D01F60551181B9F082A1ECD11D"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="75000003"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="design_5_i/dimm_scheduler_1_test_scheduler_state[4]"/>
        <net name="design_5_i/dimm_scheduler_1_test_scheduler_state[3]"/>
        <net name="design_5_i/dimm_scheduler_1_test_scheduler_state[2]"/>
        <net name="design_5_i/dimm_scheduler_1_test_scheduler_state[1]"/>
        <net name="design_5_i/dimm_scheduler_1_test_scheduler_state[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
