{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"0.627512",
   "Default View_TopLeft":"10,-54",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2440 -y 110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2440 -y 140 -defaultsOSRD
preplace port SPI_0_0 -pg 1 -lvl 7 -x 2440 -y 230 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 910 -y 160 -swap {95 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 89 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 17 78 79 80 81 82 0 84 85 86 87 88 77 90 91 92 93 94 83 96 97 98 99 100 101 102 103 104 105 108 109 110 111 106 107} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 100L -pinDir M_AXI_SG right -pinY M_AXI_SG 80R -pinDir M_AXI right -pinY M_AXI 40R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 20R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 20L -pinDir M_AXIS_CNTRL right -pinY M_AXIS_CNTRL 60R -pinDir S_AXIS_STS left -pinY S_AXIS_STS 40L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 120L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 140L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 160L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 180L -pinDir axi_resetn left -pinY axi_resetn 200L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 140R -pinDir mm2s_cntrl_reset_out_n right -pinY mm2s_cntrl_reset_out_n 160R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 180R -pinDir s2mm_sts_reset_out_n right -pinY s2mm_sts_reset_out_n 200R -pinDir mm2s_introut right -pinY mm2s_introut 100R -pinDir s2mm_introut right -pinY s2mm_introut 120R
preplace inst mat_mul_0 -pg 1 -lvl 2 -x 510 -y 120 -swap {15 1 2 3 4 0 6 7 8 9 5 11 12 13 14 10 16 17 18 19 20 21} -defaultsOSRD -pinDir ctrl_axis right -pinY ctrl_axis 90R -pinDir in_axis right -pinY in_axis 20R -pinDir out_axis right -pinY out_axis 40R -pinDir stat_axis right -pinY stat_axis 60R -pinDir clk left -pinY clk 70L -pinDir anrst left -pinY anrst 90L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 160 -y 590 -swap {1 6 2 3 4 7 8 9 5 0} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 40R -pinDir ext_reset_in right -pinY ext_reset_in 80R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 100R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 120R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 140R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1860 -y 170 -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 40R -pinDir SPI_0 right -pinY SPI_0 60R -pinDir USBIND_0 right -pinY USBIND_0 80R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 100R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 120R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 20L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 40L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 60L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 80L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 100L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 120L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 140L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 140R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 160L
preplace inst smc_periph -pg 1 -lvl 2 -x 510 -y 400 -swap {46 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 60R -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst smc_mem_sg -pg 1 -lvl 4 -x 1360 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 93 92} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 40L
preplace inst smc_mem_payload -pg 1 -lvl 4 -x 1360 -y -10 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 93 92} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 40L
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2320 -y -100 -swap {30 1 2 3 4 5 6 7 8 9 20 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 10 31 32 33 34 35 36 37 38 39 42 40 41 43} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 80L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 60L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 20L -pinDir SLOT_3_AXIS left -pinY SLOT_3_AXIS 40L -pinDir clk left -pinY clk 140L -pinBusDir probe0 left -pinBusY probe0 100L -pinBusDir probe1 left -pinBusY probe1 120L -pinDir resetn left -pinY resetn 160L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1360 -y 210 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir dout right -pinBusY dout 40R
preplace netloc axi_dma_0_mm2s_introut 1 3 1 1160 230n
preplace netloc axi_dma_0_s2mm_introut 1 3 1 1200 250n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 3 380 310 640J 480 1220
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 360J 290 660 420 1120J 170 1560J 390 2200
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 340 270 680 500 1180 -70 1580 410 2180
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 NJ 670 NJ 670 NJ 670 1640J
preplace netloc xlconcat_0_dout 1 4 1 1540 250n
preplace netloc axi_dma_0_M_AXI 1 3 1 1100 10n
preplace netloc axi_dma_0_M_AXIS_CNTRL 1 2 4 700J 440 1080 310 1500J 430 2160J
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 4 700J 10 1080 -90 1640J 10 2080J
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 1100 240n
preplace netloc mat_mul_0_out_axis 1 2 4 740 100 1200J 110 NJ 110 2100
preplace netloc mat_mul_0_stat_axis 1 2 4 720 120 1120J 130 NJ 130 2120
preplace netloc processing_system7_0_DDR 1 5 2 2140J 120 2420J
preplace netloc processing_system7_0_FIXED_IO 1 5 2 2220J 140 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 NJ 460 1140J -50 1620J
preplace netloc processing_system7_0_SPI_0 1 5 2 NJ 230 NJ
preplace netloc smc_mem_payload_M00_AXI 1 4 1 1600 50n
preplace netloc smc_mem_sg_M00_AXI 1 4 1 1520 230n
preplace netloc smc_periph_M00_AXI 1 2 1 740 260n
levelinfo -pg 1 -10 160 510 910 1360 1860 2320 2440
pagesize -pg 1 -db -bbox -sgen -10 -140 2550 790
",
   "No Loops_ScaleFactor":"0.622907",
   "No Loops_TopLeft":"-71,-230",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 6 -x 2100 -y 480 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 6 -x 2100 -y 510 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 990 -y 380 -swap {95 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 89 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 77 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 17 78 79 80 81 82 0 84 85 86 87 88 47 90 91 92 93 94 83 96 97 98 99 100 101 102 103 104 105 108 111 109 110 106 107} -defaultsOSRD -pinY S_AXI_LITE 60L -pinY M_AXI_SG 240R -pinY M_AXI 60R -pinY M_AXIS_MM2S 20R -pinY S_AXIS_S2MM 20L -pinY M_AXIS_CNTRL 40R -pinY S_AXIS_STS 40L -pinY s_axi_lite_aclk 80L -pinY m_axi_sg_aclk 100L -pinY m_axi_mm2s_aclk 120L -pinY m_axi_s2mm_aclk 140L -pinY axi_resetn 160L -pinY mm2s_prmry_reset_out_n 420R -pinY mm2s_cntrl_reset_out_n 480R -pinY s2mm_prmry_reset_out_n 440R -pinY s2mm_sts_reset_out_n 460R -pinY mm2s_introut 380R -pinY s2mm_introut 400R
preplace inst mat_mul_0 -pg 1 -lvl 2 -x 580 -y 120 -defaultsOSRD -pinY ctrl_axis 20L -pinY in_axis 40L -pinY out_axis 20R -pinY stat_axis 40R -pinY clk 60L -pinY anrst 80L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 140 -swap {0 4 3 1 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 100L -pinY aux_reset_in 80L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 100R
preplace inst smc_periph -pg 1 -lvl 2 -x 580 -y 380 -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 60R -pinY aclk 40L -pinY aresetn 60L
preplace inst smc_mem_sg -pg 1 -lvl 4 -x 1420 -y 600 -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 20R -pinY aclk 40L -pinY aresetn 60L
preplace inst smc_mem_payload -pg 1 -lvl 4 -x 1420 -y 400 -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 60R -pinY aclk 40L -pinY aresetn 60L
preplace inst system_ila_0 -pg 1 -lvl 3 -x 990 -y 40 -swap {0 1 2 3 4 5 11 7 8 9 10 17 12 13 14 15 16 6 18 19 20 21 24 22 23 25} -defaultsOSRD -pinY SLOT_0_AXIS 20L -pinY SLOT_1_AXIS 60L -pinY SLOT_2_AXIS 80L -pinY SLOT_3_AXIS 40L -pinY clk 140L -pinBusY probe0 100L -pinBusY probe1 120L -pinY resetn 160L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1420 -y 740 -defaultsOSRD -pinBusY In0 20L -pinBusY In1 40L -pinBusY dout 20R
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1850 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 41 24 25 26 34 28 29 30 31 32 33 80 35 36 37 38 39 40 23 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 27 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 163 162} -defaultsOSRD -pinY DDR 20R -pinY FIXED_IO 50R -pinY USBIND_0 90R -pinY S_AXI_HP0_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY M_AXI_GP0 70R -pinY S_AXI_HP0 20L -pinY S_AXI_HP2 160L -pinY M_AXI_GP0_ACLK 180L -pinY S_AXI_HP0_ACLK 200L -pinY S_AXI_HP2_ACLK 220L -pinBusY IRQ_F2P 240L -pinY FCLK_CLK0 220R -pinY FCLK_RESET0_N 200R
preplace netloc axi_dma_0_mm2s_introut 1 3 1 N 760
preplace netloc axi_dma_0_s2mm_introut 1 3 1 N 780
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 3 420 320 NJ 320 1220
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 380 340 720
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 100 400 280 820 280 1260 560 1580 760 2060
preplace netloc xlconcat_0_dout 1 4 1 1560 700n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 920 NJ 920 NJ 920 1240J 520 1600J 780 2080
preplace netloc axi_dma_0_M_AXI 1 3 1 1200 420n
preplace netloc axi_dma_0_M_AXIS_CNTRL 1 1 3 440 80 760 260 1180
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 3 440 260 740 340 1160
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 N 620
preplace netloc mat_mul_0_out_axis 1 2 1 780 80n
preplace netloc mat_mul_0_stat_axis 1 2 1 800 100n
preplace netloc processing_system7_0_DDR 1 5 1 NJ 480
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 510
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 440 940 NJ 940 1280J 540 1620J 420 2060
preplace netloc smc_mem_payload_M00_AXI 1 4 1 1640 460n
preplace netloc smc_mem_sg_M00_AXI 1 4 1 N 620
preplace netloc smc_periph_M00_AXI 1 2 1 N 440
levelinfo -pg 1 -20 200 580 990 1420 1850 2100
pagesize -pg 1 -db -bbox -sgen -20 0 2230 950
",
   "Reduced Jogs_ScaleFactor":"1.16629",
   "Reduced Jogs_TopLeft":"-200,142",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1880 -y 110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1880 -y 140 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1630 -y 170 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1260 -y 240 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 910 -y 160 -defaultsOSRD
preplace inst smc_periph -pg 1 -lvl 2 -x 570 -y 400 -defaultsOSRD
preplace inst smc_mem_sg -pg 1 -lvl 4 -x 1260 -y 370 -defaultsOSRD
preplace inst smc_mem_payload -pg 1 -lvl 4 -x 1260 -y 110 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 590 -defaultsOSRD
preplace inst mat_mul_0 -pg 1 -lvl 2 -x 570 -y 120 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 400 400 210 740 340 1110 20 1410 300 1850
preplace netloc xlconcat_0_dout 1 4 1 N 240
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 3 390 310 710J 330 1120
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 410J 230 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 30 480 NJ 480 NJ 480 NJ 480 NJ 480 1840
preplace netloc axi_dma_0_mm2s_introut 1 3 1 N 230
preplace netloc axi_dma_0_s2mm_introut 1 3 1 N 250
preplace netloc processing_system7_0_DDR 1 5 1 1860J 110n
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 140
preplace netloc smc_mem_payload_M00_AXI 1 4 1 1400 110n
preplace netloc smc_mem_sg_M00_AXI 1 4 1 1420 160n
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 1100 70n
preplace netloc axi_dma_0_M_AXI 1 3 1 N 90
preplace netloc smc_periph_M00_AXI 1 2 1 720 90n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 420 320 NJ 320 1090J 30 NJ 30 1850
preplace netloc mat_mul_0_stat_axis 1 2 1 N 130
preplace netloc mat_mul_0_out_axis 1 2 1 N 110
preplace netloc axi_dma_0_M_AXIS_CNTRL 1 1 3 430 300 730J 310 1080
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 3 420 10 NJ 10 1080
levelinfo -pg 1 0 210 570 910 1260 1630 1880
pagesize -pg 1 -db -bbox -sgen 0 0 1990 690
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"2",
   "da_ps7_cnt":"2"
}
