
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `count.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: count.v
Parsing Verilog input from `count.v' to AST representation.
Storing AST representation for module `$abstract\count'.
Successfully finished Verilog frontend.

-- Parsing `ctrl_lp4k.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: ctrl_lp4k.v
Parsing Verilog input from `ctrl_lp4k.v' to AST representation.
Storing AST representation for module `$abstract\ctrl_lp4k'.
Successfully finished Verilog frontend.

-- Parsing `led_panel_4k.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: led_panel_4k.v
Parsing Verilog input from `led_panel_4k.v' to AST representation.
Storing AST representation for module `$abstract\led_panel_4k'.
Successfully finished Verilog frontend.

-- Parsing `memory_V2.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: memory_V2.v
Parsing Verilog input from `memory_V2.v' to AST representation.
Storing AST representation for module `$abstract\memory'.
Successfully finished Verilog frontend.

-- Parsing `comp.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: comp.v
Parsing Verilog input from `comp.v' to AST representation.
Storing AST representation for module `$abstract\comp_4k'.
Successfully finished Verilog frontend.

-- Parsing `lsr_led.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: lsr_led.v
Parsing Verilog input from `lsr_led.v' to AST representation.
Storing AST representation for module `$abstract\lsr_led'.
Successfully finished Verilog frontend.

-- Parsing `mux_led.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: mux_led.v
Parsing Verilog input from `mux_led.v' to AST representation.
Storing AST representation for module `$abstract\mux_led'.
Successfully finished Verilog frontend.

-- Running command `attrmap -tocase keep -imap keep="true" keep=1  ; synth_ecp5 -top led_panel_4k;  write_json  build/led_panel_4k.json' --

8. Executing ATTRMAP pass (move or copy attributes).

9. Executing SYNTH_ECP5 pass.

9.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

9.3. Executing HIERARCHY pass (managing design hierarchy).

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\led_panel_4k'.
Generating RTLIL representation for module `\led_panel_4k'.

9.4.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

9.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_lp4k'.
Generating RTLIL representation for module `\ctrl_lp4k'.

9.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_led'.
Generating RTLIL representation for module `\mux_led'.
Parameter \size = 2047
Parameter \width = 10

9.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \size = 2047
Parameter \width = 10
Generating RTLIL representation for module `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory'.
Parameter \width = 10

9.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\comp_4k'.
Parameter \width = 10
Generating RTLIL representation for module `$paramod\comp_4k\width=s32'00000000000000000000000000001010'.
Parameter \init_value = 20
Parameter \width = 10

9.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lsr_led'.
Parameter \init_value = 20
Parameter \width = 10
Generating RTLIL representation for module `$paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led'.
Parameter \width = 1

9.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\count'.
Parameter \width = 1
Generating RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000000001'.
Parameter \width = 10

9.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\count'.
Parameter \width = 10
Generating RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000001010'.
Parameter \width = 5

9.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\count'.
Parameter \width = 5
Generating RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000000101'.
Parameter \width = 10
Found cached RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000001010'.

9.4.10. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \ctrl_lp4k
Used module:     \mux_led
Used module:     $paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory
Used module:     $paramod\comp_4k\width=s32'00000000000000000000000000001010
Used module:     $paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led
Used module:     $paramod\count\width=s32'00000000000000000000000000000001
Used module:     $paramod\count\width=s32'00000000000000000000000000001010
Used module:     $paramod\count\width=s32'00000000000000000000000000000101

9.4.11. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \ctrl_lp4k
Used module:     \mux_led
Used module:     $paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory
Used module:     $paramod\comp_4k\width=s32'00000000000000000000000000001010
Used module:     $paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led
Used module:     $paramod\count\width=s32'00000000000000000000000000000001
Used module:     $paramod\count\width=s32'00000000000000000000000000001010
Used module:     $paramod\count\width=s32'00000000000000000000000000000101
Removing unused module `$abstract\mux_led'.
Removing unused module `$abstract\lsr_led'.
Removing unused module `$abstract\comp_4k'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\led_panel_4k'.
Removing unused module `$abstract\ctrl_lp4k'.
Removing unused module `$abstract\count'.
Removed 7 unused modules.
Warning: Resizing cell port led_panel_4k.mem0.address from 12 bits to 11 bits.
Warning: Resizing cell port led_panel_4k.count_row.outc from 5 bits to 11 bits.

9.5. Executing PROC pass (convert processes to netlists).

9.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Removing empty process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:0$241'.
Cleaned up 1 empty switch.

9.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$ctrl_lp4k.v:100$233 in module ctrl_lp4k.
Marked 7 switch rules as full_case in process $proc$ctrl_lp4k.v:38$232 in module ctrl_lp4k.
Marked 2 switch rules as full_case in process $proc$led_panel_4k.v:53$228 in module led_panel_4k.
Marked 1 switch rules as full_case in process $proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$count.v:11$256 in module $paramod\count\width=s32'00000000000000000000000000000101.
Marked 1 switch rules as full_case in process $proc$count.v:11$251 in module $paramod\count\width=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$count.v:11$246 in module $paramod\count\width=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$lsr_led.v:10$244 in module $paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.
Marked 1 switch rules as full_case in process $proc$comp.v:9$242 in module $paramod\comp_4k\width=s32'00000000000000000000000000001010.
Removed 1 dead cases from process $proc$mux_led.v:7$234 in module mux_led.
Marked 1 switch rules as full_case in process $proc$mux_led.v:7$234 in module mux_led.
Removed a total of 1 dead cases.

9.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 58 assignments to connections.

9.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0

9.5.5. Executing PROC_ARST pass (detect async resets in processes).

9.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.

9.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
     1/1: { $1\PX_CLK_EN[0:0] $1\NOE[0:0] $1\LATCH[0:0] $1\SHD[0:0] $1\LD[0:0] $1\INC_I[0:0] $1\INC_D[0:0] $1\INC_C[0:0] $1\INC_R[0:0] $1\RST_I[0:0] $1\RST_D[0:0] $1\RST_C[0:0] $1\RST_R[0:0] }
Creating decoders for process `\ctrl_lp4k.$proc$ctrl_lp4k.v:38$232'.
     1/7: $7\state[3:0]
     2/7: $6\state[3:0]
     3/7: $5\state[3:0]
     4/7: $4\state[3:0]
     5/7: $3\state[3:0]
     6/7: $2\state[3:0]
     7/7: $1\state[3:0]
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:53$228'.
     1/2: $0\clk_counter[4:0]
     2/2: $0\clk1[0:0]
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$256'.
     1/1: $0\outc[5:0]
Creating decoders for process `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$251'.
     1/1: $0\outc[10:0]
Creating decoders for process `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$246'.
     1/1: $0\outc[1:0]
Creating decoders for process `$paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.$proc$lsr_led.v:10$244'.
     1/1: $0\s_A[10:0]
Creating decoders for process `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$242'.
     1/1: $1\out[0:0]
Creating decoders for process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:24$237'.
     1/1: $0\rdata[11:0]
Creating decoders for process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:19$235'.
     1/1: $0\rdata[23:12]
Creating decoders for process `\mux_led.$proc$mux_led.v:7$234'.
     1/1: $1\out0[5:0]

9.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ctrl_lp4k.\LATCH' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\NOE' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\PX_CLK_EN' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\RST_R' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\RST_C' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\RST_D' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\RST_I' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\INC_R' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\INC_C' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\INC_D' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\INC_I' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\LD' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `\ctrl_lp4k.\SHD' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
No latch inferred for signal `$paramod\comp_4k\width=s32'00000000000000000000000000001010.\out' from process `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$242'.
No latch inferred for signal `\mux_led.\out0' from process `\mux_led.$proc$mux_led.v:7$234'.

9.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ctrl_lp4k.\state' using process `\ctrl_lp4k.$proc$ctrl_lp4k.v:38$232'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\led_panel_4k.\clk1' using process `\led_panel_4k.$proc$led_panel_4k.v:53$228'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `\led_panel_4k.\clk_counter' using process `\led_panel_4k.$proc$led_panel_4k.v:53$228'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$424' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\count\width=s32'00000000000000000000000000000101.\outc' using process `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$256'.
  created $dff cell `$procdff$427' with negative edge clock.
Creating register for signal `$paramod\count\width=s32'00000000000000000000000000001010.\outc' using process `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$251'.
  created $dff cell `$procdff$428' with negative edge clock.
Creating register for signal `$paramod\count\width=s32'00000000000000000000000000000001.\outc' using process `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$246'.
  created $dff cell `$procdff$429' with negative edge clock.
Creating register for signal `$paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.\s_A' using process `$paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.$proc$lsr_led.v:10$244'.
  created $dff cell `$procdff$430' with negative edge clock.
Creating register for signal `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.\rdata [11:0]' using process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:24$237'.
  created $dff cell `$procdff$431' with negative edge clock.
Creating register for signal `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.\rdata [23:12]' using process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:19$235'.
  created $dff cell `$procdff$432' with negative edge clock.

9.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
Removing empty process `ctrl_lp4k.$proc$ctrl_lp4k.v:100$233'.
Found and cleaned up 7 empty switches in `\ctrl_lp4k.$proc$ctrl_lp4k.v:38$232'.
Removing empty process `ctrl_lp4k.$proc$ctrl_lp4k.v:38$232'.
Found and cleaned up 2 empty switches in `\led_panel_4k.$proc$led_panel_4k.v:53$228'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:53$228'.
Removing empty process `TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 2 empty switches in `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$256'.
Removing empty process `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$256'.
Found and cleaned up 2 empty switches in `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$251'.
Removing empty process `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$251'.
Found and cleaned up 2 empty switches in `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$246'.
Removing empty process `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$246'.
Found and cleaned up 2 empty switches in `$paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.$proc$lsr_led.v:10$244'.
Removing empty process `$paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.$proc$lsr_led.v:10$244'.
Found and cleaned up 1 empty switch in `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$242'.
Removing empty process `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$242'.
Found and cleaned up 1 empty switch in `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:24$237'.
Removing empty process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:24$237'.
Found and cleaned up 1 empty switch in `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:19$235'.
Removing empty process `$paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.$proc$memory_V2.v:19$235'.
Found and cleaned up 1 empty switch in `\mux_led.$proc$mux_led.v:7$234'.
Removing empty process `mux_led.$proc$mux_led.v:7$234'.
Cleaned up 26 empty switches.

9.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ctrl_lp4k.
Optimizing module led_panel_4k.
Optimizing module $paramod\count\width=s32'00000000000000000000000000000101.
Optimizing module $paramod\count\width=s32'00000000000000000000000000001010.
Optimizing module $paramod\count\width=s32'00000000000000000000000000000001.
Optimizing module $paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.
Optimizing module $paramod\comp_4k\width=s32'00000000000000000000000000001010.
Optimizing module $paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.
Optimizing module mux_led.

9.6. Executing FLATTEN pass (flatten design).
Deleting now unused module ctrl_lp4k.
Deleting now unused module $paramod\count\width=s32'00000000000000000000000000000101.
Deleting now unused module $paramod\count\width=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\count\width=s32'00000000000000000000000000000001.
Deleting now unused module $paramod$3ee52b17fa89a95214488d941f443201512c64ef\lsr_led.
Deleting now unused module $paramod\comp_4k\width=s32'00000000000000000000000000001010.
Deleting now unused module $paramod$cb3f66db98a25f2c5abd7b8ba8ebe22e820c320a\memory.
Deleting now unused module mux_led.

9.7. Executing TRIBUF pass.

9.8. Executing DEMINOUT pass (demote inout ports to input or output).

9.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 6 unused cells and 93 unused wires.

9.11. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

9.12. Executing OPT pass (performing simple optimizations).

9.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 6 cells.

9.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$271.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$274.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$282.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$285.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$295.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$298.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$310.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$313.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$327.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$330.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$344.
Removed 11 multiplexer ports.

9.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.12.6. Executing OPT_DFF pass (perform DFF optimizations).

9.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 17 unused wires.

9.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.12.9. Rerunning OPT passes. (Maybe there is more to do..)

9.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.12.13. Executing OPT_DFF pass (perform DFF optimizations).

9.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.12.16. Finished OPT passes. (There is nothing left to do.)

9.13. Executing FSM pass (extract and optimize FSM).

9.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking led_panel_4k.ctrl0.state as FSM state register:
    Users of register don't seem to benefit from recoding.

9.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.14. Executing OPT pass (performing simple optimizations).

9.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$419 ($dff) from module led_panel_4k (D = $add$led_panel_4k.v:63$231_Y [4:0], Q = \clk_counter, rval = 5'00000).
Adding SRST signal on $procdff$418 ($dff) from module led_panel_4k (D = $procmux$356_Y, Q = \clk1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$436 ($sdff) from module led_panel_4k (D = $not$led_panel_4k.v:59$230_Y, Q = \clk1).
Adding SRST signal on $flatten\lsr_led0.$procdff$430 ($dff) from module led_panel_4k (D = $flatten\lsr_led0.$procmux$400_Y, Q = \lsr_led0.s_A, rval = 11'00000010100).
Adding EN signal on $auto$ff.cc:266:slice$438 ($sdff) from module led_panel_4k (D = { \lsr_led0.s_A [9:0] 1'0 }, Q = \lsr_led0.s_A).
Adding SRST signal on $flatten\ctrl0.$procdff$417 ($dff) from module led_panel_4k (D = $flatten\ctrl0.$2\state[3:0], Q = \ctrl0.state, rval = 4'0000).
Adding SRST signal on $flatten\count_row.$procdff$428 ($dff) from module led_panel_4k (D = $flatten\count_row.$procmux$389_Y, Q = \count_row.outc, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$441 ($sdff) from module led_panel_4k (D = $flatten\count_row.$add$count.v:15$253_Y [10:0], Q = \count_row.outc).
Adding SRST signal on $flatten\count_index.$procdff$429 ($dff) from module led_panel_4k (D = $flatten\count_index.$procmux$394_Y, Q = \count_index.outc, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$443 ($sdff) from module led_panel_4k (D = $flatten\count_index.$add$count.v:15$248_Y [1:0], Q = \count_index.outc).
Adding SRST signal on $flatten\count_col.$procdff$427 ($dff) from module led_panel_4k (D = $flatten\count_col.$procmux$384_Y, Q = \count_col.outc, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$445 ($sdff) from module led_panel_4k (D = $flatten\count_col.$add$count.v:15$258_Y [5:0], Q = \count_col.outc).
Adding SRST signal on $flatten\cnt_delay.$procdff$428 ($dff) from module led_panel_4k (D = $flatten\cnt_delay.$procmux$389_Y, Q = \cnt_delay.outc, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$447 ($sdff) from module led_panel_4k (D = $flatten\cnt_delay.$add$count.v:15$253_Y [10:0], Q = \cnt_delay.outc).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$439 ($sdffe) from module led_panel_4k.

9.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 15 unused cells and 15 unused wires.

9.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.9. Rerunning OPT passes. (Maybe there is more to do..)

9.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$449 ($sdffe) from module led_panel_4k.

9.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.16. Rerunning OPT passes. (Maybe there is more to do..)

9.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.20. Executing OPT_DFF pass (perform DFF optimizations).

9.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.23. Finished OPT passes. (There is nothing left to do.)

9.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port led_panel_4k.$flatten\ctrl0.$auto$mem.cc:319:emit$265 ($flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263).
Removed top 21 address bits (of 32) from memory init port led_panel_4k.$flatten\mem0.$meminit$\MEM0$memory_V2.v:0$239 (mem0.MEM0).
Removed top 21 address bits (of 32) from memory init port led_panel_4k.$flatten\mem0.$meminit$\MEM1$memory_V2.v:0$240 (mem0.MEM1).
Removed top 3 bits (of 5) from port B of cell led_panel_4k.$eq$led_panel_4k.v:58$229 ($eq).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$add$led_panel_4k.v:63$231 ($add).
Removed top 27 bits (of 32) from port Y of cell led_panel_4k.$add$led_panel_4k.v:63$231 ($add).
Removed top 31 bits (of 32) from mux cell led_panel_4k.$flatten\count_row.$ternary$count.v:17$255 ($mux).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\count_row.$add$count.v:15$253 ($add).
Removed top 21 bits (of 32) from port Y of cell led_panel_4k.$flatten\count_row.$add$count.v:15$253 ($add).
Removed top 31 bits (of 32) from mux cell led_panel_4k.$flatten\count_col.$ternary$count.v:17$260 ($mux).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\count_col.$add$count.v:15$258 ($add).
Removed top 26 bits (of 32) from port Y of cell led_panel_4k.$flatten\count_col.$add$count.v:15$258 ($add).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\cnt_delay.$add$count.v:15$253 ($add).
Removed top 21 bits (of 32) from port Y of cell led_panel_4k.$flatten\cnt_delay.$add$count.v:15$253 ($add).
Removed top 31 bits (of 32) from mux cell led_panel_4k.$flatten\count_index.$ternary$count.v:17$250 ($mux).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\count_index.$add$count.v:15$248 ($add).
Removed top 30 bits (of 32) from port Y of cell led_panel_4k.$flatten\count_index.$add$count.v:15$248 ($add).
Removed top 1 bits (of 2) from port B of cell led_panel_4k.$flatten\mux0.$procmux$415_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$341_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$335_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$311_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell led_panel_4k.$flatten\ctrl0.$procmux$308 ($mux).
Removed top 1 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$296_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell led_panel_4k.$flatten\ctrl0.$procmux$280 ($mux).
Removed top 1 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$272_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell led_panel_4k.$flatten\ctrl0.$procmux$269 ($mux).
Removed top 27 bits (of 32) from wire led_panel_4k.$add$led_panel_4k.v:63$231_Y.
Removed top 21 bits (of 32) from wire led_panel_4k.$flatten\cnt_delay.$add$count.v:15$253_Y.
Removed top 26 bits (of 32) from wire led_panel_4k.$flatten\count_col.$add$count.v:15$258_Y.
Removed top 30 bits (of 32) from wire led_panel_4k.$flatten\count_index.$add$count.v:15$248_Y.
Removed top 21 bits (of 32) from wire led_panel_4k.$flatten\count_row.$add$count.v:15$253_Y.
Removed top 3 bits (of 4) from wire led_panel_4k.$flatten\ctrl0.$4\state[3:0].
Removed top 1 bits (of 4) from wire led_panel_4k.$flatten\ctrl0.$6\state[3:0].
Removed top 3 bits (of 4) from wire led_panel_4k.$flatten\ctrl0.$7\state[3:0].
Removed top 5 bits (of 11) from wire led_panel_4k.count_delay.

9.16. Executing PEEPOPT pass (run peephole optimizers).

9.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 12 unused wires.

9.18. Executing SHARE pass (SAT-based resource sharing).

9.19. Executing TECHMAP pass (map to technology primitives).

9.19.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.19.2. Continuing TECHMAP pass.
No more expansions possible.

9.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.22. Executing TECHMAP pass (map to technology primitives).

9.22.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.22.2. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

9.22.3. Continuing TECHMAP pass.
No more expansions possible.

9.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module led_panel_4k:
  creating $macc model for $add$led_panel_4k.v:63$231 ($add).
  creating $macc model for $flatten\cnt_delay.$add$count.v:15$253 ($add).
  creating $macc model for $flatten\count_col.$add$count.v:15$258 ($add).
  creating $macc model for $flatten\count_index.$add$count.v:15$248 ($add).
  creating $macc model for $flatten\count_row.$add$count.v:15$253 ($add).
  creating $alu model for $macc $flatten\count_row.$add$count.v:15$253.
  creating $alu model for $macc $flatten\count_index.$add$count.v:15$248.
  creating $alu model for $macc $flatten\count_col.$add$count.v:15$258.
  creating $alu model for $macc $flatten\cnt_delay.$add$count.v:15$253.
  creating $alu model for $macc $add$led_panel_4k.v:63$231.
  creating $alu cell for $add$led_panel_4k.v:63$231: $auto$alumacc.cc:485:replace_alu$461
  creating $alu cell for $flatten\cnt_delay.$add$count.v:15$253: $auto$alumacc.cc:485:replace_alu$464
  creating $alu cell for $flatten\count_col.$add$count.v:15$258: $auto$alumacc.cc:485:replace_alu$467
  creating $alu cell for $flatten\count_index.$add$count.v:15$248: $auto$alumacc.cc:485:replace_alu$470
  creating $alu cell for $flatten\count_row.$add$count.v:15$253: $auto$alumacc.cc:485:replace_alu$473
  created 5 $alu and 0 $macc cells.

9.24. Executing OPT pass (performing simple optimizations).

9.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.24.6. Executing OPT_DFF pass (perform DFF optimizations).

9.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.24.9. Finished OPT passes. (There is nothing left to do.)

9.25. Executing MEMORY pass.

9.25.1. Executing OPT_MEM pass (optimize memories).
led_panel_4k.mem0.MEM0: removing const-0 lane 10
led_panel_4k.mem0.MEM0: removing const-0 lane 11
Performed a total of 1 transformations.

9.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263'[0] in module `\led_panel_4k': no output FF found.
Checking read port `\mem0.MEM0'[0] in module `\led_panel_4k': merging output FF to cell.
Checking read port `\mem0.MEM1'[0] in module `\led_panel_4k': merging output FF to cell.
Checking read port address `$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263'[0] in module `\led_panel_4k': merged address FF to cell.

9.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 1 unused cells and 13 unused wires.

9.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory led_panel_4k.$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263
mapping memory led_panel_4k.mem0.MEM0 via $__ECP5_DP16KD_
mapping memory led_panel_4k.mem0.MEM1 via $__ECP5_DP16KD_

9.28. Executing TECHMAP pass (map to technology primitives).

9.28.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

9.28.2. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

9.28.3. Continuing TECHMAP pass.
Using template $paramod$bc801fef203274c73e3715b06d62d62dd593b891\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2e87467508ffaf9a1100fb869793d1006f0ae029\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b3ba03f2b96a72547412322d3474530fb76a7956\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d89a75e66dd56acf3e6a12cc8532865a06e9da92\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.

9.29. Executing OPT pass (performing simple optimizations).

9.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 1 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 2 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 3 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 4 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 5 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 6 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 7 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 8 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 1-bit at position 9 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 0-bit at position 10 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.
Setting constant 0-bit at position 11 on $flatten\mem0.$procdff$432 ($dff) from module led_panel_4k.

9.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 106 unused wires.

9.29.5. Rerunning OPT passes. (Removed registers in this run.)

9.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.29.8. Executing OPT_DFF pass (perform DFF optimizations).

9.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.29.10. Finished fast OPT passes.

9.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263 in module \led_panel_4k:
  created 16 $dff cells and 0 static cells of width 13.
Extracted data FF from read port 0 of led_panel_4k.$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263: $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

9.31. Executing OPT pass (performing simple optimizations).

9.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][3][2]$933:
      Old ports: A=13'0100000001000, B=13'0000001001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [10:1] } = { 5'00000 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][3][1]$930:
      Old ports: A=13'1100000101111, B=13'0010000001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [10] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [5] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [12:11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [9:6] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [4:0] } = { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [5] 9'000001111 }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][3][0]$927:
      Old ports: A=13'0100100000000, B=13'0100000001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [12:9] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [7:1] } = { 8'01000000 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][3][3]$936:
      Old ports: A=13'0101100011001, B=13'0100000001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [1] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [12:5] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [3:2] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [0] } = { 3'010 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [4] 4'0001 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][3][4]$939:
      Old ports: A=13'0001010001011, B=13'0000001001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [2] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [12:8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [1:0] } = { 3'000 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [2] 5'00111 }
    Consolidated identical input bits for $mux cell $flatten\ctrl0.$procmux$280:
      Old ports: A=3'001, B=3'110, Y=$auto$wreduce.cc:461:run$457 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$457 [1:0]
      New connections: $auto$wreduce.cc:461:run$457 [2] = $auto$wreduce.cc:461:run$457 [1]
    Consolidated identical input bits for $mux cell $flatten\ctrl0.$procmux$293:
      Old ports: A=4'0101, B=4'1000, Y=$flatten\ctrl0.$5\state[3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\ctrl0.$5\state[3:0] [3] $flatten\ctrl0.$5\state[3:0] [0] }
      New connections: $flatten\ctrl0.$5\state[3:0] [2:1] = { $flatten\ctrl0.$5\state[3:0] [0] 1'0 }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$921:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922, B=13'0100000001000, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913
      New ports: A={ 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][2]$a$922 [2] 1'1 }, B=4'1000, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [10:8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [1] } = { 2'00 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [2] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$918:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$a$919 [0] }, B={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$b$920 [1] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [6] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [1:0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [10:7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [3:2] } = { 2'00 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [4] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$915:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910
      New ports: A={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [8] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [0] }, B={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [10] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [5] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [7:6] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [4:1] } = { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [5] 4'0000 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$912:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913, B=13'0100000001000, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][1]$a$913 [0] }, B=4'1000, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [10:8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [1] } = { 2'00 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [2] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$909:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [8] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [5] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0] }, B={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [11] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [6] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [4] 1'1 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [1:0] }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [1:0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [2] } = { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [5:4] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [1] }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$906:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908, Y=$$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0]$d
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [8] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [1] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [1:0] }, B={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [11] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [2] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [0] }, Y=$$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0]$d [11:0]
      New connections: $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0]$d [12] = $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0]$d [5]
  Optimizing cells in module \led_panel_4k.
Performed a total of 13 changes.

9.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 3 cells.

9.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0] ($dff) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$b$917 [10], Q = \tmp_latch, rval = 1'0).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0] ($dff) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [0], Q = \count_index.reset, rval = 1'1).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0] ($dff) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$b$908 [7], Q = \count_index.inc, rval = 1'0).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdreg[0] ($dff) from module led_panel_4k (D = { $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][0][0]$a$907 [4] }, Q = { \ctrl0.LD \count_row.inc }, rval = 2'00).

9.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 23 unused wires.

9.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.9. Rerunning OPT passes. (Maybe there is more to do..)

9.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][1]$918:
      Old ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3] }, B={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [6] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [0] }
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3] }, B={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [8] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [6] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [0] }
      New connections: $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$b$911 [2] = $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][2][0]$a$916 [3]
  Optimizing cells in module \led_panel_4k.
Performed a total of 1 changes.

9.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.31.13. Executing OPT_DFF pass (perform DFF optimizations).

9.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.16. Rerunning OPT passes. (Maybe there is more to do..)

9.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.31.20. Executing OPT_DFF pass (perform DFF optimizations).

9.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.23. Finished OPT passes. (There is nothing left to do.)

9.32. Executing TECHMAP pass (map to technology primitives).

9.32.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.32.2. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

9.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.

9.33. Executing OPT pass (performing simple optimizations).

9.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 45 cells.

9.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1204 ($_DFF_P_) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:150:do_switch$263$rdmux[0][1][0]$a$910 [12], Q = \count_col.inc, rval = 1'0).

9.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 58 unused cells and 312 unused wires.

9.33.5. Rerunning OPT passes. (Removed registers in this run.)

9.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 1 cells.

9.33.8. Executing OPT_DFF pass (perform DFF optimizations).

9.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 1 unused wires.

9.33.10. Finished fast OPT passes.

9.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.36. Executing TECHMAP pass (map to technology primitives).

9.36.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9.36.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_NP1P_ for cells of type $_SDFFE_NP1P_.
Using template \$_SDFFE_NP0P_ for cells of type $_SDFFE_NP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.

9.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in led_panel_4k.

9.40. Executing ATTRMVCP pass (move or copy attributes).

9.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 339 unused wires.

9.42. Executing TECHMAP pass (map to technology primitives).

9.42.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

9.42.2. Continuing TECHMAP pass.
No more expansions possible.

9.43. Executing ABC pass (technology mapping using ABC).

9.43.1. Extracting gate netlist of module `\led_panel_4k' to `<abc-temp-dir>/input.blif'..
Extracted 210 gates and 290 wires to a netlist network with 78 inputs and 63 outputs.

9.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      46.
ABC: Participating nodes from both networks       =     165.
ABC: Participating nodes from the first network   =      74. (  81.32 % of nodes)
ABC: Participating nodes from the second network  =      91. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =      74. (  81.32 % of names can be moved)
ABC: Node pairs (same polarity)                   =      68. (  74.73 % of names can be moved)
ABC: Total runtime =     0.06 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

9.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       90
ABC RESULTS:        internal signals:      149
ABC RESULTS:           input signals:       78
ABC RESULTS:          output signals:       63
Removing temp directory.
Removed 0 unused cells and 210 unused wires.

9.44. Executing TECHMAP pass (map to technology primitives).

9.44.1. Executing Verilog-2005 frontend: /home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$60d6b840c7f7fe32e1c6f24a3810f9c533163e62\$lut for cells of type $lut.
Using template $paramod$554b102f5a52cce8e573fc6353831ac029a545a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$e57438adc68a197edb862b17224c010ba77de032\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$1a6ea9151e749fe94446f4fb089a0baf2adde081\$lut for cells of type $lut.
Using template $paramod$6b013933c59c4e90307108665443f70ee1588019\$lut for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod$e510738b2afc01e30879cc84ca044e9e257741aa\$lut for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$3d8fa18e9c34a1aa6c69e2f2e158bbfff1733c5e\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$f2743c6161b2637615c2cc64f10f42d7a26db73b\$lut for cells of type $lut.
Using template $paramod$ba99c321e68c1d2c05d29d615026cb5d0f2c235e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$07103dce75a044c295ad043b798faa1b9bbdaaf6\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$db949fcbc0abc5eacaa0e4f574350c99b7a2e007\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$8c49ff4a0182eebbed0c962b6255d8556e0ab705\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$73a46dcb1788c8778cb1a107ea374aba6580d6d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$10b86452c835680c012da2aa1b0878870b707c04\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$43c661319c94b3a52ddfa5a880539d205f6bbd5a\$lut for cells of type $lut.
No more expansions possible.

9.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in led_panel_4k.
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$2041$auto$blifparse.cc:525:parse_blif$2102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 195 unused wires.

9.46. Executing AUTONAME pass.
Renamed 2694 objects in module led_panel_4k (36 iterations).

9.47. Executing HIERARCHY pass (managing design hierarchy).

9.47.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

9.47.2. Analyzing design hierarchy..
Top module:  \led_panel_4k
Removed 0 unused modules.

9.48. Printing statistics.

=== led_panel_4k ===

   Number of wires:                272
   Number of wire bits:            801
   Number of public wires:         272
   Number of public wire bits:     801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                285
     CCU2C                          18
     DP16KD                          4
     L6MUX21                        16
     LUT4                          146
     PFUMX                          40
     TRELLIS_FF                     61

9.49. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

10. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: b74997efa2, CPU: user 2.88s system 0.09s, MEM: 36.04 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 37% 7x techmap (1 sec), 20% 27x read_verilog (0 sec), ...
