Loading plugins phase: Elapsed time ==> 1s.156ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -d CY8C5888LTI-LP097 -s C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: Maximum_Peak_Detector_A_Sample_Hold. Frequency of the LO input is not known to the design. Please set valid frequency in the text box provided in the configure window for mixer to operate properly.
 * C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\Peak_Detector_Component.cylib\Maximum_Peak_Detector_v1_2\Maximum_Peak_Detector_v1_2.cysch (Instance:Sample_Hold)

ADD: sdb.M0061: information: Info from component: Maximum_Peak_Detector_B_Sample_Hold. Frequency of the LO input is not known to the design. Please set valid frequency in the text box provided in the configure window for mixer to operate properly.
 * C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\Peak_Detector_Component.cylib\Maximum_Peak_Detector_v1_2\Maximum_Peak_Detector_v1_2.cysch (Instance:Sample_Hold)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.749ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  D_Maximum_Peak_Detector.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -dcpsoc3 D_Maximum_Peak_Detector.v -verilog
======================================================================

======================================================================
Compiling:  D_Maximum_Peak_Detector.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -dcpsoc3 D_Maximum_Peak_Detector.v -verilog
======================================================================

======================================================================
Compiling:  D_Maximum_Peak_Detector.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -dcpsoc3 -verilog D_Maximum_Peak_Detector.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 28 12:40:11 2018


======================================================================
Compiling:  D_Maximum_Peak_Detector.v
Program  :   vpp
Options  :    -yv2 -q10 D_Maximum_Peak_Detector.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 28 12:40:11 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'D_Maximum_Peak_Detector.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  D_Maximum_Peak_Detector.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -dcpsoc3 -verilog D_Maximum_Peak_Detector.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 28 12:40:11 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\codegentemp\D_Maximum_Peak_Detector.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\codegentemp\D_Maximum_Peak_Detector.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  D_Maximum_Peak_Detector.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -dcpsoc3 -verilog D_Maximum_Peak_Detector.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 28 12:40:12 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\codegentemp\D_Maximum_Peak_Detector.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\codegentemp\D_Maximum_Peak_Detector.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Maximum_Peak_Detector_A:Comp_1:Net_9\
	\Maximum_Peak_Detector_B:Comp_1:Net_9\
	Net_42
	\Control_Reg:control_out_1\
	Net_43
	\Control_Reg:control_out_2\
	Net_44
	\Control_Reg:control_out_3\
	Net_46
	\Control_Reg:control_out_4\
	Net_47
	\Control_Reg:control_out_5\
	Net_48
	\Control_Reg:control_out_6\
	Net_49
	\Control_Reg:control_out_7\
	\Comp_A:Net_9\
	\Comp_B:Net_9\
	\UART:BUART:reset_sr\
	Net_84
	Net_85
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_79
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_457
	Net_454
	\Counter:Net_89\
	\Counter:Net_95\
	\Counter:Net_102\


Deleted 50 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Maximum_Peak_Detector_A:Sample_Hold:Net_145\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing zero to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing one to tmpOE__Signal_A_net_0
Aliasing \ADC_SAR_A:vp_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vp_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vp_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vp_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:vn_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:soc\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_A:Net_383\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing tmpOE__Signal_B_net_0 to tmpOE__Signal_A_net_0
Aliasing \Maximum_Peak_Detector_B:Sample_Hold:Net_134\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Maximum_Peak_Detector_B:Sample_Hold:Net_145\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vp_ctl_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:vn_ctl_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:soc\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \ADC_SAR_B:Net_383\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Control_Reg:clk\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Control_Reg:rst\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_hd_send_break\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:HalfDuplexSend\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalParityType_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalParityType_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalAddrMode_2\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalAddrMode_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:FinalAddrMode_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_ctrl_mark\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_status_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_status_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:tx_status_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:rx_status_1\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Signal_A_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Signal_A_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Signal_A_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__Signal_A_net_0
Aliasing \Counter:Net_82\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \Counter:Net_91\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:reset_reg\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Aliasing \UART:BUART:rx_break_status\\D\ to \Maximum_Peak_Detector_A:Sample_Hold:Net_134\
Removing Lhs of wire \Maximum_Peak_Detector_A:Sample_Hold:Net_110\[3] = \Maximum_Peak_Detector_A:Net_143\[8]
Removing Lhs of wire \Maximum_Peak_Detector_A:Sample_Hold:Net_145\[5] = \Maximum_Peak_Detector_A:Sample_Hold:Net_134\[4]
Removing Rhs of wire \Maximum_Peak_Detector_A:Net_145\[14] = \Maximum_Peak_Detector_A:Comp_1:Net_1\[13]
Removing Rhs of wire zero[22] = \Maximum_Peak_Detector_A:Sample_Hold:Net_134\[4]
Removing Lhs of wire one[26] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_0\[33] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_2\[34] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_1\[35] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_3\[36] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_1\[37] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_3\[38] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_0\[39] = zero[22]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_2\[40] = zero[22]
Removing Rhs of wire \ADC_SAR_A:Net_188\[44] = \ADC_SAR_A:Net_221\[45]
Removing Lhs of wire \ADC_SAR_A:soc\[50] = zero[22]
Removing Lhs of wire \ADC_SAR_A:Net_383\[76] = zero[22]
Removing Lhs of wire tmpOE__Signal_B_net_0[78] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \Maximum_Peak_Detector_B:Sample_Hold:Net_110\[86] = \Maximum_Peak_Detector_B:Net_143\[91]
Removing Lhs of wire \Maximum_Peak_Detector_B:Sample_Hold:Net_134\[87] = zero[22]
Removing Lhs of wire \Maximum_Peak_Detector_B:Sample_Hold:Net_145\[88] = zero[22]
Removing Rhs of wire \Maximum_Peak_Detector_B:Net_145\[96] = \Maximum_Peak_Detector_B:Comp_1:Net_1\[95]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_0\[106] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_2\[107] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_1\[108] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_3\[109] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_1\[110] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_3\[111] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_0\[112] = zero[22]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_2\[113] = zero[22]
Removing Rhs of wire \ADC_SAR_B:Net_188\[117] = \ADC_SAR_B:Net_221\[118]
Removing Lhs of wire \ADC_SAR_B:soc\[123] = zero[22]
Removing Lhs of wire \ADC_SAR_B:Net_383\[149] = zero[22]
Removing Lhs of wire \Control_Reg:clk\[150] = zero[22]
Removing Lhs of wire \Control_Reg:rst\[151] = zero[22]
Removing Rhs of wire Net_441[152] = \Control_Reg:control_out_0\[153]
Removing Rhs of wire Net_441[152] = \Control_Reg:control_0\[176]
Removing Rhs of wire Net_57[180] = \Comp_A:Net_1\[179]
Removing Rhs of wire Net_61[185] = \Comp_B:Net_1\[184]
Removing Lhs of wire \UART:Net_61\[200] = \UART:Net_9\[199]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[204] = zero[22]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[205] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[206] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[207] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[208] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[209] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[210] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[211] = zero[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[223] = \UART:BUART:tx_bitclk_dp\[259]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[269] = \UART:BUART:tx_counter_dp\[260]
Removing Lhs of wire \UART:BUART:tx_status_6\[270] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_5\[271] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_4\[272] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_1\[274] = \UART:BUART:tx_fifo_empty\[237]
Removing Lhs of wire \UART:BUART:tx_status_3\[276] = \UART:BUART:tx_fifo_notfull\[236]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[336] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[344] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[355]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[346] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[356]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[347] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[372]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[348] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[386]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[349] = \UART:BUART:sRX:s23Poll:MODIN1_1\[350]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[350] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[351] = \UART:BUART:sRX:s23Poll:MODIN1_0\[352]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[352] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[358] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[359] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[360] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[361] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[362] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[363] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[364] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[365] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[366] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[367] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[368] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[369] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[374] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[375] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[376] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[377] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[378] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[379] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[380] = \UART:BUART:pollcount_1\[342]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[381] = \UART:BUART:pollcount_0\[345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[382] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[383] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_1\[390] = zero[22]
Removing Rhs of wire \UART:BUART:rx_status_2\[391] = \UART:BUART:rx_parity_error_status\[392]
Removing Rhs of wire \UART:BUART:rx_status_3\[393] = \UART:BUART:rx_stop_bit_error\[394]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[404] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[453]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[408] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[475]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[409] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[410] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[411] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[412] = \UART:BUART:sRX:MODIN4_6\[413]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[413] = \UART:BUART:rx_count_6\[331]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[414] = \UART:BUART:sRX:MODIN4_5\[415]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[415] = \UART:BUART:rx_count_5\[332]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[416] = \UART:BUART:sRX:MODIN4_4\[417]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[417] = \UART:BUART:rx_count_4\[333]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[418] = \UART:BUART:sRX:MODIN4_3\[419]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[419] = \UART:BUART:rx_count_3\[334]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[420] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[421] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[422] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[423] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[424] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[425] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[426] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[427] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[428] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[429] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[430] = \UART:BUART:rx_count_6\[331]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[431] = \UART:BUART:rx_count_5\[332]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[432] = \UART:BUART:rx_count_4\[333]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[433] = \UART:BUART:rx_count_3\[334]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[434] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[435] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[436] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[437] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[438] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[439] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[440] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[455] = \UART:BUART:rx_postpoll\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[456] = \UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[457] = \UART:BUART:rx_postpoll\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[458] = \UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[459] = \UART:BUART:rx_postpoll\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[460] = \UART:BUART:rx_parity_bit\[407]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[462] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[463] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[461]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[464] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[461]
Removing Lhs of wire tmpOE__Rx_net_0[486] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire tmpOE__Tx_net_0[491] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire tmpOE__Pin_2_net_0[497] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire tmpOE__Pin_1_net_0[503] = tmpOE__Signal_A_net_0[21]
Removing Lhs of wire \Counter:Net_82\[510] = zero[22]
Removing Lhs of wire \Counter:Net_91\[511] = zero[22]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[521] = zero[22]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[536] = \UART:BUART:rx_bitclk_pre\[325]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[545] = \UART:BUART:rx_parity_error_pre\[402]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[546] = zero[22]

------------------------------------------------------
Aliased 0 equations, 141 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Signal_A_net_0' (cost = 0):
tmpOE__Signal_A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_304' (cost = 2):
Net_304 <= (Net_61
	OR Net_57);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_83 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_83 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_83 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_83 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_83 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 34 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \ADC_SAR_A:Net_188\[44] = \ADC_SAR_A:Net_385\[42]
Removing Lhs of wire \ADC_SAR_B:Net_188\[117] = \ADC_SAR_B:Net_385\[115]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[289] = \UART:BUART:rx_bitclk\[337]
Removing Lhs of wire \UART:BUART:rx_status_0\[388] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_6\[397] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[528] = \UART:BUART:tx_ctrl_mark_last\[280]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[540] = zero[22]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[541] = zero[22]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[543] = zero[22]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[544] = \UART:BUART:rx_markspace_pre\[401]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[549] = \UART:BUART:rx_parity_bit\[407]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_83 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_83 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -dcpsoc3 D_Maximum_Peak_Detector.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.593ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 28 November 2018 12:40:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rens_\Downloads\platooning-master\platooning-master\PSoC\Platooning\D_Maximum_Peak_Detector.cydsn\D_Maximum_Peak_Detector.cyprj -d CY8C5888LTI-LP097 D_Maximum_Peak_Detector.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_In'. Fanout=6, Signal=Net_448
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_B_theACLK'. Fanout=2, Signal=\ADC_SAR_B:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_A_theACLK'. Fanout=2, Signal=\ADC_SAR_A:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'Counter_Clock'. Fanout=1, Signal=Net_456
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Signal_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_A(0)__PA ,
            analog_term => Net_434 ,
            pad => Signal_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_B(0)__PA ,
            analog_term => Net_24 ,
            pad => Signal_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_83 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_78 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_268 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_16 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Maximum_Peak_Detector_A:Net_143\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_A:Net_145\ * Net_448_local
        );
        Output = \Maximum_Peak_Detector_A:Net_143\ (fanout=1)

    MacroCell: Name=\Maximum_Peak_Detector_B:Net_143\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_B:Net_145\ * Net_448_local
        );
        Output = \Maximum_Peak_Detector_B:Net_143\ (fanout=1)

    MacroCell: Name=Net_308, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_441 * Net_57
            + Net_441 * Net_61
        );
        Output = Net_308 (fanout=1)

    MacroCell: Name=Net_78, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_78 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_83 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_83 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_83 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_83 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_83 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg:control_7\ ,
            control_6 => \Control_Reg:control_6\ ,
            control_5 => \Control_Reg:control_5\ ,
            control_4 => \Control_Reg:control_4\ ,
            control_3 => \Control_Reg:control_3\ ,
            control_2 => \Control_Reg:control_2\ ,
            control_1 => \Control_Reg:control_1\ ,
            control_0 => Net_441 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_A
        PORT MAP (
            dmareq => Net_338 ,
            termin => zero ,
            termout => Net_343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_B
        PORT MAP (
            dmareq => Net_156 ,
            termin => zero ,
            termout => Net_334 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_A:IRQ\
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_B:IRQ\
        PORT MAP (
            interrupt => Net_156 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_START
        PORT MAP (
            interrupt => Net_308 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_A
        PORT MAP (
            interrupt => Net_343 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_B
        PORT MAP (
            interrupt => Net_334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :  164 :  192 : 14.58 %
  Unique P-terms              :   48 :  336 :  384 : 12.50 %
  Total P-terms               :   57 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    4 :    0 :    4 : 100.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\Maximum_Peak_Detector_A:Net_11\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Signal_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Signal_B(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_A:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_A:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_B:ADC_SAR\
Comparator[1]@[FFB(Comparator,1)] : \Comp_A:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_B:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \Maximum_Peak_Detector_A:Comp_1:ctComp\
SC[3]@[FFB(SC,3)] : \Maximum_Peak_Detector_A:Sample_Hold:SC\
Vref[0]@[FFB(Vref,0)] : \Maximum_Peak_Detector_A:vRef_1\
Vref[6]@[FFB(Vref,6)] : \Maximum_Peak_Detector_A:vRef_6\
Comparator[0]@[FFB(Comparator,0)] : \Maximum_Peak_Detector_B:Comp_1:ctComp\
SC[1]@[FFB(SC,1)] : \Maximum_Peak_Detector_B:Sample_Hold:SC\
Vref[4]@[FFB(Vref,4)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 74% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 98% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Signal_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Signal_B(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_A:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_A:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_B:ADC_SAR\
Comparator[1]@[FFB(Comparator,1)] : \Comp_A:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \Comp_B:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Maximum_Peak_Detector_A:Comp_1:ctComp\
SC[2]@[FFB(SC,2)] : \Maximum_Peak_Detector_A:Sample_Hold:SC\
Vref[0]@[FFB(Vref,0)] : \Maximum_Peak_Detector_A:vRef_1\
Vref[6]@[FFB(Vref,6)] : \Maximum_Peak_Detector_A:vRef_6\
Comparator[2]@[FFB(Comparator,2)] : \Maximum_Peak_Detector_B:Comp_1:ctComp\
SC[0]@[FFB(SC,0)] : \Maximum_Peak_Detector_B:Sample_Hold:SC\
Vref[4]@[FFB(Vref,4)] : vRef_2

Analog Placement phase: Elapsed time ==> 8s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_16" overuses wire "AGL[6]"
Net "Net_16" overuses wire "AGL[4]"
Net "Net_16" overuses wire "AGL[6]"
Net "Net_268" overuses wire "AGL[7]"
Net "Net_268" overuses wire "AGL[7]"
Net "Net_268" overuses wire "AGL[7]"
Net "Net_434" overuses wire "AGL[6]"
Net "Net_24" overuses wire "AGL[7]"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "AGL[4]"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "Net_434" overuses wire "AGL[5]"
Net "Net_434" overuses wire "AGL[5]"
Net "Net_24" overuses wire "AGL[5]"
Net "Net_24" overuses wire "AGL[5]"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_A:Net_233\" overuses wire "1.024v_vref Wire"
Net "\Maximum_Peak_Detector_A:Net_1\" overuses wire "1.024v_vref Wire"
Net "Net_268" overuses wire "AGR[7]"
Net "Net_434" overuses wire "AGR[7]"
Analog Routing phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_16 {
    sc_2_vout
    sc_2_vout_x_sc_3_vin
    sc_3_vin
    agr4_x_sc_3_vin
    agr4
    agr4_x_sar_1_vplus
    sar_1_vplus
    agl2_x_sc_2_vout
    agl2
    agl2_x_comp_0_vminus
    comp_0_vminus
    agl4_x_sc_2_vout
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: Net_268 {
    sc_0_vout
    sc_0_vout_x_sc_1_vin
    sc_1_vin
    amuxbusr_x_sc_1_vin
    amuxbusr
    amuxbusr_x_p3_7
    p3_7
    agl1_x_sc_0_vout
    agl1
    agl1_x_comp_2_vminus
    comp_2_vminus
    amuxbusr_x_comp_3_vplus
    comp_3_vplus
    agl1_x_sar_0_vplus
    sar_0_vplus
  }
  Net: Net_434 {
    sc_2_vin
    agl6_x_sc_2_vin
    agl6
    agl6_x_agr6
    agr6
    agr6_x_comp_1_vplus
    comp_1_vplus
    agl6_x_comp_0_vplus
    comp_0_vplus
    agl6_x_p0_6
    p0_6
  }
  Net: Net_24 {
    sc_0_vin
    amuxbusl_x_sc_0_vin
    amuxbusl
    amuxbusl_x_p0_7
    p0_7
    amuxbusl_x_comp_2_vplus
    comp_2_vplus
  }
  Net: \ADC_SAR_A:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_A:Net_209\ {
  }
  Net: \ADC_SAR_A:Net_233\ {
    comp_3_vminus
    comp_13_vref_1024_x_comp_3_vminus
    comp_13_vref_1024
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: \ADC_SAR_B:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_B:Net_209\ {
  }
  Net: Net_58 {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
  }
  Net: \Maximum_Peak_Detector_A:Net_1\ {
    sc_0_vref
    agl0_x_sc_0_vref
    agl0
    agl0_x_dsm_0_vplus
    dsm_0_vplus
    dsm_0_vplus_x_dsm_0_vplus_vssa
    dsm_0_vplus_vssa
    common_vssa
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_sc_2_vref
    sc_2_vref
  }
  Net: \Maximum_Peak_Detector_A:Net_11\ {
  }
}
Map of item to net {
  sc_2_vout                                        -> Net_16
  sc_2_vout_x_sc_3_vin                             -> Net_16
  sc_3_vin                                         -> Net_16
  agr4_x_sc_3_vin                                  -> Net_16
  agr4                                             -> Net_16
  agr4_x_sar_1_vplus                               -> Net_16
  sar_1_vplus                                      -> Net_16
  agl2_x_sc_2_vout                                 -> Net_16
  agl2                                             -> Net_16
  agl2_x_comp_0_vminus                             -> Net_16
  comp_0_vminus                                    -> Net_16
  agl4_x_sc_2_vout                                 -> Net_16
  agl4                                             -> Net_16
  agl4_x_p0_0                                      -> Net_16
  p0_0                                             -> Net_16
  sc_0_vout                                        -> Net_268
  sc_0_vout_x_sc_1_vin                             -> Net_268
  sc_1_vin                                         -> Net_268
  amuxbusr_x_sc_1_vin                              -> Net_268
  amuxbusr                                         -> Net_268
  amuxbusr_x_p3_7                                  -> Net_268
  p3_7                                             -> Net_268
  agl1_x_sc_0_vout                                 -> Net_268
  agl1                                             -> Net_268
  agl1_x_comp_2_vminus                             -> Net_268
  comp_2_vminus                                    -> Net_268
  amuxbusr_x_comp_3_vplus                          -> Net_268
  comp_3_vplus                                     -> Net_268
  agl1_x_sar_0_vplus                               -> Net_268
  sar_0_vplus                                      -> Net_268
  sc_2_vin                                         -> Net_434
  agl6_x_sc_2_vin                                  -> Net_434
  agl6                                             -> Net_434
  agl6_x_agr6                                      -> Net_434
  agr6                                             -> Net_434
  agr6_x_comp_1_vplus                              -> Net_434
  comp_1_vplus                                     -> Net_434
  agl6_x_comp_0_vplus                              -> Net_434
  comp_0_vplus                                     -> Net_434
  agl6_x_p0_6                                      -> Net_434
  p0_6                                             -> Net_434
  sc_0_vin                                         -> Net_24
  amuxbusl_x_sc_0_vin                              -> Net_24
  amuxbusl                                         -> Net_24
  amuxbusl_x_p0_7                                  -> Net_24
  p0_7                                             -> Net_24
  amuxbusl_x_comp_2_vplus                          -> Net_24
  comp_2_vplus                                     -> Net_24
  sar_1_vrefhi                                     -> \ADC_SAR_A:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_A:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_A:Net_126\
  comp_3_vminus                                    -> \ADC_SAR_A:Net_233\
  comp_13_vref_1024_x_comp_3_vminus                -> \ADC_SAR_A:Net_233\
  comp_13_vref_1024                                -> \ADC_SAR_A:Net_233\
  common_vref_1024                                 -> \ADC_SAR_A:Net_233\
  sar_1_vref_1024                                  -> \ADC_SAR_A:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_A:Net_233\
  sar_1_vref                                       -> \ADC_SAR_A:Net_233\
  sar_0_vref_1024                                  -> \ADC_SAR_A:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_A:Net_233\
  sar_0_vref                                       -> \ADC_SAR_A:Net_233\
  sar_0_vrefhi                                     -> \ADC_SAR_B:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_B:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_B:Net_126\
  vref_cmp1_0256                                   -> Net_58
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> Net_58
  comp_vref_vdda_0256                              -> Net_58
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_58
  comp_1_vminus                                    -> Net_58
  sc_0_vref                                        -> \Maximum_Peak_Detector_A:Net_1\
  agl0_x_sc_0_vref                                 -> \Maximum_Peak_Detector_A:Net_1\
  agl0                                             -> \Maximum_Peak_Detector_A:Net_1\
  agl0_x_dsm_0_vplus                               -> \Maximum_Peak_Detector_A:Net_1\
  dsm_0_vplus                                      -> \Maximum_Peak_Detector_A:Net_1\
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> \Maximum_Peak_Detector_A:Net_1\
  dsm_0_vplus_vssa                                 -> \Maximum_Peak_Detector_A:Net_1\
  common_vssa                                      -> \Maximum_Peak_Detector_A:Net_1\
  agl3_x_dsm_0_vplus                               -> \Maximum_Peak_Detector_A:Net_1\
  agl3                                             -> \Maximum_Peak_Detector_A:Net_1\
  agl3_x_sc_2_vref                                 -> \Maximum_Peak_Detector_A:Net_1\
  sc_2_vref                                        -> \Maximum_Peak_Detector_A:Net_1\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.83
                   Pterms :            4.42
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.71 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Maximum_Peak_Detector_A:Net_143\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_A:Net_145\ * Net_448_local
        );
        Output = \Maximum_Peak_Detector_A:Net_143\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Maximum_Peak_Detector_B:Net_143\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Maximum_Peak_Detector_B:Net_145\ * Net_448_local
        );
        Output = \Maximum_Peak_Detector_B:Net_143\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_308, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_441 * Net_57
            + Net_441 * Net_61
        );
        Output = Net_308 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg:control_7\ ,
        control_6 => \Control_Reg:control_6\ ,
        control_5 => \Control_Reg:control_5\ ,
        control_4 => \Control_Reg:control_4\ ,
        control_3 => \Control_Reg:control_3\ ,
        control_2 => \Control_Reg:control_2\ ,
        control_1 => \Control_Reg:control_1\ ,
        control_0 => Net_441 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_78, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_78 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_83 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_83 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_83 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_83 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_83 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_83
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_A
        PORT MAP (
            interrupt => Net_343 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_B
        PORT MAP (
            interrupt => Net_334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ISR_START
        PORT MAP (
            interrupt => Net_308 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_SAR_A:IRQ\
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\ADC_SAR_B:IRQ\
        PORT MAP (
            interrupt => Net_156 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_A
        PORT MAP (
            dmareq => Net_338 ,
            termin => zero ,
            termout => Net_343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_B
        PORT MAP (
            dmareq => Net_156 ,
            termin => zero ,
            termout => Net_334 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_16 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Signal_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_A(0)__PA ,
        analog_term => Net_434 ,
        pad => Signal_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Signal_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_B(0)__PA ,
        analog_term => Net_24 ,
        pad => Signal_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_268 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_83 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_78 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_448 ,
            dclk_0 => Net_448_local ,
            aclk_glb_0 => \ADC_SAR_B:Net_385\ ,
            aclk_0 => \ADC_SAR_B:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_B:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_B:Net_381_local\ ,
            aclk_glb_1 => \ADC_SAR_A:Net_385\ ,
            aclk_1 => \ADC_SAR_A:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_A:Net_381\ ,
            clk_a_dig_1 => \ADC_SAR_A:Net_381_local\ ,
            dclk_glb_1 => Net_456 ,
            dclk_1 => Net_456_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Maximum_Peak_Detector_A:Comp_1:ctComp\
        PORT MAP (
            vplus => Net_434 ,
            vminus => Net_16 ,
            clk_udb => Net_448_local ,
            out => \Maximum_Peak_Detector_A:Net_145\ );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_A:ctComp\
        PORT MAP (
            vplus => Net_434 ,
            vminus => Net_58 ,
            clk_udb => Net_448_local ,
            out => Net_57 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Maximum_Peak_Detector_B:Comp_1:ctComp\
        PORT MAP (
            vplus => Net_24 ,
            vminus => Net_268 ,
            clk_udb => Net_448_local ,
            out => \Maximum_Peak_Detector_B:Net_145\ );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_B:ctComp\
        PORT MAP (
            vplus => Net_268 ,
            vminus => \ADC_SAR_A:Net_233\ ,
            clk_udb => Net_448_local ,
            out => Net_61 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\Maximum_Peak_Detector_B:Sample_Hold:SC\
        PORT MAP (
            vref => \Maximum_Peak_Detector_A:Net_1\ ,
            vin => Net_24 ,
            clk_udb => \Maximum_Peak_Detector_B:Net_143\ ,
            modout => \Maximum_Peak_Detector_B:Sample_Hold:Net_144\ ,
            vout => Net_268 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\Maximum_Peak_Detector_A:Sample_Hold:SC\
        PORT MAP (
            vref => \Maximum_Peak_Detector_A:Net_1\ ,
            vin => Net_434 ,
            clk_udb => \Maximum_Peak_Detector_A:Net_143\ ,
            modout => \Maximum_Peak_Detector_A:Sample_Hold:Net_144\ ,
            vout => Net_16 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter:CounterHW\
        PORT MAP (
            clock => Net_456 ,
            enable => __ZERO__ ,
            tc => \Counter:Net_48\ ,
            cmp => \Counter:Net_47\ ,
            irq => \Counter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,0): 
    vrefcell: Name =\Maximum_Peak_Detector_A:vRef_1\
        PORT MAP (
            vout => \Maximum_Peak_Detector_A:Net_11\ );
        Properties:
        {
            autoenable = 1
            guid = "206B3D12-10C8-4e0c-A050-DDD8AA31CF27"
            ignoresleep = 0
            name = "Vdda(HiZ)"
        }
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_A:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_A:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,4): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_58 );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\Maximum_Peak_Detector_A:vRef_6\
        PORT MAP (
            vout => \Maximum_Peak_Detector_A:Net_1\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_B:ADC_SAR\
        PORT MAP (
            vplus => Net_268 ,
            vminus => \ADC_SAR_B:Net_126\ ,
            ext_pin => \ADC_SAR_B:Net_209\ ,
            vrefhi_out => \ADC_SAR_B:Net_126\ ,
            vref => \ADC_SAR_A:Net_233\ ,
            clock => \ADC_SAR_B:Net_385\ ,
            pump_clock => \ADC_SAR_B:Net_385\ ,
            irq => \ADC_SAR_B:Net_252\ ,
            next => Net_423 ,
            data_out_udb_11 => \ADC_SAR_B:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_B:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_B:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_B:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_B:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_B:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_B:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_B:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_B:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_B:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_B:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_B:Net_207_0\ ,
            eof_udb => Net_156 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_A:ADC_SAR\
        PORT MAP (
            vplus => Net_16 ,
            vminus => \ADC_SAR_A:Net_126\ ,
            ext_pin => \ADC_SAR_A:Net_209\ ,
            vrefhi_out => \ADC_SAR_A:Net_126\ ,
            vref => \ADC_SAR_A:Net_233\ ,
            clock => \ADC_SAR_A:Net_385\ ,
            pump_clock => \ADC_SAR_A:Net_385\ ,
            irq => \ADC_SAR_A:Net_252\ ,
            next => Net_428 ,
            data_out_udb_11 => \ADC_SAR_A:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_A:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_A:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_A:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_A:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_A:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_A:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_A:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_A:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_A:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_A:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_A:Net_207_0\ ,
            eof_udb => Net_338 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |    Pin_1(0) | Analog(Net_16)
     |   6 |     * |      NONE |      HI_Z_ANALOG | Signal_A(0) | Analog(Net_434)
     |   7 |     * |      NONE |      HI_Z_ANALOG | Signal_B(0) | Analog(Net_24)
-----+-----+-------+-----------+------------------+-------------+----------------
   3 |   7 |     * |      NONE |      HI_Z_ANALOG |    Pin_2(0) | Analog(Net_268)
-----+-----+-------+-----------+------------------+-------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |       Rx(0) | FB(Net_83)
     |   7 |     * |      NONE |         CMOS_OUT |       Tx(0) | In(Net_78)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 1s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "D_Maximum_Peak_Detector_r.vh2" --pcf-path "D_Maximum_Peak_Detector.pco" --des-name "D_Maximum_Peak_Detector" --dsf-path "D_Maximum_Peak_Detector.dsf" --sdc-path "D_Maximum_Peak_Detector.sdc" --lib-path "D_Maximum_Peak_Detector_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in D_Maximum_Peak_Detector_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.061ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.061ms
API generation phase: Elapsed time ==> 2s.687ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
