INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_4/EN525.742_Project_4.srcs/sim_1/imports/EN525.742_Project_4/dds_fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_fir_tb
